============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Nov  3 17:55:47 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../al_ip/Diver_64_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(270)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(275)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(890)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(897)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(904)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(911)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(918)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(925)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(932)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(939)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(946)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(953)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(960)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(967)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(974)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(981)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(988)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(995)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1002)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1009)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1016)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1023)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1030)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1037)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1044)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1051)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1058)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1065)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1072)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1079)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1086)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1093)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1100)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1107)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1114)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1121)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1128)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1135)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1142)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1149)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1156)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1163)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1170)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1177)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1184)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1191)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1198)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1205)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1212)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1219)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1226)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1233)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1240)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1247)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1254)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1261)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1268)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1275)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1282)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1289)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1296)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1303)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1310)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1317)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1324)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1331)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1338)
HDL-1007 : undeclared symbol 'open_n71', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1345)
HDL-1007 : undeclared symbol 'open_n72', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1352)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1359)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1366)
HDL-1007 : undeclared symbol 'open_n75', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1373)
HDL-1007 : undeclared symbol 'open_n76', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1380)
HDL-1007 : undeclared symbol 'open_n77', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1387)
HDL-1007 : undeclared symbol 'open_n78', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1394)
HDL-1007 : undeclared symbol 'open_n79', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1401)
HDL-1007 : undeclared symbol 'open_n80', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1408)
HDL-1007 : undeclared symbol 'open_n81', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1415)
HDL-1007 : undeclared symbol 'open_n82', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1422)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1429)
HDL-1007 : undeclared symbol 'open_n84', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1436)
HDL-1007 : undeclared symbol 'open_n85', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1443)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1450)
HDL-1007 : undeclared symbol 'open_n87', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1457)
HDL-1007 : undeclared symbol 'open_n88', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1464)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1471)
HDL-1007 : undeclared symbol 'open_n90', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1478)
HDL-1007 : undeclared symbol 'open_n91', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1485)
HDL-1007 : undeclared symbol 'open_n92', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1492)
HDL-1007 : undeclared symbol 'open_n93', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1499)
HDL-1007 : undeclared symbol 'open_n94', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1506)
HDL-1007 : undeclared symbol 'open_n95', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1513)
HDL-1007 : undeclared symbol 'open_n96', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1520)
HDL-1007 : undeclared symbol 'open_n97', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1527)
HDL-1007 : undeclared symbol 'open_n98', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1534)
HDL-1007 : undeclared symbol 'open_n99', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1541)
HDL-1007 : undeclared symbol 'open_n100', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1548)
HDL-1007 : undeclared symbol 'open_n101', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1555)
HDL-1007 : undeclared symbol 'open_n102', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1562)
HDL-1007 : undeclared symbol 'open_n103', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1569)
HDL-1007 : undeclared symbol 'open_n104', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1576)
HDL-1007 : undeclared symbol 'open_n105', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1583)
HDL-1007 : undeclared symbol 'open_n106', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1590)
HDL-1007 : undeclared symbol 'open_n107', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1597)
HDL-1007 : undeclared symbol 'open_n108', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1604)
HDL-1007 : undeclared symbol 'open_n109', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1611)
HDL-1007 : undeclared symbol 'open_n110', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1618)
HDL-1007 : undeclared symbol 'open_n111', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1625)
HDL-1007 : undeclared symbol 'open_n112', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1632)
HDL-1007 : undeclared symbol 'open_n113', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1639)
HDL-1007 : undeclared symbol 'open_n114', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1646)
HDL-1007 : undeclared symbol 'open_n115', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1653)
HDL-1007 : undeclared symbol 'open_n116', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1660)
HDL-1007 : undeclared symbol 'open_n117', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1667)
HDL-1007 : undeclared symbol 'open_n118', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1674)
HDL-1007 : undeclared symbol 'open_n119', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1681)
HDL-1007 : undeclared symbol 'open_n120', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1688)
HDL-1007 : undeclared symbol 'open_n121', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1695)
HDL-1007 : undeclared symbol 'open_n122', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1702)
HDL-1007 : undeclared symbol 'open_n123', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1709)
HDL-1007 : undeclared symbol 'open_n124', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1716)
HDL-1007 : undeclared symbol 'open_n125', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1723)
HDL-1007 : undeclared symbol 'open_n126', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1730)
HDL-1007 : undeclared symbol 'open_n127', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1737)
HDL-1007 : undeclared symbol 'open_n128', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1744)
HDL-1007 : undeclared symbol 'open_n129', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1751)
HDL-1007 : undeclared symbol 'open_n130', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1758)
HDL-1007 : undeclared symbol 'open_n131', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1765)
HDL-1007 : undeclared symbol 'open_n132', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1772)
HDL-1007 : undeclared symbol 'open_n133', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1779)
HDL-1007 : undeclared symbol 'open_n134', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1786)
HDL-1007 : undeclared symbol 'open_n137', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(6011)
HDL-1007 : undeclared symbol 'open_n138', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(6368)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-1007 : undeclared symbol 'end_flag', assumed default net type 'wire' in ../../RTL/image_process.v(298)
HDL-7007 CRITICAL-WARNING: 'end_flag' is already implicitly declared on line 298 in ../../RTL/image_process.v(301)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in ../../RTL/image_process.v(310)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in ../../RTL/image_process.v(311)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in ../../RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in ../../RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in ../../RTL/image_process.v(317)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(41)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(186)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(187)
HDL-5007 WARNING: identifier 'end_flag' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(61)
HDL-5007 WARNING: identifier 'M_00' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(62)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(230)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: redeclaration of ANSI port 'end_flag' is not allowed in ../../RTL/Perimeter_aera.v(59)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : analyze verilog file ../../RTL/Gesture_detch.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  2.687405s wall, 2.500000s user + 0.187500s system = 2.687500s CPU (100.0%)

RUN-1004 : used memory is 420 MB, reserved memory is 405 MB, peak memory is 428 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../123.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 176 trigger nets, 176 data nets.
KIT-1004 : Chipwatcher code = 0100000100001100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.59063/cw/ -file ov2640_sdram_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\trigger.sv
HDL-1007 : analyze verilog file ov2640_sdram_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in ov2640_sdram_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=176,BUS_CTRL_NUM=380,BUS_WIDTH='{32'sb011000,32'sb011000,32'sb0100000,32'sb010100,32'sb010100,32'sb011000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0110000,32'sb01010000,32'sb01100100,32'sb01111000,32'sb010010000},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01101000,32'sb010101100,32'sb011011000,32'sb0100000100,32'sb0100111000}) in C:/Anlogic/TD5.6.59063/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=402) in C:/Anlogic/TD5.6.59063/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=402) in C:/Anlogic/TD5.6.59063/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.59063/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=176,BUS_CTRL_NUM=380,BUS_WIDTH='{32'sb011000,32'sb011000,32'sb0100000,32'sb010100,32'sb010100,32'sb011000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0110000,32'sb01010000,32'sb01100100,32'sb01111000,32'sb010010000},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01101000,32'sb010101100,32'sb011011000,32'sb0100000100,32'sb0100111000}) in C:/Anlogic/TD5.6.59063/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=176,BUS_CTRL_NUM=380,BUS_WIDTH='{32'sb011000,32'sb011000,32'sb0100000,32'sb010100,32'sb010100,32'sb011000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0110000,32'sb01010000,32'sb01100100,32'sb01111000,32'sb010010000},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01101000,32'sb010101100,32'sb011011000,32'sb0100000100,32'sb0100111000}) in C:/Anlogic/TD5.6.59063/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011000) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010100) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.59063/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=176,BUS_CTRL_NUM=380,BUS_WIDTH='{32'sb011000,32'sb011000,32'sb0100000,32'sb010100,32'sb010100,32'sb011000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0110000,32'sb01010000,32'sb01100100,32'sb01111000,32'sb010010000},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01101000,32'sb010101100,32'sb011011000,32'sb0100000100,32'sb0100111000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=402)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=402)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=176,BUS_CTRL_NUM=380,BUS_WIDTH='{32'sb011000,32'sb011000,32'sb0100000,32'sb010100,32'sb010100,32'sb011000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0110000,32'sb01010000,32'sb01100100,32'sb01111000,32'sb010010000},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01101000,32'sb010101100,32'sb011011000,32'sb0100000100,32'sb0100111000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=176,BUS_CTRL_NUM=380,BUS_WIDTH='{32'sb011000,32'sb011000,32'sb0100000,32'sb010100,32'sb010100,32'sb011000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb0110000,32'sb01010000,32'sb01100100,32'sb01111000,32'sb010010000},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb01101000,32'sb010101100,32'sb011011000,32'sb0100000100,32'sb0100111000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1011 : Flatten model test_camera
SYN-1032 : 25909/37 useful/useless nets, 17672/0 useful/useless insts
SYN-1016 : Merged 42 instances.
SYN-1032 : 25012/16 useful/useless nets, 18771/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 7 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 7 mux instances.
SYN-1015 : Optimize round 1, 1094 better
SYN-1014 : Optimize round 2
SYN-1032 : 24070/105 useful/useless nets, 17829/112 useful/useless insts
SYN-1015 : Optimize round 2, 224 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.235918s wall, 3.156250s user + 0.093750s system = 3.250000s CPU (100.4%)

RUN-1004 : used memory is 459 MB, reserved memory is 443 MB, peak memory is 461 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 89 IOs to PADs
RUN-1002 : start command "update_pll_param -module test_camera"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 176 instances.
SYN-2501 : Optimize round 1, 354 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 29 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1032 : 25270/31 useful/useless nets, 19048/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 85611, tnet num: 25270, tinst num: 19047, tnode num: 108245, tedge num: 166724.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.893893s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (99.8%)

RUN-1004 : used memory is 604 MB, reserved memory is 590 MB, peak memory is 604 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 25270 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 647 (2.96), #lev = 8 (1.31)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 637 (3.00), #lev = 8 (1.35)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1232 instances into 637 LUTs, name keeping = 70%.
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1079 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 416 adder to BLE ...
SYN-4008 : Packed 416 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  5.437968s wall, 5.390625s user + 0.046875s system = 5.437500s CPU (100.0%)

RUN-1004 : used memory is 480 MB, reserved memory is 479 MB, peak memory is 621 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  8.977892s wall, 8.828125s user + 0.140625s system = 8.968750s CPU (99.9%)

RUN-1004 : used memory is 481 MB, reserved memory is 479 MB, peak memory is 621 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_image_process/u_Perimeter_aera/Aera[23] will be merged to another kept net u_image_process/Aera[23]
SYN-5055 WARNING: The kept net u_image_process/u_Perimeter_aera/Aera[22] will be merged to another kept net u_image_process/Aera[22]
SYN-5055 WARNING: The kept net u_image_process/u_Perimeter_aera/Aera[21] will be merged to another kept net u_image_process/Aera[21]
SYN-5055 WARNING: The kept net u_image_process/u_Perimeter_aera/Aera[20] will be merged to another kept net u_image_process/Aera[20]
SYN-5055 WARNING: The kept net u_image_process/u_Perimeter_aera/Aera[19] will be merged to another kept net u_image_process/Aera[19]
SYN-5055 WARNING: The kept net u_image_process/u_Perimeter_aera/Aera[18] will be merged to another kept net u_image_process/Aera[18]
SYN-5055 WARNING: The kept net u_image_process/u_Perimeter_aera/Aera[17] will be merged to another kept net u_image_process/Aera[17]
SYN-5055 WARNING: The kept net u_image_process/u_Perimeter_aera/Aera[16] will be merged to another kept net u_image_process/Aera[16]
SYN-5055 WARNING: The kept net u_image_process/u_Perimeter_aera/Aera[15] will be merged to another kept net u_image_process/Aera[15]
SYN-5055 WARNING: The kept net u_image_process/u_Perimeter_aera/Aera[14] will be merged to another kept net u_image_process/Aera[14]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 21575/1 useful/useless nets, 15202/0 useful/useless insts
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (560 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (825 clock/control pins, 0 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_seg_4/clk_24m is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net u_seg_4/clk_24m as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 15206 instances
RUN-0007 : 5783 luts, 5360 seqs, 2559 mslices, 1287 lslices, 144 pads, 34 brams, 29 dsps
RUN-1001 : There are total 21579 nets
RUN-6004 WARNING: There are 7 nets with only 1 pin.
RUN-1001 : 14796 nets have 2 pins
RUN-1001 : 5132 nets have [3 - 5] pins
RUN-1001 : 1299 nets have [6 - 10] pins
RUN-1001 : 167 nets have [11 - 20] pins
RUN-1001 : 164 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     514     
RUN-1001 :   No   |  No   |  Yes  |    2971     
RUN-1001 :   No   |  Yes  |  No   |     334     
RUN-1001 :   Yes  |  No   |  No   |     24      
RUN-1001 :   Yes  |  No   |  Yes  |    1493     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    64   |  38   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15204 instances, 5783 luts, 5360 seqs, 3846 slices, 556 macros(3845 instances: 2558 mslices 1287 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 3332 pins
PHY-0007 : Cell area utilization is 68%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 77703, tnet num: 21577, tinst num: 15204, tnode num: 95523, tedge num: 154205.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.915124s wall, 1.828125s user + 0.093750s system = 1.921875s CPU (100.4%)

RUN-1004 : used memory is 644 MB, reserved memory is 633 MB, peak memory is 644 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.374448s wall, 2.265625s user + 0.093750s system = 2.359375s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 5.66838e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15204.
PHY-3001 : Level 1 #clusters 2821.
PHY-3001 : End clustering;  0.060679s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 68%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 2.19582e+06, overlap = 895.344
PHY-3002 : Step(2): len = 1.99018e+06, overlap = 919.562
PHY-3002 : Step(3): len = 1.29031e+06, overlap = 1184.88
PHY-3002 : Step(4): len = 1.12425e+06, overlap = 1261.56
PHY-3002 : Step(5): len = 866445, overlap = 1403.66
PHY-3002 : Step(6): len = 717376, overlap = 1507.88
PHY-3002 : Step(7): len = 585689, overlap = 1617.16
PHY-3002 : Step(8): len = 495107, overlap = 1678.5
PHY-3002 : Step(9): len = 407268, overlap = 1710.81
PHY-3002 : Step(10): len = 353657, overlap = 1730.16
PHY-3002 : Step(11): len = 301530, overlap = 1804.88
PHY-3002 : Step(12): len = 275287, overlap = 1832.66
PHY-3002 : Step(13): len = 242358, overlap = 1892.19
PHY-3002 : Step(14): len = 221162, overlap = 1914.84
PHY-3002 : Step(15): len = 204119, overlap = 1953.16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.33426e-07
PHY-3002 : Step(16): len = 201179, overlap = 1936.59
PHY-3002 : Step(17): len = 239055, overlap = 1879.06
PHY-3002 : Step(18): len = 219887, overlap = 1853
PHY-3002 : Step(19): len = 228708, overlap = 1831.19
PHY-3002 : Step(20): len = 208664, overlap = 1816.22
PHY-3002 : Step(21): len = 209367, overlap = 1752.78
PHY-3002 : Step(22): len = 197967, overlap = 1771.38
PHY-3002 : Step(23): len = 197604, overlap = 1755.16
PHY-3002 : Step(24): len = 192965, overlap = 1751
PHY-3002 : Step(25): len = 193569, overlap = 1706.62
PHY-3002 : Step(26): len = 185894, overlap = 1683.44
PHY-3002 : Step(27): len = 184159, overlap = 1685.56
PHY-3002 : Step(28): len = 181848, overlap = 1663.97
PHY-3002 : Step(29): len = 180905, overlap = 1650.69
PHY-3002 : Step(30): len = 178703, overlap = 1646.62
PHY-3002 : Step(31): len = 175804, overlap = 1605.31
PHY-3002 : Step(32): len = 173689, overlap = 1610.62
PHY-3002 : Step(33): len = 171918, overlap = 1647.25
PHY-3002 : Step(34): len = 170035, overlap = 1663.06
PHY-3002 : Step(35): len = 168111, overlap = 1647.19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.66853e-07
PHY-3002 : Step(36): len = 168082, overlap = 1647.72
PHY-3002 : Step(37): len = 176799, overlap = 1625.34
PHY-3002 : Step(38): len = 176262, overlap = 1627.84
PHY-3002 : Step(39): len = 183853, overlap = 1620.16
PHY-3002 : Step(40): len = 180053, overlap = 1630
PHY-3002 : Step(41): len = 182480, overlap = 1607.84
PHY-3002 : Step(42): len = 180121, overlap = 1610.66
PHY-3002 : Step(43): len = 183134, overlap = 1584.97
PHY-3002 : Step(44): len = 180120, overlap = 1565.97
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.73371e-06
PHY-3002 : Step(45): len = 190339, overlap = 1491.28
PHY-3002 : Step(46): len = 209307, overlap = 1426.78
PHY-3002 : Step(47): len = 208447, overlap = 1392.09
PHY-3002 : Step(48): len = 212708, overlap = 1369.62
PHY-3002 : Step(49): len = 209616, overlap = 1367.5
PHY-3002 : Step(50): len = 212070, overlap = 1343.81
PHY-3002 : Step(51): len = 207828, overlap = 1321.41
PHY-3002 : Step(52): len = 207460, overlap = 1305.72
PHY-3002 : Step(53): len = 205971, overlap = 1274.44
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.46741e-06
PHY-3002 : Step(54): len = 219607, overlap = 1227.62
PHY-3002 : Step(55): len = 238322, overlap = 1136.94
PHY-3002 : Step(56): len = 238346, overlap = 1104.53
PHY-3002 : Step(57): len = 243781, overlap = 1048.75
PHY-3002 : Step(58): len = 240525, overlap = 1058.75
PHY-3002 : Step(59): len = 243456, overlap = 1065.56
PHY-3002 : Step(60): len = 238897, overlap = 1033.66
PHY-3002 : Step(61): len = 240051, overlap = 1014.94
PHY-3002 : Step(62): len = 234687, overlap = 1030.22
PHY-3002 : Step(63): len = 236879, overlap = 1039.47
PHY-3002 : Step(64): len = 235702, overlap = 1060.25
PHY-3002 : Step(65): len = 237406, overlap = 1067.53
PHY-3002 : Step(66): len = 233851, overlap = 1064.03
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.93482e-06
PHY-3002 : Step(67): len = 250415, overlap = 1030.75
PHY-3002 : Step(68): len = 266988, overlap = 978.281
PHY-3002 : Step(69): len = 269061, overlap = 908.688
PHY-3002 : Step(70): len = 273958, overlap = 935.031
PHY-3002 : Step(71): len = 272223, overlap = 896.406
PHY-3002 : Step(72): len = 273961, overlap = 876.438
PHY-3002 : Step(73): len = 269765, overlap = 892.906
PHY-3002 : Step(74): len = 269614, overlap = 893.781
PHY-3002 : Step(75): len = 269307, overlap = 868.344
PHY-3002 : Step(76): len = 272230, overlap = 874.781
PHY-3002 : Step(77): len = 268802, overlap = 883.375
PHY-3002 : Step(78): len = 269712, overlap = 878.25
PHY-3002 : Step(79): len = 268188, overlap = 882.531
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.38696e-05
PHY-3002 : Step(80): len = 286895, overlap = 835.125
PHY-3002 : Step(81): len = 299692, overlap = 787.125
PHY-3002 : Step(82): len = 303893, overlap = 766.875
PHY-3002 : Step(83): len = 306605, overlap = 701.125
PHY-3002 : Step(84): len = 304392, overlap = 685.312
PHY-3002 : Step(85): len = 306555, overlap = 683.812
PHY-3002 : Step(86): len = 303374, overlap = 697.156
PHY-3002 : Step(87): len = 305771, overlap = 705.031
PHY-3002 : Step(88): len = 302377, overlap = 744.406
PHY-3002 : Step(89): len = 302566, overlap = 759.281
PHY-3002 : Step(90): len = 299579, overlap = 801.25
PHY-3002 : Step(91): len = 300864, overlap = 790.156
PHY-3002 : Step(92): len = 298658, overlap = 810.688
PHY-3002 : Step(93): len = 298530, overlap = 817.281
PHY-3002 : Step(94): len = 296869, overlap = 799.594
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.77393e-05
PHY-3002 : Step(95): len = 313857, overlap = 733.344
PHY-3002 : Step(96): len = 323014, overlap = 717.719
PHY-3002 : Step(97): len = 322103, overlap = 676.75
PHY-3002 : Step(98): len = 324381, overlap = 645.219
PHY-3002 : Step(99): len = 326655, overlap = 664.312
PHY-3002 : Step(100): len = 329352, overlap = 675.25
PHY-3002 : Step(101): len = 326889, overlap = 660.094
PHY-3002 : Step(102): len = 328237, overlap = 647.656
PHY-3002 : Step(103): len = 327509, overlap = 645.656
PHY-3002 : Step(104): len = 326686, overlap = 641.875
PHY-3002 : Step(105): len = 324999, overlap = 637.344
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.54786e-05
PHY-3002 : Step(106): len = 337895, overlap = 611.969
PHY-3002 : Step(107): len = 345505, overlap = 578.281
PHY-3002 : Step(108): len = 345048, overlap = 562.625
PHY-3002 : Step(109): len = 346287, overlap = 557.688
PHY-3002 : Step(110): len = 348022, overlap = 552.281
PHY-3002 : Step(111): len = 350305, overlap = 533.406
PHY-3002 : Step(112): len = 350012, overlap = 503.031
PHY-3002 : Step(113): len = 351593, overlap = 512.438
PHY-3002 : Step(114): len = 352483, overlap = 491.969
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000110957
PHY-3002 : Step(115): len = 361360, overlap = 507.625
PHY-3002 : Step(116): len = 367041, overlap = 494.188
PHY-3002 : Step(117): len = 367783, overlap = 506.156
PHY-3002 : Step(118): len = 368655, overlap = 500.094
PHY-3002 : Step(119): len = 370522, overlap = 487.75
PHY-3002 : Step(120): len = 372617, overlap = 498.719
PHY-3002 : Step(121): len = 371465, overlap = 480.719
PHY-3002 : Step(122): len = 372133, overlap = 463.219
PHY-3002 : Step(123): len = 373463, overlap = 473.938
PHY-3002 : Step(124): len = 374922, overlap = 475.031
PHY-3002 : Step(125): len = 372829, overlap = 475.562
PHY-3002 : Step(126): len = 371481, overlap = 484.156
PHY-3002 : Step(127): len = 371439, overlap = 498.875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000219689
PHY-3002 : Step(128): len = 376951, overlap = 504.094
PHY-3002 : Step(129): len = 381651, overlap = 498.438
PHY-3002 : Step(130): len = 383315, overlap = 484.25
PHY-3002 : Step(131): len = 383925, overlap = 493.281
PHY-3002 : Step(132): len = 385163, overlap = 489.594
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00038781
PHY-3002 : Step(133): len = 388736, overlap = 492.625
PHY-3002 : Step(134): len = 391770, overlap = 486.062
PHY-3002 : Step(135): len = 393230, overlap = 476.406
PHY-3002 : Step(136): len = 395445, overlap = 466.531
PHY-3002 : Step(137): len = 398432, overlap = 472.531
PHY-3002 : Step(138): len = 400786, overlap = 454.969
PHY-3002 : Step(139): len = 400697, overlap = 451.625
PHY-3002 : Step(140): len = 400443, overlap = 444.219
PHY-3002 : Step(141): len = 400750, overlap = 445.844
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000690547
PHY-3002 : Step(142): len = 402816, overlap = 440.562
PHY-3002 : Step(143): len = 405535, overlap = 432.875
PHY-3002 : Step(144): len = 406741, overlap = 426
PHY-3002 : Step(145): len = 408943, overlap = 420.688
PHY-3002 : Step(146): len = 410794, overlap = 427.625
PHY-3002 : Step(147): len = 411826, overlap = 419.594
PHY-3002 : Step(148): len = 411959, overlap = 422.594
PHY-3002 : Step(149): len = 412161, overlap = 418.969
PHY-3002 : Step(150): len = 412571, overlap = 415.406
PHY-3002 : Step(151): len = 412860, overlap = 411.812
PHY-3002 : Step(152): len = 412795, overlap = 412.375
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.001187
PHY-3002 : Step(153): len = 414582, overlap = 415.312
PHY-3002 : Step(154): len = 416628, overlap = 415.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061959s wall, 0.046875s user + 0.109375s system = 0.156250s CPU (252.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 74%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/21579.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 657456, over cnt = 2080(5%), over = 13984, worst = 62
PHY-1001 : End global iterations;  0.657156s wall, 1.234375s user + 0.078125s system = 1.312500s CPU (199.7%)

PHY-1001 : Congestion index: top1 = 116.85, top5 = 87.09, top10 = 70.67, top15 = 60.68.
PHY-3001 : End congestion estimation;  0.967850s wall, 1.546875s user + 0.078125s system = 1.625000s CPU (167.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 21577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.499500s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.20365e-05
PHY-3002 : Step(155): len = 608286, overlap = 255.469
PHY-3002 : Step(156): len = 607425, overlap = 259.75
PHY-3002 : Step(157): len = 602110, overlap = 247.438
PHY-3002 : Step(158): len = 584372, overlap = 216.906
PHY-3002 : Step(159): len = 569685, overlap = 217.781
PHY-3002 : Step(160): len = 564582, overlap = 230.562
PHY-3002 : Step(161): len = 554338, overlap = 202.188
PHY-3002 : Step(162): len = 552492, overlap = 198.781
PHY-3002 : Step(163): len = 549138, overlap = 188.062
PHY-3002 : Step(164): len = 543983, overlap = 189.656
PHY-3002 : Step(165): len = 544863, overlap = 196.344
PHY-3002 : Step(166): len = 536411, overlap = 200.438
PHY-3002 : Step(167): len = 535715, overlap = 202.781
PHY-3002 : Step(168): len = 533850, overlap = 205.562
PHY-3002 : Step(169): len = 534273, overlap = 206.969
PHY-3002 : Step(170): len = 534326, overlap = 210.75
PHY-3002 : Step(171): len = 534988, overlap = 214.031
PHY-3002 : Step(172): len = 532029, overlap = 238.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000104073
PHY-3002 : Step(173): len = 538257, overlap = 238.406
PHY-3002 : Step(174): len = 541421, overlap = 237.312
PHY-3002 : Step(175): len = 546097, overlap = 216.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000208146
PHY-3002 : Step(176): len = 549788, overlap = 219.75
PHY-3002 : Step(177): len = 556477, overlap = 216.406
PHY-3002 : Step(178): len = 573794, overlap = 206.562
PHY-3002 : Step(179): len = 579044, overlap = 218.938
PHY-3002 : Step(180): len = 580938, overlap = 217.406
PHY-3002 : Step(181): len = 581932, overlap = 217.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000416292
PHY-3002 : Step(182): len = 584610, overlap = 217.938
PHY-3002 : Step(183): len = 588610, overlap = 216.031
PHY-3002 : Step(184): len = 596080, overlap = 200.312
PHY-3002 : Step(185): len = 601510, overlap = 201.969
PHY-3002 : Step(186): len = 603153, overlap = 193.656
PHY-3002 : Step(187): len = 602593, overlap = 192.594
PHY-3002 : Step(188): len = 601213, overlap = 191.562
PHY-3002 : Step(189): len = 599712, overlap = 195.281
PHY-3002 : Step(190): len = 599087, overlap = 197.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000821025
PHY-3002 : Step(191): len = 602340, overlap = 185.844
PHY-3002 : Step(192): len = 605956, overlap = 186.031
PHY-3002 : Step(193): len = 609516, overlap = 190
PHY-3002 : Step(194): len = 612805, overlap = 188.844
PHY-3002 : Step(195): len = 615135, overlap = 189.062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 74%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 184/21579.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 675704, over cnt = 2776(7%), over = 15663, worst = 51
PHY-1001 : End global iterations;  0.932808s wall, 1.718750s user + 0.109375s system = 1.828125s CPU (196.0%)

PHY-1001 : Congestion index: top1 = 111.31, top5 = 79.33, top10 = 66.44, top15 = 59.20.
PHY-3001 : End congestion estimation;  1.226813s wall, 2.031250s user + 0.109375s system = 2.140625s CPU (174.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 21577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.504044s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.79166e-05
PHY-3002 : Step(196): len = 604376, overlap = 533.062
PHY-3002 : Step(197): len = 600123, overlap = 459.219
PHY-3002 : Step(198): len = 595442, overlap = 433.188
PHY-3002 : Step(199): len = 586198, overlap = 373.906
PHY-3002 : Step(200): len = 576876, overlap = 369.969
PHY-3002 : Step(201): len = 565295, overlap = 380.719
PHY-3002 : Step(202): len = 562926, overlap = 380.281
PHY-3002 : Step(203): len = 557126, overlap = 370.094
PHY-3002 : Step(204): len = 554428, overlap = 373.438
PHY-3002 : Step(205): len = 550972, overlap = 372.219
PHY-3002 : Step(206): len = 550919, overlap = 385.281
PHY-3002 : Step(207): len = 545620, overlap = 391.625
PHY-3002 : Step(208): len = 544818, overlap = 386.625
PHY-3002 : Step(209): len = 542723, overlap = 392.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.58332e-05
PHY-3002 : Step(210): len = 551287, overlap = 365.344
PHY-3002 : Step(211): len = 553524, overlap = 357.344
PHY-3002 : Step(212): len = 559244, overlap = 347.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000191666
PHY-3002 : Step(213): len = 566757, overlap = 331.375
PHY-3002 : Step(214): len = 570997, overlap = 317.844
PHY-3002 : Step(215): len = 579747, overlap = 299.531
PHY-3002 : Step(216): len = 583868, overlap = 290.125
PHY-3002 : Step(217): len = 586699, overlap = 280.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000383333
PHY-3002 : Step(218): len = 590467, overlap = 271.062
PHY-3002 : Step(219): len = 591394, overlap = 269.812
PHY-3002 : Step(220): len = 595483, overlap = 245.469
PHY-3002 : Step(221): len = 598073, overlap = 238.781
PHY-3002 : Step(222): len = 599472, overlap = 236.375
PHY-3002 : Step(223): len = 600168, overlap = 232.875
PHY-3002 : Step(224): len = 600950, overlap = 227.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000718962
PHY-3002 : Step(225): len = 604351, overlap = 227.938
PHY-3002 : Step(226): len = 607358, overlap = 227.125
PHY-3002 : Step(227): len = 612038, overlap = 219.406
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 77703, tnet num: 21577, tinst num: 15204, tnode num: 95523, tedge num: 154205.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.997606s wall, 1.937500s user + 0.046875s system = 1.984375s CPU (99.3%)

RUN-1004 : used memory is 695 MB, reserved memory is 686 MB, peak memory is 732 MB
OPT-1001 : Total overflow 737.19 peak overflow 3.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 702/21579.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 696392, over cnt = 3193(9%), over = 13989, worst = 30
PHY-1001 : End global iterations;  1.033144s wall, 1.718750s user + 0.078125s system = 1.796875s CPU (173.9%)

PHY-1001 : Congestion index: top1 = 87.31, top5 = 68.04, top10 = 58.93, top15 = 53.21.
PHY-1001 : End incremental global routing;  1.285974s wall, 1.968750s user + 0.078125s system = 2.046875s CPU (159.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 21577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.576008s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.209995s wall, 2.906250s user + 0.078125s system = 2.984375s CPU (135.0%)

OPT-1001 : Current memory(MB): used = 715, reserve = 706, peak = 732.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17301/21579.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 696392, over cnt = 3193(9%), over = 13989, worst = 30
PHY-1002 : len = 769256, over cnt = 2695(7%), over = 8023, worst = 21
PHY-1002 : len = 832056, over cnt = 1509(4%), over = 3560, worst = 21
PHY-1002 : len = 866920, over cnt = 664(1%), over = 1401, worst = 21
PHY-1002 : len = 889664, over cnt = 50(0%), over = 178, worst = 21
PHY-1001 : End global iterations;  1.750471s wall, 2.718750s user + 0.000000s system = 2.718750s CPU (155.3%)

PHY-1001 : Congestion index: top1 = 70.09, top5 = 59.47, top10 = 53.84, top15 = 50.26.
OPT-1001 : End congestion update;  1.997035s wall, 2.953125s user + 0.000000s system = 2.953125s CPU (147.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 21577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.411001s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (102.6%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.408185s wall, 3.375000s user + 0.000000s system = 3.375000s CPU (140.1%)

OPT-1001 : Current memory(MB): used = 722, reserve = 714, peak = 732.
OPT-1001 : End physical optimization;  6.780163s wall, 8.593750s user + 0.125000s system = 8.718750s CPU (128.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5783 LUT to BLE ...
SYN-4008 : Packed 5783 LUT and 2516 SEQ to BLE.
SYN-4003 : Packing 2844 remaining SEQ's ...
SYN-4005 : Packed 1745 SEQ with LUT/SLICE
SYN-4006 : 1910 single LUT's are left
SYN-4006 : 1099 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 6882/13489 primitive instances ...
PHY-3001 : End packing;  0.879149s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (99.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 7799 instances
RUN-1001 : 3791 mslices, 3791 lslices, 144 pads, 34 brams, 29 dsps
RUN-1001 : There are total 19200 nets
RUN-6004 WARNING: There are 7 nets with only 1 pin.
RUN-1001 : 12294 nets have 2 pins
RUN-1001 : 5258 nets have [3 - 5] pins
RUN-1001 : 1295 nets have [6 - 10] pins
RUN-1001 : 172 nets have [11 - 20] pins
RUN-1001 : 160 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : design contains 7797 instances, 7582 slices, 556 macros(3845 instances: 2558 mslices 1287 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1922 pins
PHY-3001 : Cell area utilization is 82%
PHY-3001 : After packing: Len = 614266, Over = 390.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11349/19200.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 823264, over cnt = 1669(4%), over = 2779, worst = 10
PHY-1002 : len = 828568, over cnt = 1158(3%), over = 1581, worst = 8
PHY-1002 : len = 840432, over cnt = 383(1%), over = 457, worst = 4
PHY-1002 : len = 844976, over cnt = 133(0%), over = 157, worst = 3
PHY-1002 : len = 849216, over cnt = 5(0%), over = 7, worst = 2
PHY-1001 : End global iterations;  1.406824s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (144.4%)

PHY-1001 : Congestion index: top1 = 65.22, top5 = 55.94, top10 = 50.64, top15 = 47.24.
PHY-3001 : End congestion estimation;  1.716751s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (136.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 68705, tnet num: 19198, tinst num: 7797, tnode num: 81568, tedge num: 143588.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.200534s wall, 2.187500s user + 0.015625s system = 2.203125s CPU (100.1%)

RUN-1004 : used memory is 726 MB, reserved memory is 720 MB, peak memory is 732 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.719370s wall, 2.703125s user + 0.015625s system = 2.718750s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51685e-05
PHY-3002 : Step(228): len = 571498, overlap = 431.5
PHY-3002 : Step(229): len = 567519, overlap = 446.25
PHY-3002 : Step(230): len = 556877, overlap = 462.25
PHY-3002 : Step(231): len = 554811, overlap = 460.25
PHY-3002 : Step(232): len = 548676, overlap = 475
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.0337e-05
PHY-3002 : Step(233): len = 552879, overlap = 455
PHY-3002 : Step(234): len = 555187, overlap = 449
PHY-3002 : Step(235): len = 559625, overlap = 439.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.80144e-05
PHY-3002 : Step(236): len = 570707, overlap = 412.5
PHY-3002 : Step(237): len = 576740, overlap = 402.5
PHY-3002 : Step(238): len = 589888, overlap = 380.5
PHY-3002 : Step(239): len = 582772, overlap = 391.5
PHY-3002 : Step(240): len = 582772, overlap = 391.5
PHY-3002 : Step(241): len = 581869, overlap = 392
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.499153s wall, 0.406250s user + 0.812500s system = 1.218750s CPU (244.2%)

PHY-3001 : Trial Legalized: Len = 711124
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1144/19200.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 833632, over cnt = 2956(8%), over = 5410, worst = 10
PHY-1002 : len = 856968, over cnt = 2030(5%), over = 3061, worst = 10
PHY-1002 : len = 882632, over cnt = 841(2%), over = 1282, worst = 10
PHY-1002 : len = 902904, over cnt = 156(0%), over = 203, worst = 4
PHY-1002 : len = 909016, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  2.732883s wall, 4.093750s user + 0.171875s system = 4.265625s CPU (156.1%)

PHY-1001 : Congestion index: top1 = 61.85, top5 = 54.36, top10 = 50.15, top15 = 47.49.
PHY-3001 : End congestion estimation;  3.092460s wall, 4.437500s user + 0.171875s system = 4.609375s CPU (149.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.499434s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.64052e-05
PHY-3002 : Step(242): len = 667891, overlap = 84.5
PHY-3002 : Step(243): len = 651576, overlap = 157.25
PHY-3002 : Step(244): len = 643237, overlap = 176.25
PHY-3002 : Step(245): len = 640227, overlap = 185.25
PHY-3002 : Step(246): len = 638579, overlap = 196.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00011281
PHY-3002 : Step(247): len = 645270, overlap = 185.25
PHY-3002 : Step(248): len = 650512, overlap = 181.5
PHY-3002 : Step(249): len = 656427, overlap = 176.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000225621
PHY-3002 : Step(250): len = 664979, overlap = 162.75
PHY-3002 : Step(251): len = 670691, overlap = 154.75
PHY-3002 : Step(252): len = 677770, overlap = 147.5
PHY-3002 : Step(253): len = 682057, overlap = 148
PHY-3002 : Step(254): len = 684934, overlap = 141
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019364s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (161.4%)

PHY-3001 : Legalized: Len = 709802, Over = 0
PHY-3001 : Spreading special nets. 150 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.067763s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (115.3%)

PHY-3001 : 220 instances has been re-located, deltaX = 83, deltaY = 140, maxDist = 4.
PHY-3001 : Final: Len = 714056, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 68705, tnet num: 19198, tinst num: 7797, tnode num: 81568, tedge num: 143588.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.374367s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (99.4%)

RUN-1004 : used memory is 736 MB, reserved memory is 736 MB, peak memory is 755 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8053/19200.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 884024, over cnt = 2478(7%), over = 3760, worst = 7
PHY-1002 : len = 892824, over cnt = 1618(4%), over = 2160, worst = 6
PHY-1002 : len = 910264, over cnt = 608(1%), over = 758, worst = 5
PHY-1002 : len = 920080, over cnt = 156(0%), over = 178, worst = 4
PHY-1002 : len = 927504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.104413s wall, 3.328125s user + 0.187500s system = 3.515625s CPU (167.1%)

PHY-1001 : Congestion index: top1 = 61.72, top5 = 53.60, top10 = 49.73, top15 = 47.25.
PHY-1001 : End incremental global routing;  2.428854s wall, 3.671875s user + 0.187500s system = 3.859375s CPU (158.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.517992s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.291957s wall, 4.531250s user + 0.187500s system = 4.718750s CPU (143.3%)

OPT-1001 : Current memory(MB): used = 745, reserve = 740, peak = 755.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16900/19200.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 927504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.115989s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.3%)

PHY-1001 : Congestion index: top1 = 61.72, top5 = 53.60, top10 = 49.73, top15 = 47.25.
OPT-1001 : End congestion update;  0.401007s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (97.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 19198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.371836s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (100.9%)

OPT-0007 : Start: WNS 4195 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.772973s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.0%)

OPT-1001 : Current memory(MB): used = 747, reserve = 741, peak = 755.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 19198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.368074s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16900/19200.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 927504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125455s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.6%)

PHY-1001 : Congestion index: top1 = 61.72, top5 = 53.60, top10 = 49.73, top15 = 47.25.
PHY-1001 : End incremental global routing;  0.415160s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (97.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.487864s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (102.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16900/19200.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 927504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125811s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.4%)

PHY-1001 : Congestion index: top1 = 61.72, top5 = 53.60, top10 = 49.73, top15 = 47.25.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 19198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.369008s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4195 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 61.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  8.640398s wall, 9.859375s user + 0.187500s system = 10.046875s CPU (116.3%)

RUN-1003 : finish command "place" in  43.517407s wall, 85.359375s user + 11.453125s system = 96.812500s CPU (222.5%)

RUN-1004 : used memory is 697 MB, reserved memory is 691 MB, peak memory is 755 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  2.413219s wall, 4.078125s user + 0.031250s system = 4.109375s CPU (170.3%)

RUN-1004 : used memory is 705 MB, reserved memory is 704 MB, peak memory is 764 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 7799 instances
RUN-1001 : 3791 mslices, 3791 lslices, 144 pads, 34 brams, 29 dsps
RUN-1001 : There are total 19200 nets
RUN-6004 WARNING: There are 7 nets with only 1 pin.
RUN-1001 : 12294 nets have 2 pins
RUN-1001 : 5258 nets have [3 - 5] pins
RUN-1001 : 1295 nets have [6 - 10] pins
RUN-1001 : 172 nets have [11 - 20] pins
RUN-1001 : 160 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 68705, tnet num: 19198, tinst num: 7797, tnode num: 81568, tedge num: 143588.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.170177s wall, 2.171875s user + 0.000000s system = 2.171875s CPU (100.1%)

RUN-1004 : used memory is 717 MB, reserved memory is 721 MB, peak memory is 764 MB
PHY-1001 : 3791 mslices, 3791 lslices, 144 pads, 34 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 19198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 828240, over cnt = 2923(8%), over = 5419, worst = 11
PHY-1002 : len = 849760, over cnt = 2053(5%), over = 3311, worst = 10
PHY-1002 : len = 879256, over cnt = 915(2%), over = 1293, worst = 8
PHY-1002 : len = 901608, over cnt = 60(0%), over = 60, worst = 1
PHY-1002 : len = 905928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.493754s wall, 3.984375s user + 0.015625s system = 4.000000s CPU (160.4%)

PHY-1001 : Congestion index: top1 = 60.17, top5 = 52.94, top10 = 49.17, top15 = 46.71.
PHY-1001 : End global routing;  2.810711s wall, 4.296875s user + 0.015625s system = 4.312500s CPU (153.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 752, reserve = 747, peak = 764.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_11[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_11[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/ok_flag_n20 is skipped due to 0 input or output
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_seg_4/clk_24m will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 1017, reserve = 1014, peak = 1017.
PHY-1001 : End build detailed router design. 4.296413s wall, 4.250000s user + 0.046875s system = 4.296875s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 175472, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 5.818387s wall, 5.796875s user + 0.000000s system = 5.796875s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 1051, reserve = 1049, peak = 1051.
PHY-1001 : End phase 1; 5.824694s wall, 5.796875s user + 0.000000s system = 5.796875s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Patch 9055 net; 17.343091s wall, 17.328125s user + 0.015625s system = 17.343750s CPU (100.0%)

PHY-1022 : len = 1.56165e+06, over cnt = 2226(0%), over = 2233, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 1064, reserve = 1061, peak = 1064.
PHY-1001 : End initial routed; 33.062555s wall, 48.859375s user + 0.203125s system = 49.062500s CPU (148.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15823(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.736     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 3.085945s wall, 3.078125s user + 0.015625s system = 3.093750s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 1085, reserve = 1084, peak = 1085.
PHY-1001 : End phase 2; 36.148573s wall, 51.937500s user + 0.218750s system = 52.156250s CPU (144.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.56165e+06, over cnt = 2226(0%), over = 2233, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.072371s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.55078e+06, over cnt = 1018(0%), over = 1021, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.011689s wall, 4.328125s user + 0.000000s system = 4.328125s CPU (143.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.5538e+06, over cnt = 166(0%), over = 166, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.876610s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (149.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.55594e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.727731s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (109.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.55623e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.200064s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.55633e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.131435s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15823(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.736     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 3.100607s wall, 3.109375s user + 0.000000s system = 3.109375s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 609 feed throughs used by 318 nets
PHY-1001 : End commit to database; 1.916716s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 1164, reserve = 1165, peak = 1164.
PHY-1001 : End phase 3; 11.316168s wall, 13.625000s user + 0.031250s system = 13.656250s CPU (120.7%)

PHY-1003 : Routed, final wirelength = 1.55633e+06
PHY-1001 : Current memory(MB): used = 1168, reserve = 1170, peak = 1168.
PHY-1001 : End export database. 0.047676s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.3%)

PHY-1001 : End detail routing;  58.032156s wall, 76.062500s user + 0.296875s system = 76.359375s CPU (131.6%)

RUN-1003 : finish command "route" in  63.672336s wall, 83.171875s user + 0.312500s system = 83.484375s CPU (131.1%)

RUN-1004 : used memory is 1088 MB, reserved memory is 1091 MB, peak memory is 1168 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                    13692   out of  19600   69.86%
#reg                     5613   out of  19600   28.64%
#le                     14784
  #lut only              9171   out of  14784   62.03%
  #reg only              1092   out of  14784    7.39%
  #lut&reg               4521   out of  14784   30.58%
#dsp                       29   out of     29  100.00%
#bram                      32   out of     64   50.00%
  #bram9k                  20
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                 Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                      2283
#2        config_inst_syn_9                                          GCLK               config             config_inst.jtck                                                       469
#3        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                   352
#4        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                   47
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_60.q1                                           22
#6        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                   22
#7        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_60.q0                                           17
#8        u_seg_4/clk_24m                                            GCLK               pll                u_pll/pll_inst.clkc3                                                   14
#9        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray/u_three_martix/data_in1_b[7]_syn_8.f0    11
#10       u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0                              9
#11       clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                       7
#12       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                   0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |14784  |9846    |3846    |5613    |34      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |910    |579     |250     |405     |2       |0       |
|    command1                          |command                                    |56     |56      |0       |45      |0       |0       |
|    control1                          |control_interface                          |102    |75      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |19     |19      |0       |7       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |137    |67      |30      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |137    |67      |30      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |17      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |20      |0       |35      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |131    |76      |30      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |131    |76      |30      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |17      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |29      |0       |35      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |9      |8       |0       |7       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |178    |102     |76      |29      |0       |0       |
|  u_camera_init                       |camera_init                                |580    |565     |15      |92      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |177    |177     |0       |44      |0       |0       |
|  u_camera_reader                     |camera_reader                              |96     |58      |17      |61      |0       |0       |
|  u_image_process                     |image_process                              |11108  |7285    |3154    |3868    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |175    |124     |45      |76      |2       |0       |
|      u_three_martix_4                |three_martix                               |160    |113     |45      |61      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Divider_1                       |Divider_32                                 |239    |132     |46      |139     |0       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |161    |107     |45      |75      |2       |0       |
|      u_three_martix_3                |three_martix                               |152    |101     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detch                   |Gesture_detch                              |1057   |740     |312     |245     |0       |1       |
|    u_Gesture_recognition             |Gesture_recognition                        |2228   |1395    |656     |830     |0       |18      |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |4499   |3059    |1248    |1273    |0       |10      |
|      u_Divider_1                     |Divider                                    |171    |112     |32      |98      |0       |0       |
|      u_Divider_2                     |Divider                                    |104    |72      |32      |36      |0       |0       |
|      u_Divider_3                     |Diver_64                                   |460    |267     |86      |269     |0       |0       |
|      u_Divider_4                     |Diver_64                                   |295    |196     |86      |106     |0       |0       |
|      u_Divider_5                     |Diver_64                                   |313    |214     |86      |120     |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |162    |110     |45      |66      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |5      |0       |0       |5       |0       |0       |
|      u_three_martix                  |three_martix                               |157    |110     |45      |61      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |701    |440     |235     |275     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |484    |294     |190     |158     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |35      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |83     |53      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |83     |53      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |19      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |16      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |217    |146     |45      |117     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |696    |425     |235     |249     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |498    |308     |190     |138     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |36      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |35      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |198    |117     |45      |111     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |412    |277     |87      |212     |0       |0       |
|      u_Divider_1                     |Divider                                    |186    |106     |32      |114     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |183    |99      |53      |145     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |435    |260     |120     |182     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |200    |124     |75      |47      |0       |0       |
|      u_three_martix_2                |three_martix                               |235    |136     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |172    |130     |42      |65      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |38     |22      |5       |23      |0       |0       |
|  u_vga_display                       |vga_display                                |125    |101     |24      |52      |0       |0       |
|  cw_top                              |CW_TOP_WRAPPER                             |1507   |951     |247     |998     |0       |0       |
|    wrapper_cwc_top                   |cwc_top                                    |1507   |951     |247     |998     |0       |0       |
|      cfg_int_inst                    |cwc_cfg_int                                |781    |502     |0       |763     |0       |0       |
|        reg_inst                      |register                                   |780    |501     |0       |762     |0       |0       |
|        tap_inst                      |tap                                        |1      |1       |0       |1       |0       |0       |
|      trigger_inst                    |trigger                                    |726    |449     |247     |235     |0       |0       |
|        bus_inst                      |bus_top                                    |511    |302     |190     |151     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes   |bus_det                                    |72     |46      |26      |24      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes   |bus_det                                    |76     |34      |26      |28      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes   |bus_det                                    |87     |51      |34      |21      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes   |bus_det                                    |51     |28      |22      |10      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes   |bus_det                                    |59     |37      |22      |15      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes   |bus_det                                    |70     |44      |26      |22      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes   |bus_det                                    |96     |62      |34      |31      |0       |0       |
|        emb_ctrl_inst                 |emb_ctrl                                   |113    |84      |29      |51      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       12214  
    #2          2       3039   
    #3          3       1575   
    #4          4        596   
    #5        5-10      1338   
    #6        11-50      262   
    #7       51-100      16    
    #8       101-500      6    
    #9        >500        3    
  Average     2.42             

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  2.725698s wall, 4.578125s user + 0.015625s system = 4.593750s CPU (168.5%)

RUN-1004 : used memory is 1089 MB, reserved memory is 1092 MB, peak memory is 1168 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 7797
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 19200, pip num: 147255
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 609
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3226 valid insts, and 455511 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000000010100000100001100
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  10.653992s wall, 139.359375s user + 1.765625s system = 141.125000s CPU (1324.6%)

RUN-1004 : used memory is 1099 MB, reserved memory is 1114 MB, peak memory is 1278 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221103_175547.log"
