// Seed: 1043620241
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  string id_4;
  assign id_3 = id_3;
  wire id_5;
  assign id_4 = "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = id_13 > id_8;
  supply0 id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  rpmos (id_6, 1'b0, !id_3, 1 - id_16);
  wand id_24;
  id_25(
      .id_0(1), .id_1(id_7)
  );
  generate
    assign id_18 = 1 ? id_24 : id_6;
  endgenerate
  module_0(
      id_21, id_9, id_19
  );
endmodule
