<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.06.03.12:01:10"
 outputDirectory="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone II"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP2C35F672C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="data_clk" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="data_clk_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="data_ctr" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="data_ctr_export" direction="input" role="export" width="10" />
  </interface>
  <interface name="data_ch1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="data_ch1_export" direction="input" role="export" width="10" />
  </interface>
  <interface name="uart" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="uart_rxd" direction="input" role="rxd" width="1" />
   <port name="uart_txd" direction="output" role="txd" width="1" />
  </interface>
  <interface name="data_ch9" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="data_ch9_export" direction="input" role="export" width="10" />
  </interface>
  <interface name="sdram_controller" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sdram_controller_addr"
       direction="output"
       role="addr"
       width="12" />
   <port name="sdram_controller_ba" direction="output" role="ba" width="2" />
   <port
       name="sdram_controller_cas_n"
       direction="output"
       role="cas_n"
       width="1" />
   <port name="sdram_controller_cke" direction="output" role="cke" width="1" />
   <port name="sdram_controller_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_controller_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_controller_dqm" direction="output" role="dqm" width="2" />
   <port
       name="sdram_controller_ras_n"
       direction="output"
       role="ras_n"
       width="1" />
   <port name="sdram_controller_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="spi" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="spi_MISO" direction="input" role="MISO" width="1" />
   <port name="spi_MOSI" direction="output" role="MOSI" width="1" />
   <port name="spi_SCLK" direction="output" role="SCLK" width="1" />
   <port name="spi_SS_n" direction="output" role="SS_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="nios:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_GENERATION_ID=1464948017,AUTO_UNIQUE_ID=(clock_source:13.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=10)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=10)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=10)(altera_nios2_qsys:13.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=8398880,breakOffset=32,breakSlave=CPU.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=24,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller.s1&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x801000&apos; end=&apos;0x802000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x802800&apos; end=&apos;0x803000&apos; /&gt;&lt;slave name=&apos;spi.spi_control_port&apos; start=&apos;0x803000&apos; end=&apos;0x803020&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x803020&apos; end=&apos;0x803040&apos; /&gt;&lt;slave name=&apos;data_clk.s1&apos; start=&apos;0x803040&apos; end=&apos;0x803050&apos; /&gt;&lt;slave name=&apos;data_ctr.s1&apos; start=&apos;0x803050&apos; end=&apos;0x803060&apos; /&gt;&lt;slave name=&apos;data_ch1.s1&apos; start=&apos;0x803060&apos; end=&apos;0x803070&apos; /&gt;&lt;slave name=&apos;data_ch9.s1&apos; start=&apos;0x803070&apos; end=&apos;0x803080&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x803080&apos; end=&apos;0x803088&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=8392736,exceptionOffset=32,exceptionSlave=onchip_memory.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=24,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x801000&apos; end=&apos;0x802000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x802800&apos; end=&apos;0x803000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=15,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=8392704,resetOffset=0,resetSlave=onchip_memory.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_ecc_present=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=1)(altera_avalon_onchip_memory2:13.0.1.99.2:allowInSystemMemoryContentEditor=false,autoInitializationFileName=nios_onchip_memory,blockType=AUTO,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=nios_onchip_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,deviceFamily=Cyclone II,deviceFeatures=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,dualPort=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_jtag_uart:13.0.1.99.2:allowMultipleConnections=false,avalonSpec=2.0,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_uart:13.0.1.99.2:baud=115200,baudError=0.01,clockRate=50000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false)(altera_avalon_new_sdram_controller:13.0.1.99.2:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=22,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=8,componentName=nios_sdram_controller,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=12,size=8388608)(altera_avalon_spi:13.0.1.99.2:actualClockRate=127551.0,actualSlaveSelectToSClkDelay=0.0,avalonSpec=2.0,clockPhase=0,clockPolarity=0,dataWidth=8,disableAvalonFlowControl=false,inputClockRate=50000000,insertDelayBetweenSlaveSelectAndSClk=false,insertSync=false,legacySignalsAllow=false,lsbOrderedFirst=false,masterSPI=true,numberOfSlaves=1,slaveDataBusWidth=16,syncRegDepth=2,targetClockRate=128000,targetSlaveSelectToSClkDelay=0.0)(reset:13.0:)(reset:13.0:)(clock:13.0:)(clock:13.0:)(reset:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(reset:13.0:)(reset:13.0:)(clock:13.0:)(reset:13.0:)(clock:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(interrupt:13.0:irqNumber=0)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00801000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00802800,defaultConnection=false)(reset:13.0:)(interrupt:13.0:irqNumber=1)(clock:13.0:)(reset:13.0:)(interrupt:13.0:irqNumber=2)(clock:13.0:)(reset:13.0:)(interrupt:13.0:irqNumber=3)(clock:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00802800,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00803080,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00801000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00803040,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00803050,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00803060,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00803070,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00803000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00803020,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)"
   instancePathKey="nios"
   kind="nios"
   version="1.0"
   name="nios">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_GENERATION_ID" value="1464948017" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/nios.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_data_ctr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_data_clk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_onchip_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_onchip_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller_test_component.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_spi.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_rsp_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/nios/nios.qsys"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="nios">queue size: 0 starting:nios "nios"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>11</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>23</b> modules, <b>88</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CPU.instruction_master and CPU_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CPU.data_master and CPU_data_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory_s1_translator.avalon_anti_slave_0 and onchip_memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CPU_jtag_debug_module_translator.avalon_anti_slave_0 and CPU.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces data_clk_s1_translator.avalon_anti_slave_0 and data_clk.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces data_ctr_s1_translator.avalon_anti_slave_0 and data_ctr.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces data_ch1_s1_translator.avalon_anti_slave_0 and data_ch1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces data_ch9_s1_translator.avalon_anti_slave_0 and data_ch9.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces spi_spi_control_port_translator.avalon_anti_slave_0 and spi.spi_control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces uart_s1_translator.avalon_anti_slave_0 and uart.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_controller_s1_translator.avalon_anti_slave_0 and sdram_controller.s1</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>47</b> modules, <b>238</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>59</b> modules, <b>283</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_burst_transform"><![CDATA[After transform: <b>60</b> modules, <b>286</b> connections]]></message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>62</b> modules, <b>241</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>85</b> modules, <b>289</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_width_transform"><![CDATA[After transform: <b>87</b> modules, <b>295</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="merlin_mm_transform"><![CDATA[After transform: <b>87</b> modules, <b>295</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>88</b> modules, <b>298</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Warning" culprit="nios">"No matching role found for uart:s1:dataavailable (dataavailable)"</message>
   <message level="Warning" culprit="nios">"No matching role found for uart:s1:readyfordata (readyfordata)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/nios_data_ctr</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/nios_data_ctr</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/nios_data_ctr</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/nios_CPU</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/nios_data_clk</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/nios_onchip_memory</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/nios_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_uart</b> "<b>submodules/nios_uart</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/nios_sdram_controller</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_spi</b> "<b>submodules/nios_spi</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_addr_router</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_addr_router_001</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_id_router</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_id_router</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_id_router_009</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_rsp_xbar_mux_001</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/nios_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 78 starting:altera_avalon_pio "submodules/nios_data_ctr"</message>
   <message level="Info" culprit="data_ctr">Starting RTL generation for module 'nios_data_ctr'</message>
   <message level="Info" culprit="data_ctr">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_ctr --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0001_data_ctr_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0001_data_ctr_gen//nios_data_ctr_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="data_ctr">Done RTL generation for module 'nios_data_ctr'</message>
   <message level="Info" culprit="data_ctr"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_pio</b> "<b>data_ctr</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 75 starting:altera_nios2_qsys "submodules/nios_CPU"</message>
   <message level="Info" culprit="CPU">Starting RTL generation for module 'nios_CPU'</message>
   <message level="Info" culprit="CPU">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_CPU --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0002_CPU_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0002_CPU_gen//nios_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:00:25 (*) Starting Nios II generation</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:00:25 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:00:59 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:00:59 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:00:59 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:00:59 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:01:01 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:01:01 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:01:06 (*) Done Nios II generation</message>
   <message level="Info" culprit="CPU">Done RTL generation for module 'nios_CPU'</message>
   <message level="Info" culprit="CPU"><![CDATA["<b>nios</b>" instantiated <b>altera_nios2_qsys</b> "<b>CPU</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 74 starting:altera_avalon_pio "submodules/nios_data_clk"</message>
   <message level="Info" culprit="data_clk">Starting RTL generation for module 'nios_data_clk'</message>
   <message level="Info" culprit="data_clk">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_clk --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0003_data_clk_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0003_data_clk_gen//nios_data_clk_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="data_clk">Done RTL generation for module 'nios_data_clk'</message>
   <message level="Info" culprit="data_clk"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_pio</b> "<b>data_clk</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 73 starting:altera_avalon_onchip_memory2 "submodules/nios_onchip_memory"</message>
   <message level="Info" culprit="onchip_memory">Starting RTL generation for module 'nios_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0004_onchip_memory_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0004_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory">Done RTL generation for module 'nios_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 72 starting:altera_avalon_jtag_uart "submodules/nios_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'nios_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0005_jtag_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0005_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'nios_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 71 starting:altera_avalon_uart "submodules/nios_uart"</message>
   <message level="Info" culprit="uart">Starting RTL generation for module 'nios_uart'</message>
   <message level="Info" culprit="uart">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0006_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0006_uart_gen//nios_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart">Done RTL generation for module 'nios_uart'</message>
   <message level="Info" culprit="uart"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_uart</b> "<b>uart</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 70 starting:altera_avalon_new_sdram_controller "submodules/nios_sdram_controller"</message>
   <message level="Info" culprit="sdram_controller">Starting RTL generation for module 'nios_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sdram_controller --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0007_sdram_controller_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0007_sdram_controller_gen//nios_sdram_controller_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram_controller">Done RTL generation for module 'nios_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_controller</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 69 starting:altera_avalon_spi "submodules/nios_spi"</message>
   <message level="Info" culprit="spi">Starting RTL generation for module 'nios_spi'</message>
   <message level="Info" culprit="spi">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_spi --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0008_spi_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0008_spi_gen//nios_spi_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="spi">Done RTL generation for module 'nios_spi'</message>
   <message level="Info" culprit="spi"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_spi</b> "<b>spi</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 68 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CPU_instruction_master_translator"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CPU_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 66 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory_s1_translator"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory_s1_translator</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 56 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="CPU_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_master_agent</b> "<b>CPU_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 54 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="onchip_memory_s1_translator_avalon_universal_slave_0_agent"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory_s1_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 53 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 33 starting:altera_merlin_router "submodules/nios_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 32 starting:altera_merlin_router "submodules/nios_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 31 starting:altera_merlin_router "submodules/nios_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 29 starting:altera_merlin_router "submodules/nios_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 22 starting:altera_merlin_router "submodules/nios_id_router_009"</message>
   <message level="Info" culprit="id_router_009"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_009</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 21 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 20 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 18 starting:altera_merlin_demultiplexer "submodules/nios_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 17 starting:altera_merlin_demultiplexer "submodules/nios_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 16 starting:altera_merlin_multiplexer "submodules/nios_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 12 starting:altera_merlin_demultiplexer "submodules/nios_rsp_xbar_demux_002"</message>
   <message level="Info" culprit="rsp_xbar_demux_002"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios">queue size: 4 starting:altera_merlin_multiplexer "submodules/nios_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios">queue size: 3 starting:altera_merlin_multiplexer "submodules/nios_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="nios">queue size: 0 starting:altera_irq_mapper "submodules/nios_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>nios</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=10"
   instancePathKey="nios:.:data_ctr"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="nios_data_ctr">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Input" />
  <parameter name="width" value="10" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_data_ctr.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="data_ctr,data_ch1,data_ch9" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 78 starting:altera_avalon_pio "submodules/nios_data_ctr"</message>
   <message level="Info" culprit="data_ctr">Starting RTL generation for module 'nios_data_ctr'</message>
   <message level="Info" culprit="data_ctr">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_ctr --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0001_data_ctr_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0001_data_ctr_gen//nios_data_ctr_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="data_ctr">Done RTL generation for module 'nios_data_ctr'</message>
   <message level="Info" culprit="data_ctr"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_pio</b> "<b>data_ctr</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:13.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=8398880,breakOffset=32,breakSlave=CPU.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=24,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller.s1&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x801000&apos; end=&apos;0x802000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x802800&apos; end=&apos;0x803000&apos; /&gt;&lt;slave name=&apos;spi.spi_control_port&apos; start=&apos;0x803000&apos; end=&apos;0x803020&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x803020&apos; end=&apos;0x803040&apos; /&gt;&lt;slave name=&apos;data_clk.s1&apos; start=&apos;0x803040&apos; end=&apos;0x803050&apos; /&gt;&lt;slave name=&apos;data_ctr.s1&apos; start=&apos;0x803050&apos; end=&apos;0x803060&apos; /&gt;&lt;slave name=&apos;data_ch1.s1&apos; start=&apos;0x803060&apos; end=&apos;0x803070&apos; /&gt;&lt;slave name=&apos;data_ch9.s1&apos; start=&apos;0x803070&apos; end=&apos;0x803080&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x803080&apos; end=&apos;0x803088&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=8392736,exceptionOffset=32,exceptionSlave=onchip_memory.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=24,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x801000&apos; end=&apos;0x802000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x802800&apos; end=&apos;0x803000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=15,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=8392704,resetOffset=0,resetSlave=onchip_memory.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_ecc_present=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="nios:.:CPU"
   kind="altera_nios2_qsys"
   version="13.0"
   name="nios_CPU">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="15" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="breakSlave" value="CPU.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="resetSlave" value="onchip_memory.s1" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="24" />
  <parameter name="exceptionSlave" value="onchip_memory.s1" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram_controller.s1&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x801000&apos; end=&apos;0x802000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x802800&apos; end=&apos;0x803000&apos; /&gt;&lt;slave name=&apos;spi.spi_control_port&apos; start=&apos;0x803000&apos; end=&apos;0x803020&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x803020&apos; end=&apos;0x803040&apos; /&gt;&lt;slave name=&apos;data_clk.s1&apos; start=&apos;0x803040&apos; end=&apos;0x803050&apos; /&gt;&lt;slave name=&apos;data_ctr.s1&apos; start=&apos;0x803050&apos; end=&apos;0x803060&apos; /&gt;&lt;slave name=&apos;data_ch1.s1&apos; start=&apos;0x803060&apos; end=&apos;0x803070&apos; /&gt;&lt;slave name=&apos;data_ch9.s1&apos; start=&apos;0x803070&apos; end=&apos;0x803080&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x803080&apos; end=&apos;0x803088&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="8392736" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x801000&apos; end=&apos;0x802000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x802800&apos; end=&apos;0x803000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="24" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="8392704" />
  <parameter name="deviceFamilyName" value="Cyclone II" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="8398880" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="CPU" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 75 starting:altera_nios2_qsys "submodules/nios_CPU"</message>
   <message level="Info" culprit="CPU">Starting RTL generation for module 'nios_CPU'</message>
   <message level="Info" culprit="CPU">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_CPU --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0002_CPU_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0002_CPU_gen//nios_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:00:25 (*) Starting Nios II generation</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:00:25 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:00:59 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:00:59 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:00:59 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:00:59 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:01:01 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:01:01 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="CPU"># 2016.06.03 12:01:06 (*) Done Nios II generation</message>
   <message level="Info" culprit="CPU">Done RTL generation for module 'nios_CPU'</message>
   <message level="Info" culprit="CPU"><![CDATA["<b>nios</b>" instantiated <b>altera_nios2_qsys</b> "<b>CPU</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=1"
   instancePathKey="nios:.:data_clk"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="nios_data_clk">
  <parameter name="derived_capture" value="true" />
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Input" />
  <parameter name="width" value="1" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_edge_type" value="RISING" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="EDGE" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_data_clk.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="data_clk" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 74 starting:altera_avalon_pio "submodules/nios_data_clk"</message>
   <message level="Info" culprit="data_clk">Starting RTL generation for module 'nios_data_clk'</message>
   <message level="Info" culprit="data_clk">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_clk --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0003_data_clk_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0003_data_clk_gen//nios_data_clk_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="data_clk">Done RTL generation for module 'nios_data_clk'</message>
   <message level="Info" culprit="data_clk"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_pio</b> "<b>data_clk</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:13.0.1.99.2:allowInSystemMemoryContentEditor=false,autoInitializationFileName=nios_onchip_memory,blockType=AUTO,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=nios_onchip_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,deviceFamily=Cyclone II,deviceFeatures=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,dualPort=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="nios:.:onchip_memory"
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   name="nios_onchip_memory">
  <parameter name="dataWidth" value="32" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="derived_set_addr_width" value="10" />
  <parameter name="memorySize" value="4096" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone II" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="writable" value="true" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="derived_init_file_name" value="nios_onchip_memory.hex" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="autoInitializationFileName" value="nios_onchip_memory" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_onchip_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_onchip_memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="onchip_memory" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 73 starting:altera_avalon_onchip_memory2 "submodules/nios_onchip_memory"</message>
   <message level="Info" culprit="onchip_memory">Starting RTL generation for module 'nios_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0004_onchip_memory_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0004_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory">Done RTL generation for module 'nios_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:13.0.1.99.2:allowMultipleConnections=false,avalonSpec=2.0,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="nios:.:jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   name="nios_jtag_uart">
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 72 starting:altera_avalon_jtag_uart "submodules/nios_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'nios_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0005_jtag_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0005_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'nios_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_uart:13.0.1.99.2:baud=115200,baudError=0.01,clockRate=50000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false"
   instancePathKey="nios:.:uart"
   kind="altera_avalon_uart"
   version="13.0.1.99.2"
   name="nios_uart">
  <parameter name="clockRate" value="50000000" />
  <parameter name="parity" value="NONE" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="dataBits" value="8" />
  <parameter name="simCharStream" value="" />
  <parameter name="baudError" value="0.01" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="parityFisrtChar" value="N" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="baud" value="115200" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="useEopRegister" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="uart" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 71 starting:altera_avalon_uart "submodules/nios_uart"</message>
   <message level="Info" culprit="uart">Starting RTL generation for module 'nios_uart'</message>
   <message level="Info" culprit="uart">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0006_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0006_uart_gen//nios_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart">Done RTL generation for module 'nios_uart'</message>
   <message level="Info" culprit="uart"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_uart</b> "<b>uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:13.0.1.99.2:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=22,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=8,componentName=nios_sdram_controller,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=12,size=8388608"
   instancePathKey="nios:.:sdram_controller"
   kind="altera_avalon_new_sdram_controller"
   version="13.0.1.99.2"
   name="nios_sdram_controller">
  <parameter name="dataWidth" value="16" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TAC" value="5.5" />
  <parameter name="bankWidth" value="2" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="addressWidth" value="22" />
  <parameter name="TWR" value="14.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="columnWidth" value="8" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="casLatency" value="3" />
  <parameter name="rowWidth" value="12" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="TMRD" value="3" />
  <parameter name="numberOfBanks" value="4" />
  <parameter name="size" value="8388608" />
  <parameter name="componentName" value="nios_sdram_controller" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller_test_component.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="sdram_controller" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 70 starting:altera_avalon_new_sdram_controller "submodules/nios_sdram_controller"</message>
   <message level="Info" culprit="sdram_controller">Starting RTL generation for module 'nios_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sdram_controller --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0007_sdram_controller_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0007_sdram_controller_gen//nios_sdram_controller_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram_controller">Done RTL generation for module 'nios_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_spi:13.0.1.99.2:actualClockRate=127551.0,actualSlaveSelectToSClkDelay=0.0,avalonSpec=2.0,clockPhase=0,clockPolarity=0,dataWidth=8,disableAvalonFlowControl=false,inputClockRate=50000000,insertDelayBetweenSlaveSelectAndSClk=false,insertSync=false,legacySignalsAllow=false,lsbOrderedFirst=false,masterSPI=true,numberOfSlaves=1,slaveDataBusWidth=16,syncRegDepth=2,targetClockRate=128000,targetSlaveSelectToSClkDelay=0.0"
   instancePathKey="nios:.:spi"
   kind="altera_avalon_spi"
   version="13.0.1.99.2"
   name="nios_spi">
  <parameter name="dataWidth" value="8" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="actualSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="slaveDataBusWidth" value="16" />
  <parameter name="targetClockRate" value="128000" />
  <parameter name="clockPhase" value="0" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="masterSPI" value="true" />
  <parameter name="legacySignalsAllow" value="false" />
  <parameter name="actualClockRate" value="127551.0" />
  <parameter name="inputClockRate" value="50000000" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_spi.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="spi" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 69 starting:altera_avalon_spi "submodules/nios_spi"</message>
   <message level="Info" culprit="spi">Starting RTL generation for module 'nios_spi'</message>
   <message level="Info" culprit="spi">  Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_spi --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0008_spi_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_7239812212711591676.dir/0008_spi_gen//nios_spi_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="spi">Done RTL generation for module 'nios_spi'</message>
   <message level="Info" culprit="spi"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_spi</b> "<b>spi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:13.0:AUTO_CLK_CLOCK_RATE=-1,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=24,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="nios:.:CPU_instruction_master_translator"
   kind="altera_merlin_master_translator"
   version="13.0"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios"
     as="CPU_instruction_master_translator,CPU_data_master_translator" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 68 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CPU_instruction_master_translator"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CPU_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:13.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=24,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="nios:.:onchip_memory_s1_translator"
   kind="altera_merlin_slave_translator"
   version="13.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios"
     as="onchip_memory_s1_translator,CPU_jtag_debug_module_translator,jtag_uart_avalon_jtag_slave_translator,data_clk_s1_translator,data_ctr_s1_translator,data_ch1_s1_translator,data_ch9_s1_translator,spi_spi_control_port_translator,uart_s1_translator,sdram_controller_s1_translator" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 66 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory_s1_translator"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:13.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000801000&quot;
   end=&quot;0x00000000000802000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;CPU_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000802800&quot;
   end=&quot;0x00000000000803000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=77,PKT_ADDR_SIDEBAND_L=77,PKT_BEGIN_BURST=79,PKT_BURSTWRAP_H=71,PKT_BURSTWRAP_L=69,PKT_BURST_SIZE_H=74,PKT_BURST_SIZE_L=72,PKT_BURST_TYPE_H=76,PKT_BURST_TYPE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=68,PKT_BYTE_CNT_L=66,PKT_CACHE_H=96,PKT_CACHE_L=93,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=78,PKT_DATA_SIDEBAND_L=78,PKT_DEST_ID_H=88,PKT_DEST_ID_L=85,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_QOS_H=80,PKT_QOS_L=80,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=84,PKT_SRC_ID_L=81,PKT_THREAD_ID_H=89,PKT_THREAD_ID_L=89,PKT_TRANS_COMPRESSED_READ=60,PKT_TRANS_EXCLUSIVE=65,PKT_TRANS_LOCK=64,PKT_TRANS_POSTED=61,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=99,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="nios:.:CPU_instruction_master_translator_avalon_universal_master_0_agent"
   kind="altera_merlin_master_agent"
   version="13.0"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="AV_LINEWRAPBURSTS" value="1" />
  <parameter name="AV_BURSTBOUNDARIES" value="0" />
  <parameter
     name="ADDR_MAP"
     value="&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000801000&quot;
   end=&quot;0x00000000000802000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;CPU_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000802800&quot;
   end=&quot;0x00000000000803000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios"
     as="CPU_instruction_master_translator_avalon_universal_master_0_agent,CPU_data_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 56 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="CPU_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_master_agent</b> "<b>CPU_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:13.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_BEGIN_BURST=79,PKT_BURSTWRAP_H=71,PKT_BURSTWRAP_L=69,PKT_BURST_SIZE_H=74,PKT_BURST_SIZE_L=72,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=68,PKT_BYTE_CNT_L=66,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=88,PKT_DEST_ID_L=85,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=84,PKT_SRC_ID_L=81,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=60,PKT_TRANS_LOCK=64,PKT_TRANS_POSTED=61,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=99,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="nios:.:onchip_memory_s1_translator_avalon_universal_slave_0_agent"
   kind="altera_merlin_slave_agent"
   version="13.0"
   name="altera_merlin_slave_agent">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="AV_LINEWRAPBURSTS" value="0" />
  <parameter name="ID" value="6" />
  <parameter name="MAX_BURSTWRAP" value="7" />
  <parameter name="MAX_BYTE_CNT" value="4" />
  <parameter name="AVS_BURSTCOUNT_SYMBOLS" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios"
     as="onchip_memory_s1_translator_avalon_universal_slave_0_agent,CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,data_clk_s1_translator_avalon_universal_slave_0_agent,data_ctr_s1_translator_avalon_universal_slave_0_agent,data_ch1_s1_translator_avalon_universal_slave_0_agent,data_ch9_s1_translator_avalon_universal_slave_0_agent,spi_spi_control_port_translator_avalon_universal_slave_0_agent,uart_s1_translator_avalon_universal_slave_0_agent,sdram_controller_s1_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 54 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="onchip_memory_s1_translator_avalon_universal_slave_0_agent"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory_s1_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:13.0:AUTO_DEVICE_FAMILY=Cyclone II,BITS_PER_SYMBOL=100,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="nios:.:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="13.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios"
     as="onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo,uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 53 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>nios</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,0,END_ADDRESS=0x802000,0x803000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=85,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=6:01:0x801000:0x802000:both:1:0:,0:10:0x802800:0x803000:both:1:0:,START_ADDRESS=0x801000,0x802800,ST_CHANNEL_W=10,ST_DATA_W=99,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="nios:.:addr_router"
   kind="altera_merlin_router"
   version="13.0"
   name="nios_addr_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="addr_router" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 33 starting:altera_merlin_router "submodules/nios_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1000000000,0000000001,0000000010,0010000000,0100000000,0000001000,0000010000,0000100000,0001000000,0000000100,DECODER_TYPE=0,DEFAULT_CHANNEL=9,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=7,6,0,8,9,3,4,1,2,5,END_ADDRESS=0x800000,0x802000,0x803000,0x803020,0x803040,0x803050,0x803060,0x803070,0x803080,0x803088,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=85,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,SECURED_RANGE_LIST=,,,,,,,,,,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=7:1000000000:0x0:0x800000:both:1:0:,6:0000000001:0x801000:0x802000:both:1:0:,0:0000000010:0x802800:0x803000:both:1:0:,8:0010000000:0x803000:0x803020:both:1:0:,9:0100000000:0x803020:0x803040:both:1:0:,3:0000001000:0x803040:0x803050:both:1:0:,4:0000010000:0x803050:0x803060:both:1:0:,1:0000100000:0x803060:0x803070:both:1:0:,2:0001000000:0x803070:0x803080:both:1:0:,5:0000000100:0x803080:0x803088:both:1:0:,START_ADDRESS=0x0,0x801000,0x802800,0x803000,0x803020,0x803040,0x803050,0x803060,0x803070,0x803080,ST_CHANNEL_W=10,ST_DATA_W=99,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both"
   instancePathKey="nios:.:addr_router_001"
   kind="altera_merlin_router"
   version="13.0"
   name="nios_addr_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="addr_router_001" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 32 starting:altera_merlin_router "submodules/nios_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=85,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:,0:10:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=99,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="nios:.:id_router"
   kind="altera_merlin_router"
   version="13.0"
   name="nios_id_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="id_router,id_router_001" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 31 starting:altera_merlin_router "submodules/nios_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=85,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=99,TYPE_OF_TRANSACTION=both"
   instancePathKey="nios:.:id_router_002"
   kind="altera_merlin_router"
   version="13.0"
   name="nios_id_router_002">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios"
     as="id_router_002,id_router_003,id_router_004,id_router_005,id_router_006,id_router_007,id_router_008" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 29 starting:altera_merlin_router "submodules/nios_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70:67) src_id(66:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53:51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=18,PKT_DEST_ID_H=70,PKT_DEST_ID_L=67,PKT_PROTECTION_H=74,PKT_PROTECTION_L=72,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=81,TYPE_OF_TRANSACTION=both"
   instancePathKey="nios:.:id_router_009"
   kind="altera_merlin_router"
   version="13.0"
   name="nios_id_router_009">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="id_router_009" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 22 starting:altera_merlin_router "submodules/nios_id_router_009"</message>
   <message level="Info" culprit="id_router_009"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_009</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:13.0:AUTO_CR0_CLOCK_RATE=-1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70:67) src_id(66:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53:51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=53,OUT_BYTE_CNT_H=49,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=41,PKT_ADDR_L=18,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BURST_TYPE_H=58,PKT_BURST_TYPE_L=57,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=48,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,ST_CHANNEL_W=10,ST_DATA_W=81"
   instancePathKey="nios:.:burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="13.0"
   name="altera_merlin_burst_adapter">
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="42" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70:67) src_id(66:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53:51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:18) byteen(17:16) data(15:0)" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="burst_adapter" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 21 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:13.0:AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,SYNC_DEPTH=2"
   instancePathKey="nios:.:rst_controller"
   kind="altera_reset_controller"
   version="13.0"
   name="altera_reset_controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 20 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=99,VALID_WIDTH=1"
   instancePathKey="nios:.:cmd_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="nios_cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios"
     as="cmd_xbar_demux,rsp_xbar_demux,rsp_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 18 starting:altera_merlin_demultiplexer "submodules/nios_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_OUTPUTS=10,ST_CHANNEL_W=10,ST_DATA_W=99,VALID_WIDTH=1"
   instancePathKey="nios:.:cmd_xbar_demux_001"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="nios_cmd_xbar_demux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="10" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="cmd_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 17 starting:altera_merlin_demultiplexer "submodules/nios_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=64,ST_CHANNEL_W=10,ST_DATA_W=99,USE_EXTERNAL_ARB=0"
   instancePathKey="nios:.:cmd_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="nios_cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="PKT_TRANS_LOCK" value="64" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="cmd_xbar_mux,cmd_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 16 starting:altera_merlin_multiplexer "submodules/nios_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=99,VALID_WIDTH=1"
   instancePathKey="nios:.:rsp_xbar_demux_002"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="nios_rsp_xbar_demux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_rsp_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios"
     as="rsp_xbar_demux_002,rsp_xbar_demux_003,rsp_xbar_demux_004,rsp_xbar_demux_005,rsp_xbar_demux_006,rsp_xbar_demux_007,rsp_xbar_demux_008,rsp_xbar_demux_009" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 12 starting:altera_merlin_demultiplexer "submodules/nios_rsp_xbar_demux_002"</message>
   <message level="Info" culprit="rsp_xbar_demux_002"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=64,ST_CHANNEL_W=10,ST_DATA_W=99,USE_EXTERNAL_ARB=0"
   instancePathKey="nios:.:rsp_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="nios_rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="PKT_TRANS_LOCK" value="64" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="rsp_xbar_mux" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 4 starting:altera_merlin_multiplexer "submodules/nios_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_INPUTS=10,PIPELINE_ARB=0,PKT_TRANS_LOCK=64,ST_CHANNEL_W=10,ST_DATA_W=99,USE_EXTERNAL_ARB=0"
   instancePathKey="nios:.:rsp_xbar_mux_001"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="nios_rsp_xbar_mux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="PKT_TRANS_LOCK" value="64" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 3 starting:altera_merlin_multiplexer "submodules/nios_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:13.0:AUTO_CLK_CLOCK_RATE=-1,COMMAND_SIZE_W=3,IN_MERLIN_PACKET_FORMAT=response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=59,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=71,IN_PKT_BURSTWRAP_L=69,IN_PKT_BURST_SIZE_H=74,IN_PKT_BURST_SIZE_L=72,IN_PKT_BURST_TYPE_H=76,IN_PKT_BURST_TYPE_L=75,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=68,IN_PKT_BYTE_CNT_L=66,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_RESPONSE_STATUS_H=98,IN_PKT_RESPONSE_STATUS_L=97,IN_PKT_TRANS_COMPRESSED_READ=60,IN_PKT_TRANS_EXCLUSIVE=65,IN_ST_DATA_W=99,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70:67) src_id(66:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53:51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=41,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=56,OUT_PKT_BURST_SIZE_L=54,OUT_PKT_BURST_TYPE_H=58,OUT_PKT_BURST_TYPE_L=57,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=50,OUT_PKT_BYTE_CNT_L=48,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_RESPONSE_STATUS_H=80,OUT_PKT_RESPONSE_STATUS_L=79,OUT_PKT_TRANS_COMPRESSED_READ=42,OUT_PKT_TRANS_EXCLUSIVE=47,OUT_ST_DATA_W=81,RESPONSE_PATH=0,ST_CHANNEL_W=10"
   instancePathKey="nios:.:width_adapter"
   kind="altera_merlin_width_adapter"
   version="13.0"
   name="altera_merlin_width_adapter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70:67) src_id(66:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53:51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:18) byteen(17:16) data(15:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88:85) src_id(84:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71:69) byte_cnt(68:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="width_adapter,width_adapter_001" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>nios</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:13.0:AUTO_DEVICE_FAMILY=Cyclone II,IRQ_MAP=0:0,1:1,2:2,3:3,NUM_RCVRS=4,SENDER_IRQ_WIDTH=32"
   instancePathKey="nios:.:irq_mapper"
   kind="altera_irq_mapper"
   version="13.0"
   name="nios_irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:2,3:3" />
  <parameter name="NUM_RCVRS" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/logicielge1/altera/13.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="nios">queue size: 0 starting:altera_irq_mapper "submodules/nios_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>nios</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
</deploy>
