Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Tue Aug  5 02:45:46 2025
| Host              : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file TOP_test_fft_timing_summary_routed.rpt -pb TOP_test_fft_timing_summary_routed.pb -rpx TOP_test_fft_timing_summary_routed.rpx -warn_on_violation
| Design            : TOP_test_fft
| Device            : xczu7ev-fbvb900
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (832)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (832)
--------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 832 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.810        0.000                      0                67253        0.016        0.000                      0                67237        0.500        0.000                       0                 41140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk_p                                                                                                {0.000 1.666}        3.333           300.030         
  clk_out1_clk_wiz_0                                                                                 {0.000 4.999}        9.999           100.010         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                                                                                  0.500        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                       1.810        0.000                      0                65982        0.020        0.000                      0                65982        4.426        0.000                       0                 40648  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.929        0.000                      0                 1050        0.016        0.000                      0                 1050       24.427        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0                                                                                        49.573        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.466        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                         8.561        0.000                      0                  105        0.099        0.000                      0                  105  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.548        0.000                      0                  100        0.111        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         3.333       2.083      MMCM_X1Y3  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X1Y3  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[1][1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 2.996ns (38.030%)  route 4.882ns (61.970%))
  Logic Levels:           26  (LUT5=8 LUT6=18)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 13.225 - 9.999 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.185ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.170ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.510     2.928    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/clk
    SLICE_X55Y315        FDCE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y315        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.024 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/Q
                         net (fo=3, routed)           0.309     3.333    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/w_mag_cnt_re[1]_353[1]
    SLICE_X57Y316        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     3.449 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130/O
                         net (fo=1, routed)           0.053     3.502    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130_n_0
    SLICE_X57Y316        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     3.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120/O
                         net (fo=5, routed)           0.204     3.819    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120_n_0
    SLICE_X56Y316        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     3.966 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14/O
                         net (fo=3, routed)           0.307     4.273    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14_n_0
    SLICE_X55Y308        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.371 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118/O
                         net (fo=1, routed)           0.067     4.438    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118_n_0
    SLICE_X55Y308        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     4.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107/O
                         net (fo=5, routed)           0.155     4.770    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107_n_0
    SLICE_X55Y308        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     4.833 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12/O
                         net (fo=3, routed)           0.418     5.251    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12_n_0
    SLICE_X53Y299        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.368 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105/O
                         net (fo=1, routed)           0.048     5.416    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105_n_0
    SLICE_X53Y299        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.514 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94/O
                         net (fo=5, routed)           0.076     5.590    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94_n_0
    SLICE_X53Y299        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.768 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10/O
                         net (fo=3, routed)           0.329     6.097    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10_n_0
    SLICE_X53Y288        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     6.160 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90/O
                         net (fo=1, routed)           0.109     6.269    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90_n_0
    SLICE_X53Y286        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     6.308 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77/O
                         net (fo=5, routed)           0.111     6.419    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77_n_0
    SLICE_X53Y286        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.519 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8/O
                         net (fo=3, routed)           0.364     6.883    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8_n_0
    SLICE_X52Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     6.983 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74/O
                         net (fo=1, routed)           0.056     7.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74_n_0
    SLICE_X52Y277        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.188 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61/O
                         net (fo=5, routed)           0.179     7.367    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61_n_0
    SLICE_X52Y276        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     7.480 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6/O
                         net (fo=3, routed)           0.438     7.918    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6_n_0
    SLICE_X53Y264        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     7.982 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59/O
                         net (fo=1, routed)           0.057     8.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59_n_0
    SLICE_X53Y264        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     8.154 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44/O
                         net (fo=5, routed)           0.188     8.342    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44_n_0
    SLICE_X53Y263        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.408 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4/O
                         net (fo=3, routed)           0.207     8.615    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4_n_0
    SLICE_X53Y258        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     8.715 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40/O
                         net (fo=1, routed)           0.107     8.822    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40_n_0
    SLICE_X53Y258        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.861 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22/O
                         net (fo=5, routed)           0.185     9.046    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22_n_0
    SLICE_X55Y258        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.144 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_2/O
                         net (fo=4, routed)           0.214     9.358    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/min_re[0]
    SLICE_X55Y263        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     9.537 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25/O
                         net (fo=1, routed)           0.065     9.602    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25_n_0
    SLICE_X55Y263        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     9.779 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_10/O
                         net (fo=7, routed)           0.224    10.003    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt_reg[7][4]_0
    SLICE_X55Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100    10.103 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15/O
                         net (fo=1, routed)           0.053    10.156    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15_n_0
    SLICE_X55Y265        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114    10.270 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4/O
                         net (fo=8, routed)           0.079    10.349    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4_n_0
    SLICE_X55Y265        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177    10.526 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[1][4]_i_1/O
                         net (fo=5, routed)           0.280    10.806    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE_n_8
    SLICE_X56Y264        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.290    13.225    U_FFT_TOP/U_BF_0/U_CBFP_0/clk
    SLICE_X56Y264        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[1][1]/C
                         clock pessimism             -0.502    12.722    
                         clock uncertainty           -0.062    12.661    
    SLICE_X56Y264        FDPE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    12.617    U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[1][1]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[1][3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 2.996ns (38.030%)  route 4.882ns (61.970%))
  Logic Levels:           26  (LUT5=8 LUT6=18)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 13.225 - 9.999 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.185ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.170ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.510     2.928    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/clk
    SLICE_X55Y315        FDCE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y315        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.024 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/Q
                         net (fo=3, routed)           0.309     3.333    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/w_mag_cnt_re[1]_353[1]
    SLICE_X57Y316        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     3.449 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130/O
                         net (fo=1, routed)           0.053     3.502    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130_n_0
    SLICE_X57Y316        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     3.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120/O
                         net (fo=5, routed)           0.204     3.819    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120_n_0
    SLICE_X56Y316        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     3.966 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14/O
                         net (fo=3, routed)           0.307     4.273    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14_n_0
    SLICE_X55Y308        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.371 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118/O
                         net (fo=1, routed)           0.067     4.438    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118_n_0
    SLICE_X55Y308        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     4.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107/O
                         net (fo=5, routed)           0.155     4.770    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107_n_0
    SLICE_X55Y308        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     4.833 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12/O
                         net (fo=3, routed)           0.418     5.251    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12_n_0
    SLICE_X53Y299        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.368 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105/O
                         net (fo=1, routed)           0.048     5.416    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105_n_0
    SLICE_X53Y299        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.514 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94/O
                         net (fo=5, routed)           0.076     5.590    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94_n_0
    SLICE_X53Y299        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.768 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10/O
                         net (fo=3, routed)           0.329     6.097    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10_n_0
    SLICE_X53Y288        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     6.160 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90/O
                         net (fo=1, routed)           0.109     6.269    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90_n_0
    SLICE_X53Y286        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     6.308 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77/O
                         net (fo=5, routed)           0.111     6.419    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77_n_0
    SLICE_X53Y286        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.519 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8/O
                         net (fo=3, routed)           0.364     6.883    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8_n_0
    SLICE_X52Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     6.983 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74/O
                         net (fo=1, routed)           0.056     7.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74_n_0
    SLICE_X52Y277        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.188 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61/O
                         net (fo=5, routed)           0.179     7.367    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61_n_0
    SLICE_X52Y276        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     7.480 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6/O
                         net (fo=3, routed)           0.438     7.918    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6_n_0
    SLICE_X53Y264        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     7.982 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59/O
                         net (fo=1, routed)           0.057     8.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59_n_0
    SLICE_X53Y264        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     8.154 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44/O
                         net (fo=5, routed)           0.188     8.342    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44_n_0
    SLICE_X53Y263        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.408 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4/O
                         net (fo=3, routed)           0.207     8.615    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4_n_0
    SLICE_X53Y258        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     8.715 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40/O
                         net (fo=1, routed)           0.107     8.822    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40_n_0
    SLICE_X53Y258        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.861 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22/O
                         net (fo=5, routed)           0.185     9.046    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22_n_0
    SLICE_X55Y258        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.144 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_2/O
                         net (fo=4, routed)           0.214     9.358    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/min_re[0]
    SLICE_X55Y263        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     9.537 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25/O
                         net (fo=1, routed)           0.065     9.602    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25_n_0
    SLICE_X55Y263        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     9.779 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_10/O
                         net (fo=7, routed)           0.224    10.003    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt_reg[7][4]_0
    SLICE_X55Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100    10.103 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15/O
                         net (fo=1, routed)           0.053    10.156    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15_n_0
    SLICE_X55Y265        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114    10.270 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4/O
                         net (fo=8, routed)           0.079    10.349    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4_n_0
    SLICE_X55Y265        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177    10.526 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[1][4]_i_1/O
                         net (fo=5, routed)           0.280    10.806    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE_n_8
    SLICE_X56Y264        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.290    13.225    U_FFT_TOP/U_BF_0/U_CBFP_0/clk
    SLICE_X56Y264        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[1][3]/C
                         clock pessimism             -0.502    12.722    
                         clock uncertainty           -0.062    12.661    
    SLICE_X56Y264        FDPE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044    12.617    U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[1][3]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[1][4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 2.996ns (38.083%)  route 4.871ns (61.917%))
  Logic Levels:           26  (LUT5=8 LUT6=18)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 13.229 - 9.999 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.185ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.170ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.510     2.928    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/clk
    SLICE_X55Y315        FDCE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y315        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.024 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/Q
                         net (fo=3, routed)           0.309     3.333    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/w_mag_cnt_re[1]_353[1]
    SLICE_X57Y316        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     3.449 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130/O
                         net (fo=1, routed)           0.053     3.502    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130_n_0
    SLICE_X57Y316        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     3.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120/O
                         net (fo=5, routed)           0.204     3.819    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120_n_0
    SLICE_X56Y316        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     3.966 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14/O
                         net (fo=3, routed)           0.307     4.273    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14_n_0
    SLICE_X55Y308        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.371 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118/O
                         net (fo=1, routed)           0.067     4.438    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118_n_0
    SLICE_X55Y308        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     4.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107/O
                         net (fo=5, routed)           0.155     4.770    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107_n_0
    SLICE_X55Y308        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     4.833 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12/O
                         net (fo=3, routed)           0.418     5.251    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12_n_0
    SLICE_X53Y299        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.368 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105/O
                         net (fo=1, routed)           0.048     5.416    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105_n_0
    SLICE_X53Y299        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.514 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94/O
                         net (fo=5, routed)           0.076     5.590    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94_n_0
    SLICE_X53Y299        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.768 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10/O
                         net (fo=3, routed)           0.329     6.097    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10_n_0
    SLICE_X53Y288        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     6.160 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90/O
                         net (fo=1, routed)           0.109     6.269    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90_n_0
    SLICE_X53Y286        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     6.308 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77/O
                         net (fo=5, routed)           0.111     6.419    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77_n_0
    SLICE_X53Y286        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.519 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8/O
                         net (fo=3, routed)           0.364     6.883    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8_n_0
    SLICE_X52Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     6.983 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74/O
                         net (fo=1, routed)           0.056     7.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74_n_0
    SLICE_X52Y277        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.188 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61/O
                         net (fo=5, routed)           0.179     7.367    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61_n_0
    SLICE_X52Y276        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     7.480 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6/O
                         net (fo=3, routed)           0.438     7.918    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6_n_0
    SLICE_X53Y264        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     7.982 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59/O
                         net (fo=1, routed)           0.057     8.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59_n_0
    SLICE_X53Y264        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     8.154 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44/O
                         net (fo=5, routed)           0.188     8.342    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44_n_0
    SLICE_X53Y263        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.408 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4/O
                         net (fo=3, routed)           0.207     8.615    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4_n_0
    SLICE_X53Y258        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     8.715 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40/O
                         net (fo=1, routed)           0.107     8.822    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40_n_0
    SLICE_X53Y258        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.861 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22/O
                         net (fo=5, routed)           0.185     9.046    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22_n_0
    SLICE_X55Y258        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.144 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_2/O
                         net (fo=4, routed)           0.214     9.358    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/min_re[0]
    SLICE_X55Y263        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     9.537 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25/O
                         net (fo=1, routed)           0.065     9.602    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25_n_0
    SLICE_X55Y263        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     9.779 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_10/O
                         net (fo=7, routed)           0.224    10.003    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt_reg[7][4]_0
    SLICE_X55Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100    10.103 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15/O
                         net (fo=1, routed)           0.053    10.156    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15_n_0
    SLICE_X55Y265        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114    10.270 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4/O
                         net (fo=8, routed)           0.079    10.349    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4_n_0
    SLICE_X55Y265        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177    10.526 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[1][4]_i_1/O
                         net (fo=5, routed)           0.269    10.795    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE_n_8
    SLICE_X55Y264        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.294    13.229    U_FFT_TOP/U_BF_0/U_CBFP_0/clk
    SLICE_X55Y264        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[1][4]/C
                         clock pessimism             -0.502    12.726    
                         clock uncertainty           -0.062    12.665    
    SLICE_X55Y264        FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    12.623    U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[1][4]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 2.882ns (36.845%)  route 4.940ns (63.155%))
  Logic Levels:           26  (LUT5=8 LUT6=18)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 13.227 - 9.999 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.185ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.170ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.510     2.928    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/clk
    SLICE_X55Y315        FDCE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y315        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.024 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/Q
                         net (fo=3, routed)           0.309     3.333    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/w_mag_cnt_re[1]_353[1]
    SLICE_X57Y316        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     3.449 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130/O
                         net (fo=1, routed)           0.053     3.502    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130_n_0
    SLICE_X57Y316        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     3.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120/O
                         net (fo=5, routed)           0.204     3.819    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120_n_0
    SLICE_X56Y316        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     3.966 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14/O
                         net (fo=3, routed)           0.307     4.273    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14_n_0
    SLICE_X55Y308        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.371 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118/O
                         net (fo=1, routed)           0.067     4.438    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118_n_0
    SLICE_X55Y308        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     4.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107/O
                         net (fo=5, routed)           0.155     4.770    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107_n_0
    SLICE_X55Y308        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     4.833 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12/O
                         net (fo=3, routed)           0.418     5.251    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12_n_0
    SLICE_X53Y299        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.368 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105/O
                         net (fo=1, routed)           0.048     5.416    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105_n_0
    SLICE_X53Y299        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.514 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94/O
                         net (fo=5, routed)           0.076     5.590    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94_n_0
    SLICE_X53Y299        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.768 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10/O
                         net (fo=3, routed)           0.329     6.097    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10_n_0
    SLICE_X53Y288        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     6.160 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90/O
                         net (fo=1, routed)           0.109     6.269    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90_n_0
    SLICE_X53Y286        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     6.308 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77/O
                         net (fo=5, routed)           0.111     6.419    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77_n_0
    SLICE_X53Y286        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.519 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8/O
                         net (fo=3, routed)           0.364     6.883    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8_n_0
    SLICE_X52Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     6.983 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74/O
                         net (fo=1, routed)           0.056     7.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74_n_0
    SLICE_X52Y277        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.188 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61/O
                         net (fo=5, routed)           0.179     7.367    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61_n_0
    SLICE_X52Y276        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     7.480 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6/O
                         net (fo=3, routed)           0.438     7.918    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6_n_0
    SLICE_X53Y264        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     7.982 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59/O
                         net (fo=1, routed)           0.057     8.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59_n_0
    SLICE_X53Y264        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     8.154 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44/O
                         net (fo=5, routed)           0.188     8.342    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44_n_0
    SLICE_X53Y263        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.408 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4/O
                         net (fo=3, routed)           0.207     8.615    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4_n_0
    SLICE_X53Y258        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     8.715 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40/O
                         net (fo=1, routed)           0.107     8.822    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40_n_0
    SLICE_X53Y258        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.861 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22/O
                         net (fo=5, routed)           0.185     9.046    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22_n_0
    SLICE_X55Y258        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.144 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_2/O
                         net (fo=4, routed)           0.214     9.358    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/min_re[0]
    SLICE_X55Y263        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     9.537 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25/O
                         net (fo=1, routed)           0.065     9.602    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25_n_0
    SLICE_X55Y263        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     9.779 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_10/O
                         net (fo=7, routed)           0.224    10.003    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt_reg[7][4]_0
    SLICE_X55Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100    10.103 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15/O
                         net (fo=1, routed)           0.053    10.156    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15_n_0
    SLICE_X55Y265        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114    10.270 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4/O
                         net (fo=8, routed)           0.183    10.453    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4_n_0
    SLICE_X55Y266        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063    10.516 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[5][4]_i_1/O
                         net (fo=5, routed)           0.234    10.750    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE_n_6
    SLICE_X56Y266        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.292    13.227    U_FFT_TOP/U_BF_0/U_CBFP_0/clk
    SLICE_X56Y266        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][2]/C
                         clock pessimism             -0.502    12.724    
                         clock uncertainty           -0.062    12.663    
    SLICE_X56Y266        FDPE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    12.619    U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][2]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 2.882ns (36.901%)  route 4.928ns (63.099%))
  Logic Levels:           26  (LUT5=8 LUT6=18)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 13.224 - 9.999 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.185ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.170ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.510     2.928    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/clk
    SLICE_X55Y315        FDCE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y315        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.024 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/Q
                         net (fo=3, routed)           0.309     3.333    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/w_mag_cnt_re[1]_353[1]
    SLICE_X57Y316        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     3.449 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130/O
                         net (fo=1, routed)           0.053     3.502    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130_n_0
    SLICE_X57Y316        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     3.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120/O
                         net (fo=5, routed)           0.204     3.819    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120_n_0
    SLICE_X56Y316        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     3.966 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14/O
                         net (fo=3, routed)           0.307     4.273    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14_n_0
    SLICE_X55Y308        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.371 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118/O
                         net (fo=1, routed)           0.067     4.438    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118_n_0
    SLICE_X55Y308        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     4.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107/O
                         net (fo=5, routed)           0.155     4.770    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107_n_0
    SLICE_X55Y308        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     4.833 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12/O
                         net (fo=3, routed)           0.418     5.251    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12_n_0
    SLICE_X53Y299        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.368 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105/O
                         net (fo=1, routed)           0.048     5.416    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105_n_0
    SLICE_X53Y299        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.514 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94/O
                         net (fo=5, routed)           0.076     5.590    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94_n_0
    SLICE_X53Y299        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.768 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10/O
                         net (fo=3, routed)           0.329     6.097    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10_n_0
    SLICE_X53Y288        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     6.160 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90/O
                         net (fo=1, routed)           0.109     6.269    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90_n_0
    SLICE_X53Y286        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     6.308 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77/O
                         net (fo=5, routed)           0.111     6.419    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77_n_0
    SLICE_X53Y286        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.519 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8/O
                         net (fo=3, routed)           0.364     6.883    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8_n_0
    SLICE_X52Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     6.983 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74/O
                         net (fo=1, routed)           0.056     7.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74_n_0
    SLICE_X52Y277        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.188 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61/O
                         net (fo=5, routed)           0.179     7.367    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61_n_0
    SLICE_X52Y276        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     7.480 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6/O
                         net (fo=3, routed)           0.438     7.918    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6_n_0
    SLICE_X53Y264        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     7.982 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59/O
                         net (fo=1, routed)           0.057     8.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59_n_0
    SLICE_X53Y264        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     8.154 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44/O
                         net (fo=5, routed)           0.188     8.342    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44_n_0
    SLICE_X53Y263        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.408 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4/O
                         net (fo=3, routed)           0.207     8.615    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4_n_0
    SLICE_X53Y258        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     8.715 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40/O
                         net (fo=1, routed)           0.107     8.822    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40_n_0
    SLICE_X53Y258        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.861 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22/O
                         net (fo=5, routed)           0.185     9.046    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22_n_0
    SLICE_X55Y258        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.144 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_2/O
                         net (fo=4, routed)           0.214     9.358    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/min_re[0]
    SLICE_X55Y263        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     9.537 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25/O
                         net (fo=1, routed)           0.065     9.602    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25_n_0
    SLICE_X55Y263        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     9.779 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_10/O
                         net (fo=7, routed)           0.224    10.003    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt_reg[7][4]_0
    SLICE_X55Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100    10.103 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15/O
                         net (fo=1, routed)           0.053    10.156    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15_n_0
    SLICE_X55Y265        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114    10.270 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4/O
                         net (fo=8, routed)           0.183    10.453    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4_n_0
    SLICE_X55Y266        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063    10.516 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[5][4]_i_1/O
                         net (fo=5, routed)           0.222    10.738    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE_n_6
    SLICE_X55Y267        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.289    13.224    U_FFT_TOP/U_BF_0/U_CBFP_0/clk
    SLICE_X55Y267        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][0]/C
                         clock pessimism             -0.502    12.721    
                         clock uncertainty           -0.062    12.660    
    SLICE_X55Y267        FDPE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    12.617    U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][0]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 2.882ns (36.883%)  route 4.932ns (63.117%))
  Logic Levels:           26  (LUT5=8 LUT6=18)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 13.229 - 9.999 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.185ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.170ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.510     2.928    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/clk
    SLICE_X55Y315        FDCE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y315        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.024 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/Q
                         net (fo=3, routed)           0.309     3.333    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/w_mag_cnt_re[1]_353[1]
    SLICE_X57Y316        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     3.449 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130/O
                         net (fo=1, routed)           0.053     3.502    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130_n_0
    SLICE_X57Y316        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     3.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120/O
                         net (fo=5, routed)           0.204     3.819    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120_n_0
    SLICE_X56Y316        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     3.966 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14/O
                         net (fo=3, routed)           0.307     4.273    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14_n_0
    SLICE_X55Y308        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.371 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118/O
                         net (fo=1, routed)           0.067     4.438    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118_n_0
    SLICE_X55Y308        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     4.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107/O
                         net (fo=5, routed)           0.155     4.770    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107_n_0
    SLICE_X55Y308        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     4.833 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12/O
                         net (fo=3, routed)           0.418     5.251    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12_n_0
    SLICE_X53Y299        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.368 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105/O
                         net (fo=1, routed)           0.048     5.416    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105_n_0
    SLICE_X53Y299        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.514 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94/O
                         net (fo=5, routed)           0.076     5.590    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94_n_0
    SLICE_X53Y299        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.768 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10/O
                         net (fo=3, routed)           0.329     6.097    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10_n_0
    SLICE_X53Y288        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     6.160 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90/O
                         net (fo=1, routed)           0.109     6.269    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90_n_0
    SLICE_X53Y286        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     6.308 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77/O
                         net (fo=5, routed)           0.111     6.419    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77_n_0
    SLICE_X53Y286        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.519 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8/O
                         net (fo=3, routed)           0.364     6.883    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8_n_0
    SLICE_X52Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     6.983 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74/O
                         net (fo=1, routed)           0.056     7.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74_n_0
    SLICE_X52Y277        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.188 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61/O
                         net (fo=5, routed)           0.179     7.367    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61_n_0
    SLICE_X52Y276        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     7.480 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6/O
                         net (fo=3, routed)           0.438     7.918    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6_n_0
    SLICE_X53Y264        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     7.982 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59/O
                         net (fo=1, routed)           0.057     8.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59_n_0
    SLICE_X53Y264        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     8.154 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44/O
                         net (fo=5, routed)           0.188     8.342    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44_n_0
    SLICE_X53Y263        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.408 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4/O
                         net (fo=3, routed)           0.207     8.615    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4_n_0
    SLICE_X53Y258        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     8.715 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40/O
                         net (fo=1, routed)           0.107     8.822    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40_n_0
    SLICE_X53Y258        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.861 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22/O
                         net (fo=5, routed)           0.185     9.046    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22_n_0
    SLICE_X55Y258        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.144 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_2/O
                         net (fo=4, routed)           0.214     9.358    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/min_re[0]
    SLICE_X55Y263        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     9.537 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25/O
                         net (fo=1, routed)           0.065     9.602    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25_n_0
    SLICE_X55Y263        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     9.779 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_10/O
                         net (fo=7, routed)           0.224    10.003    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt_reg[7][4]_0
    SLICE_X55Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100    10.103 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15/O
                         net (fo=1, routed)           0.053    10.156    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15_n_0
    SLICE_X55Y265        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114    10.270 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4/O
                         net (fo=8, routed)           0.183    10.453    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4_n_0
    SLICE_X55Y266        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063    10.516 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[5][4]_i_1/O
                         net (fo=5, routed)           0.226    10.742    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE_n_6
    SLICE_X55Y264        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.294    13.229    U_FFT_TOP/U_BF_0/U_CBFP_0/clk
    SLICE_X55Y264        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][3]/C
                         clock pessimism             -0.502    12.726    
                         clock uncertainty           -0.062    12.665    
    SLICE_X55Y264        FDPE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    12.623    U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][3]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 2.882ns (36.883%)  route 4.932ns (63.117%))
  Logic Levels:           26  (LUT5=8 LUT6=18)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 13.229 - 9.999 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.185ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.170ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.510     2.928    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/clk
    SLICE_X55Y315        FDCE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y315        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.024 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/Q
                         net (fo=3, routed)           0.309     3.333    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/w_mag_cnt_re[1]_353[1]
    SLICE_X57Y316        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     3.449 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130/O
                         net (fo=1, routed)           0.053     3.502    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130_n_0
    SLICE_X57Y316        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     3.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120/O
                         net (fo=5, routed)           0.204     3.819    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120_n_0
    SLICE_X56Y316        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     3.966 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14/O
                         net (fo=3, routed)           0.307     4.273    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14_n_0
    SLICE_X55Y308        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.371 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118/O
                         net (fo=1, routed)           0.067     4.438    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118_n_0
    SLICE_X55Y308        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     4.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107/O
                         net (fo=5, routed)           0.155     4.770    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107_n_0
    SLICE_X55Y308        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     4.833 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12/O
                         net (fo=3, routed)           0.418     5.251    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12_n_0
    SLICE_X53Y299        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.368 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105/O
                         net (fo=1, routed)           0.048     5.416    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105_n_0
    SLICE_X53Y299        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.514 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94/O
                         net (fo=5, routed)           0.076     5.590    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94_n_0
    SLICE_X53Y299        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.768 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10/O
                         net (fo=3, routed)           0.329     6.097    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10_n_0
    SLICE_X53Y288        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     6.160 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90/O
                         net (fo=1, routed)           0.109     6.269    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90_n_0
    SLICE_X53Y286        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     6.308 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77/O
                         net (fo=5, routed)           0.111     6.419    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77_n_0
    SLICE_X53Y286        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.519 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8/O
                         net (fo=3, routed)           0.364     6.883    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8_n_0
    SLICE_X52Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     6.983 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74/O
                         net (fo=1, routed)           0.056     7.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74_n_0
    SLICE_X52Y277        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.188 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61/O
                         net (fo=5, routed)           0.179     7.367    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61_n_0
    SLICE_X52Y276        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     7.480 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6/O
                         net (fo=3, routed)           0.438     7.918    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6_n_0
    SLICE_X53Y264        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     7.982 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59/O
                         net (fo=1, routed)           0.057     8.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59_n_0
    SLICE_X53Y264        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     8.154 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44/O
                         net (fo=5, routed)           0.188     8.342    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44_n_0
    SLICE_X53Y263        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.408 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4/O
                         net (fo=3, routed)           0.207     8.615    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4_n_0
    SLICE_X53Y258        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     8.715 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40/O
                         net (fo=1, routed)           0.107     8.822    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40_n_0
    SLICE_X53Y258        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.861 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22/O
                         net (fo=5, routed)           0.185     9.046    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22_n_0
    SLICE_X55Y258        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.144 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_2/O
                         net (fo=4, routed)           0.214     9.358    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/min_re[0]
    SLICE_X55Y263        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     9.537 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25/O
                         net (fo=1, routed)           0.065     9.602    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25_n_0
    SLICE_X55Y263        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     9.779 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_10/O
                         net (fo=7, routed)           0.224    10.003    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt_reg[7][4]_0
    SLICE_X55Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100    10.103 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15/O
                         net (fo=1, routed)           0.053    10.156    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_15_n_0
    SLICE_X55Y265        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114    10.270 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4/O
                         net (fo=8, routed)           0.183    10.453    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_4_n_0
    SLICE_X55Y266        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063    10.516 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[5][4]_i_1/O
                         net (fo=5, routed)           0.226    10.742    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE_n_6
    SLICE_X55Y264        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.294    13.229    U_FFT_TOP/U_BF_0/U_CBFP_0/clk
    SLICE_X55Y264        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][4]/C
                         clock pessimism             -0.502    12.726    
                         clock uncertainty           -0.062    12.665    
    SLICE_X55Y264        FDPE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    12.623    U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[5][4]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[7][0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 2.965ns (38.013%)  route 4.835ns (61.987%))
  Logic Levels:           26  (LUT2=1 LUT5=8 LUT6=17)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 13.220 - 9.999 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.185ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.170ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.510     2.928    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/clk
    SLICE_X55Y315        FDCE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y315        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.024 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/Q
                         net (fo=3, routed)           0.309     3.333    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/w_mag_cnt_re[1]_353[1]
    SLICE_X57Y316        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     3.449 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130/O
                         net (fo=1, routed)           0.053     3.502    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130_n_0
    SLICE_X57Y316        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     3.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120/O
                         net (fo=5, routed)           0.204     3.819    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120_n_0
    SLICE_X56Y316        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     3.966 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14/O
                         net (fo=3, routed)           0.307     4.273    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14_n_0
    SLICE_X55Y308        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.371 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118/O
                         net (fo=1, routed)           0.067     4.438    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118_n_0
    SLICE_X55Y308        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     4.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107/O
                         net (fo=5, routed)           0.155     4.770    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107_n_0
    SLICE_X55Y308        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     4.833 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12/O
                         net (fo=3, routed)           0.418     5.251    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12_n_0
    SLICE_X53Y299        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.368 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105/O
                         net (fo=1, routed)           0.048     5.416    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105_n_0
    SLICE_X53Y299        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.514 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94/O
                         net (fo=5, routed)           0.076     5.590    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94_n_0
    SLICE_X53Y299        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.768 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10/O
                         net (fo=3, routed)           0.329     6.097    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10_n_0
    SLICE_X53Y288        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     6.160 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90/O
                         net (fo=1, routed)           0.109     6.269    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90_n_0
    SLICE_X53Y286        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     6.308 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77/O
                         net (fo=5, routed)           0.111     6.419    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77_n_0
    SLICE_X53Y286        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.519 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8/O
                         net (fo=3, routed)           0.364     6.883    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8_n_0
    SLICE_X52Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     6.983 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74/O
                         net (fo=1, routed)           0.056     7.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74_n_0
    SLICE_X52Y277        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.188 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61/O
                         net (fo=5, routed)           0.179     7.367    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61_n_0
    SLICE_X52Y276        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     7.480 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6/O
                         net (fo=3, routed)           0.438     7.918    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6_n_0
    SLICE_X53Y264        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     7.982 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59/O
                         net (fo=1, routed)           0.057     8.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59_n_0
    SLICE_X53Y264        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     8.154 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44/O
                         net (fo=5, routed)           0.188     8.342    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44_n_0
    SLICE_X53Y263        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.408 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4/O
                         net (fo=3, routed)           0.207     8.615    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4_n_0
    SLICE_X53Y258        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     8.715 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40/O
                         net (fo=1, routed)           0.107     8.822    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40_n_0
    SLICE_X53Y258        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.861 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22/O
                         net (fo=5, routed)           0.185     9.046    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22_n_0
    SLICE_X55Y258        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.144 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_2/O
                         net (fo=4, routed)           0.214     9.358    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/min_re[0]
    SLICE_X55Y263        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     9.537 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25/O
                         net (fo=1, routed)           0.065     9.602    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25_n_0
    SLICE_X55Y263        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     9.779 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_10/O
                         net (fo=7, routed)           0.065     9.844    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt_reg[7][4]_0
    SLICE_X55Y263        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     9.958 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][3]_i_1/O
                         net (fo=9, routed)           0.141    10.099    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/D[3]
    SLICE_X55Y264        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148    10.247 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_5/O
                         net (fo=8, routed)           0.175    10.422    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_5_n_0
    SLICE_X55Y266        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098    10.520 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[7][4]_i_1/O
                         net (fo=5, routed)           0.208    10.728    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE_n_5
    SLICE_X55Y267        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.285    13.220    U_FFT_TOP/U_BF_0/U_CBFP_0/clk
    SLICE_X55Y267        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[7][0]/C
                         clock pessimism             -0.502    12.717    
                         clock uncertainty           -0.062    12.656    
    SLICE_X55Y267        FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    12.614    U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[7][0]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[7][2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 2.965ns (38.013%)  route 4.835ns (61.987%))
  Logic Levels:           26  (LUT2=1 LUT5=8 LUT6=17)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 13.220 - 9.999 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.185ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.170ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.510     2.928    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/clk
    SLICE_X55Y315        FDCE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y315        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.024 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/Q
                         net (fo=3, routed)           0.309     3.333    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/w_mag_cnt_re[1]_353[1]
    SLICE_X57Y316        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     3.449 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130/O
                         net (fo=1, routed)           0.053     3.502    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130_n_0
    SLICE_X57Y316        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     3.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120/O
                         net (fo=5, routed)           0.204     3.819    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120_n_0
    SLICE_X56Y316        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     3.966 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14/O
                         net (fo=3, routed)           0.307     4.273    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14_n_0
    SLICE_X55Y308        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.371 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118/O
                         net (fo=1, routed)           0.067     4.438    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118_n_0
    SLICE_X55Y308        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     4.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107/O
                         net (fo=5, routed)           0.155     4.770    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107_n_0
    SLICE_X55Y308        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     4.833 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12/O
                         net (fo=3, routed)           0.418     5.251    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12_n_0
    SLICE_X53Y299        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.368 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105/O
                         net (fo=1, routed)           0.048     5.416    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105_n_0
    SLICE_X53Y299        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.514 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94/O
                         net (fo=5, routed)           0.076     5.590    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94_n_0
    SLICE_X53Y299        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.768 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10/O
                         net (fo=3, routed)           0.329     6.097    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10_n_0
    SLICE_X53Y288        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     6.160 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90/O
                         net (fo=1, routed)           0.109     6.269    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90_n_0
    SLICE_X53Y286        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     6.308 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77/O
                         net (fo=5, routed)           0.111     6.419    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77_n_0
    SLICE_X53Y286        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.519 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8/O
                         net (fo=3, routed)           0.364     6.883    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8_n_0
    SLICE_X52Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     6.983 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74/O
                         net (fo=1, routed)           0.056     7.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74_n_0
    SLICE_X52Y277        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.188 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61/O
                         net (fo=5, routed)           0.179     7.367    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61_n_0
    SLICE_X52Y276        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     7.480 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6/O
                         net (fo=3, routed)           0.438     7.918    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6_n_0
    SLICE_X53Y264        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     7.982 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59/O
                         net (fo=1, routed)           0.057     8.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59_n_0
    SLICE_X53Y264        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     8.154 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44/O
                         net (fo=5, routed)           0.188     8.342    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44_n_0
    SLICE_X53Y263        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.408 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4/O
                         net (fo=3, routed)           0.207     8.615    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4_n_0
    SLICE_X53Y258        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     8.715 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40/O
                         net (fo=1, routed)           0.107     8.822    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40_n_0
    SLICE_X53Y258        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.861 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22/O
                         net (fo=5, routed)           0.185     9.046    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22_n_0
    SLICE_X55Y258        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.144 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_2/O
                         net (fo=4, routed)           0.214     9.358    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/min_re[0]
    SLICE_X55Y263        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     9.537 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25/O
                         net (fo=1, routed)           0.065     9.602    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25_n_0
    SLICE_X55Y263        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     9.779 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_10/O
                         net (fo=7, routed)           0.065     9.844    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt_reg[7][4]_0
    SLICE_X55Y263        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     9.958 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][3]_i_1/O
                         net (fo=9, routed)           0.141    10.099    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/D[3]
    SLICE_X55Y264        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148    10.247 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_5/O
                         net (fo=8, routed)           0.175    10.422    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_5_n_0
    SLICE_X55Y266        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098    10.520 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[7][4]_i_1/O
                         net (fo=5, routed)           0.208    10.728    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE_n_5
    SLICE_X55Y267        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.285    13.220    U_FFT_TOP/U_BF_0/U_CBFP_0/clk
    SLICE_X55Y267        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[7][2]/C
                         clock pessimism             -0.502    12.717    
                         clock uncertainty           -0.062    12.656    
    SLICE_X55Y267        FDPE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    12.614    U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[7][2]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[7][4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 2.965ns (38.013%)  route 4.835ns (61.987%))
  Logic Levels:           26  (LUT2=1 LUT5=8 LUT6=17)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 13.220 - 9.999 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.185ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.170ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.510     2.928    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/clk
    SLICE_X55Y315        FDCE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y315        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.024 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/o_cnt_reg[1][1]/Q
                         net (fo=3, routed)           0.309     3.333    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/w_mag_cnt_re[1]_353[1]
    SLICE_X57Y316        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     3.449 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130/O
                         net (fo=1, routed)           0.053     3.502    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_130_n_0
    SLICE_X57Y316        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     3.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120/O
                         net (fo=5, routed)           0.204     3.819    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_120_n_0
    SLICE_X56Y316        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     3.966 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14/O
                         net (fo=3, routed)           0.307     4.273    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_14_n_0
    SLICE_X55Y308        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.371 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118/O
                         net (fo=1, routed)           0.067     4.438    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_118_n_0
    SLICE_X55Y308        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     4.615 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107/O
                         net (fo=5, routed)           0.155     4.770    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_107_n_0
    SLICE_X55Y308        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     4.833 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12/O
                         net (fo=3, routed)           0.418     5.251    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][1]_i_12_n_0
    SLICE_X53Y299        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.368 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105/O
                         net (fo=1, routed)           0.048     5.416    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_105_n_0
    SLICE_X53Y299        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.514 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94/O
                         net (fo=5, routed)           0.076     5.590    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_94_n_0
    SLICE_X53Y299        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.768 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10/O
                         net (fo=3, routed)           0.329     6.097    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_10_n_0
    SLICE_X53Y288        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     6.160 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90/O
                         net (fo=1, routed)           0.109     6.269    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_90_n_0
    SLICE_X53Y286        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     6.308 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77/O
                         net (fo=5, routed)           0.111     6.419    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_77_n_0
    SLICE_X53Y286        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.519 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8/O
                         net (fo=3, routed)           0.364     6.883    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_8_n_0
    SLICE_X52Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     6.983 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74/O
                         net (fo=1, routed)           0.056     7.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_74_n_0
    SLICE_X52Y277        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.188 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61/O
                         net (fo=5, routed)           0.179     7.367    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_61_n_0
    SLICE_X52Y276        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     7.480 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6/O
                         net (fo=3, routed)           0.438     7.918    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_6_n_0
    SLICE_X53Y264        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     7.982 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59/O
                         net (fo=1, routed)           0.057     8.039    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_59_n_0
    SLICE_X53Y264        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     8.154 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44/O
                         net (fo=5, routed)           0.188     8.342    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_44_n_0
    SLICE_X53Y263        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.408 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4/O
                         net (fo=3, routed)           0.207     8.615    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][2]_i_4_n_0
    SLICE_X53Y258        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     8.715 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40/O
                         net (fo=1, routed)           0.107     8.822    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_40_n_0
    SLICE_X53Y258        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.861 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22/O
                         net (fo=5, routed)           0.185     9.046    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_22_n_0
    SLICE_X55Y258        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.144 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][0]_i_2/O
                         net (fo=4, routed)           0.214     9.358    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/min_re[0]
    SLICE_X55Y263        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     9.537 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25/O
                         net (fo=1, routed)           0.065     9.602    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_25_n_0
    SLICE_X55Y263        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     9.779 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_IM/com_min_cnt[0][4]_i_10/O
                         net (fo=7, routed)           0.065     9.844    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt_reg[7][4]_0
    SLICE_X55Y263        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     9.958 f  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][3]_i_1/O
                         net (fo=9, routed)           0.141    10.099    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/D[3]
    SLICE_X55Y264        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148    10.247 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_5/O
                         net (fo=8, routed)           0.175    10.422    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[0][4]_i_5_n_0
    SLICE_X55Y266        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098    10.520 r  U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE/com_min_cnt[7][4]_i_1/O
                         net (fo=5, routed)           0.208    10.728    U_FFT_TOP/U_BF_0/U_CBFP_0/U_MAG_RE_n_5
    SLICE_X55Y267        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.285    13.220    U_FFT_TOP/U_BF_0/U_CBFP_0/clk
    SLICE_X55Y267        FDPE                                         r  U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[7][4]/C
                         clock pessimism             -0.502    12.717    
                         clock uncertainty           -0.062    12.656    
    SLICE_X55Y267        FDPE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042    12.614    U_FFT_TOP/U_BF_0/U_CBFP_0/com_min_cnt_reg[7][4]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  1.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 U_VIO/inst/PROBE_IN_INST/data_int_sync2_reg[223]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_VIO/inst/PROBE_IN_INST/dn_activity_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.098ns (51.309%)  route 0.093ns (48.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Net Delay (Source):      1.122ns (routing 0.170ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.185ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.122     3.058    U_VIO/inst/PROBE_IN_INST/out
    SLICE_X88Y209        FDRE                                         r  U_VIO/inst/PROBE_IN_INST/data_int_sync2_reg[223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y209        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     3.129 r  U_VIO/inst/PROBE_IN_INST/data_int_sync2_reg[223]/Q
                         net (fo=3, routed)           0.068     3.197    U_VIO/inst/PROBE_IN_INST/data_int_sync2[223]
    SLICE_X87Y209        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.027     3.224 r  U_VIO/inst/PROBE_IN_INST/dn_activity[223]_i_1/O
                         net (fo=1, routed)           0.025     3.249    U_VIO/inst/PROBE_IN_INST/dn_activity1667_out
    SLICE_X87Y209        FDRE                                         r  U_VIO/inst/PROBE_IN_INST/dn_activity_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.309     2.727    U_VIO/inst/PROBE_IN_INST/out
    SLICE_X87Y209        FDRE                                         r  U_VIO/inst/PROBE_IN_INST/dn_activity_reg[223]/C
                         clock pessimism              0.449     3.176    
    SLICE_X87Y209        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     3.229    U_VIO/inst/PROBE_IN_INST/dn_activity_reg[223]
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 U_FFT_TOP/U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg[11][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_VIO/inst/PROBE_IN_INST/probe_in_reg_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.069ns (40.351%)  route 0.102ns (59.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.185ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.140     3.076    U_FFT_TOP/U_BF_2/U_BF_2_2/U_REORDER_RE/clk
    SLICE_X71Y186        FDCE                                         r  U_FFT_TOP/U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y186        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     3.145 r  U_FFT_TOP/U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg[11][7]/Q
                         net (fo=1, routed)           0.102     3.247    U_VIO/inst/PROBE_IN_INST/D[151]
    SLICE_X73Y186        FDRE                                         r  U_VIO/inst/PROBE_IN_INST/probe_in_reg_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.306     2.724    U_VIO/inst/PROBE_IN_INST/clk
    SLICE_X73Y186        FDRE                                         r  U_VIO/inst/PROBE_IN_INST/probe_in_reg_reg[151]/C
                         clock pessimism              0.449     3.174    
    SLICE_X73Y186        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     3.227    U_VIO/inst/PROBE_IN_INST/probe_in_reg_reg[151]
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 U_FFT_TOP/U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg[15][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_VIO/inst/PROBE_IN_INST/probe_in_reg_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.070ns (34.826%)  route 0.131ns (65.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Net Delay (Source):      1.131ns (routing 0.170ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.185ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.131     3.067    U_FFT_TOP/U_BF_2/U_BF_2_2/U_REORDER_RE/clk
    SLICE_X72Y181        FDCE                                         r  U_FFT_TOP/U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y181        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     3.137 r  U_FFT_TOP/U_BF_2/U_BF_2_2/U_REORDER_RE/final_dout_reg[15][6]/Q
                         net (fo=1, routed)           0.131     3.268    U_VIO/inst/PROBE_IN_INST/D[202]
    SLICE_X75Y181        FDRE                                         r  U_VIO/inst/PROBE_IN_INST/probe_in_reg_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.326     2.744    U_VIO/inst/PROBE_IN_INST/clk
    SLICE_X75Y181        FDRE                                         r  U_VIO/inst/PROBE_IN_INST/probe_in_reg_reg[202]/C
                         clock pessimism              0.449     3.194    
    SLICE_X75Y181        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     3.247    U_VIO/inst/PROBE_IN_INST/probe_in_reg_reg[202]
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 U_FFT_TOP/U_BF_2/U_BF_2_2/U_INDEX1_FIFO/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_2/U_BF_2_2/U_INDEX1_FIFO/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.099ns (48.058%)  route 0.107ns (51.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.176ns (routing 0.170ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.185ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.176     3.112    U_FFT_TOP/U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk
    SLICE_X85Y258        FDCE                                         r  U_FFT_TOP/U_BF_2/U_BF_2_2/U_INDEX1_FIFO/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y258        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.182 r  U_FFT_TOP/U_BF_2/U_BF_2_2/U_INDEX1_FIFO/count_reg[5]/Q
                         net (fo=10, routed)          0.073     3.255    U_FFT_TOP/U_BF_2/U_BF_2_2/U_INDEX1_FIFO/count_reg_n_0_[5]
    SLICE_X86Y258        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.029     3.284 r  U_FFT_TOP/U_BF_2/U_BF_2_2/U_INDEX1_FIFO/count[7]_i_1/O
                         net (fo=1, routed)           0.034     3.318    U_FFT_TOP/U_BF_2/U_BF_2_2/U_INDEX1_FIFO/p_0_in_0[7]
    SLICE_X86Y258        FDCE                                         r  U_FFT_TOP/U_BF_2/U_BF_2_2/U_INDEX1_FIFO/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.371     2.789    U_FFT_TOP/U_BF_2/U_BF_2_2/U_INDEX1_FIFO/clk
    SLICE_X86Y258        FDCE                                         r  U_FFT_TOP/U_BF_2/U_BF_2_2/U_INDEX1_FIFO/count_reg[7]/C
                         clock pessimism              0.445     3.235    
    SLICE_X86Y258        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.053     3.288    U_FFT_TOP/U_BF_2/U_BF_2_2/U_INDEX1_FIFO/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_REG_IM_1_0/shift_din_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_REG_IM_1_0/s_dout_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.108ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.755     1.748    U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_REG_IM_1_0/clk
    SLICE_X60Y314        FDCE                                         r  U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_REG_IM_1_0/shift_din_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y314        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.787 r  U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_REG_IM_1_0/shift_din_reg[1][10]/Q
                         net (fo=1, routed)           0.067     1.854    U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_REG_IM_1_0/shift_din_reg[1]_130[10]
    SLICE_X60Y313        FDCE                                         r  U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_REG_IM_1_0/s_dout_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.872     1.504    U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_REG_IM_1_0/clk
    SLICE_X60Y313        FDCE                                         r  U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_REG_IM_1_0/s_dout_reg[1][10]/C
                         clock pessimism              0.273     1.777    
    SLICE_X60Y313        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.823    U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_REG_IM_1_0/s_dout_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 U_FFT_TOP/U_BF_1/U_BF_1_2/U_ADD_SUB_1_2/add_sub_re_reg[8][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_1/U_BF_1_2/U_TWM_1_2/d_din_re_reg[8][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Net Delay (Source):      0.683ns (routing 0.096ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.683     1.676    U_FFT_TOP/U_BF_1/U_BF_1_2/U_ADD_SUB_1_2/clk
    SLICE_X67Y289        FDCE                                         r  U_FFT_TOP/U_BF_1/U_BF_1_2/U_ADD_SUB_1_2/add_sub_re_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y289        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.713 r  U_FFT_TOP/U_BF_1/U_BF_1_2/U_ADD_SUB_1_2/add_sub_re_reg[8][5]/Q
                         net (fo=1, routed)           0.055     1.768    U_FFT_TOP/U_BF_1/U_BF_1_2/U_TWM_1_2/d_din_re_reg[8][14]_0[5]
    SLICE_X68Y289        FDCE                                         r  U_FFT_TOP/U_BF_1/U_BF_1_2/U_TWM_1_2/d_din_re_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.781     1.413    U_FFT_TOP/U_BF_1/U_BF_1_2/U_TWM_1_2/clk
    SLICE_X68Y289        FDCE                                         r  U_FFT_TOP/U_BF_1/U_BF_1_2/U_TWM_1_2/d_din_re_reg[8][5]/C
                         clock pessimism              0.277     1.690    
    SLICE_X68Y289        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.737    U_FFT_TOP/U_BF_1/U_BF_1_2/U_TWM_1_2/d_din_re_reg[8][5]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/shift_din_reg[12][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/s_dout_reg[12][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.040ns (42.553%)  route 0.054ns (57.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      0.758ns (routing 0.096ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.108ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.758     1.751    U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/clk
    SLICE_X59Y275        FDCE                                         r  U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/shift_din_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y275        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.791 r  U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/shift_din_reg[12][1]/Q
                         net (fo=1, routed)           0.054     1.845    U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/shift_din_reg[12]_216[1]
    SLICE_X60Y275        FDCE                                         r  U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/s_dout_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.865     1.497    U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/clk
    SLICE_X60Y275        FDCE                                         r  U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/s_dout_reg[12][1]/C
                         clock pessimism              0.270     1.767    
    SLICE_X60Y275        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.814    U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/s_dout_reg[12][1]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/shift_din_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/s_dout_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      0.768ns (routing 0.096ns, distribution 0.672ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.108ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.768     1.761    U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/clk
    SLICE_X58Y283        FDCE                                         r  U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/shift_din_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y283        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.800 r  U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/shift_din_reg[7][0]/Q
                         net (fo=1, routed)           0.058     1.858    U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/shift_din_reg[7]_206[0]
    SLICE_X58Y282        FDCE                                         r  U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/s_dout_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.872     1.504    U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/clk
    SLICE_X58Y282        FDCE                                         r  U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/s_dout_reg[7][0]/C
                         clock pessimism              0.275     1.779    
    SLICE_X58Y282        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.826    U_FFT_TOP/U_BF_1/U_BF_1_0/U_SHIFT_SAVE_IM_1_0/s_dout_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_VIO/inst/PROBE_IN_INST/data_int_sync2_reg[413]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_VIO/inst/PROBE_IN_INST/dn_activity_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.054ns (41.860%)  route 0.075ns (58.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Net Delay (Source):      0.671ns (routing 0.096ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.671     1.664    U_VIO/inst/PROBE_IN_INST/out
    SLICE_X81Y209        FDRE                                         r  U_VIO/inst/PROBE_IN_INST/data_int_sync2_reg[413]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y209        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.704 r  U_VIO/inst/PROBE_IN_INST/data_int_sync2_reg[413]/Q
                         net (fo=3, routed)           0.058     1.762    U_VIO/inst/PROBE_IN_INST/data_int_sync2[413]
    SLICE_X80Y209        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     1.776 r  U_VIO/inst/PROBE_IN_INST/dn_activity[413]_i_1/O
                         net (fo=1, routed)           0.017     1.793    U_VIO/inst/PROBE_IN_INST/dn_activity11237_out
    SLICE_X80Y209        FDRE                                         r  U_VIO/inst/PROBE_IN_INST/dn_activity_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.767     1.399    U_VIO/inst/PROBE_IN_INST/out
    SLICE_X80Y209        FDRE                                         r  U_VIO/inst/PROBE_IN_INST/dn_activity_reg[413]/C
                         clock pessimism              0.316     1.715    
    SLICE_X80Y209        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.761    U_VIO/inst/PROBE_IN_INST/dn_activity_reg[413]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 U_FFT_TOP/U_BF_2/U_BF_2_1/U_ADD_2_0/add_sub_re_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/U_BF_2/U_BF_2_1/U_FAC8_1_2_1/reg_dout_re_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.797ns (routing 0.108ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.702     1.695    U_FFT_TOP/U_BF_2/U_BF_2_1/U_ADD_2_0/clk
    SLICE_X80Y258        FDCE                                         r  U_FFT_TOP/U_BF_2/U_BF_2_1/U_ADD_2_0/add_sub_re_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y258        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.734 r  U_FFT_TOP/U_BF_2/U_BF_2_1/U_ADD_2_0/add_sub_re_reg[1][5]/Q
                         net (fo=1, routed)           0.057     1.791    U_FFT_TOP/U_BF_2/U_BF_2_1/U_FAC8_1_2_1/reg_dout_re_reg[1][14]_0[5]
    SLICE_X80Y257        FDCE                                         r  U_FFT_TOP/U_BF_2/U_BF_2_1/U_FAC8_1_2_1/reg_dout_re_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.797     1.429    U_FFT_TOP/U_BF_2/U_BF_2_1/U_FAC8_1_2_1/clk
    SLICE_X80Y257        FDCE                                         r  U_FFT_TOP/U_BF_2/U_BF_2_1/U_FAC8_1_2_1/reg_dout_re_reg[1][5]/C
                         clock pessimism              0.282     1.711    
    SLICE_X80Y257        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.758    U_FFT_TOP/U_BF_2/U_BF_2_1/U_FAC8_1_2_1/reg_dout_re_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         9.999       8.500      BUFGCE_X1Y83   U_CLK_WIZ/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         9.999       8.749      MMCM_X1Y3      U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X41Y300  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][0]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X42Y332  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][1]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X42Y332  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][2]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X42Y331  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][3]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X42Y331  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][4]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X42Y331  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][5]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X41Y325  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][6]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X42Y335  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][7]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X42Y320  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[210][1]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X42Y320  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[210][6]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X37Y247  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[222][0]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X37Y247  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[222][1]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X37Y247  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[222][2]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X37Y247  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[222][4]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X37Y247  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[222][5]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X37Y247  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[222][6]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X37Y247  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[222][8]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X46Y269  U_FFT_TOP/U_BF_0/U_BF_0_1/U_SHIFT_REG_IM_0_1/shift_din_reg[89][4]_srl6_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X42Y332  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][1]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X42Y332  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][2]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X42Y331  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][3]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X42Y331  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][4]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X42Y331  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][5]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X42Y331  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[208][8]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X41Y316  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[211][0]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X41Y316  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[211][1]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X41Y316  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[211][2]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X41Y316  U_FFT_TOP/U_BF_0/U_BF_0_0/U_SHIFT_REG_RE_0_0/shift_din_reg[211][3]_srl14_U_BF_0_U_BF_0_0_U_SHIFT_REG_RE_0_0_shift_din_reg_c_12/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.374ns (15.474%)  route 2.043ns (84.526%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -6.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.419ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.974ns (routing 0.001ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.117     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.974     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y165       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y165       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     6.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.208     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X100Y166       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     6.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.632     7.470    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X98Y166        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     7.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.627     8.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X101Y164       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     8.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.576     8.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 15.929    

Slack (MET) :             19.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.316ns  (logic 5.494ns (75.096%)  route 1.822ns (24.904%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 51.987 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.738ns (routing 0.001ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.702    30.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y166       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    30.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.698    31.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y166        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147    31.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.103    31.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y166        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    31.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.319    32.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.738    51.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    51.987    
                         clock uncertainty           -0.235    51.752    
    SLICE_X88Y167        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072    51.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         51.680    
                         arrival time                         -32.316    
  -------------------------------------------------------------------
                         slack                                 19.364    

Slack (MET) :             19.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.316ns  (logic 5.494ns (75.096%)  route 1.822ns (24.904%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 51.987 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.738ns (routing 0.001ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.702    30.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y166       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    30.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.698    31.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y166        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147    31.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.103    31.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y166        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    31.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.319    32.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.738    51.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    51.987    
                         clock uncertainty           -0.235    51.752    
    SLICE_X88Y167        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072    51.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         51.680    
                         arrival time                         -32.316    
  -------------------------------------------------------------------
                         slack                                 19.364    

Slack (MET) :             19.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.316ns  (logic 5.494ns (75.096%)  route 1.822ns (24.904%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 51.987 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.738ns (routing 0.001ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.702    30.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y166       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    30.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.698    31.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y166        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147    31.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.103    31.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y166        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    31.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.319    32.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.738    51.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    51.987    
                         clock uncertainty           -0.235    51.752    
    SLICE_X88Y167        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.072    51.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         51.680    
                         arrival time                         -32.316    
  -------------------------------------------------------------------
                         slack                                 19.364    

Slack (MET) :             19.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.316ns  (logic 5.494ns (75.096%)  route 1.822ns (24.904%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 51.987 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.738ns (routing 0.001ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.702    30.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y166       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    30.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.698    31.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y166        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147    31.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.103    31.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y166        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    31.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.319    32.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.738    51.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    51.987    
                         clock uncertainty           -0.235    51.752    
    SLICE_X88Y167        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072    51.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         51.680    
                         arrival time                         -32.316    
  -------------------------------------------------------------------
                         slack                                 19.364    

Slack (MET) :             19.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.316ns  (logic 5.494ns (75.096%)  route 1.822ns (24.904%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 51.987 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.738ns (routing 0.001ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.702    30.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y166       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    30.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.698    31.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y166        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147    31.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.103    31.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y166        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    31.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.319    32.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.738    51.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    51.987    
                         clock uncertainty           -0.235    51.752    
    SLICE_X88Y167        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.072    51.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         51.680    
                         arrival time                         -32.316    
  -------------------------------------------------------------------
                         slack                                 19.364    

Slack (MET) :             19.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.316ns  (logic 5.494ns (75.096%)  route 1.822ns (24.904%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 51.987 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.738ns (routing 0.001ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.702    30.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y166       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    30.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.698    31.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y166        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147    31.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.103    31.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y166        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    31.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.319    32.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.738    51.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    51.987    
                         clock uncertainty           -0.235    51.752    
    SLICE_X88Y167        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    51.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         51.680    
                         arrival time                         -32.316    
  -------------------------------------------------------------------
                         slack                                 19.364    

Slack (MET) :             19.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.255ns  (logic 5.418ns (74.680%)  route 1.837ns (25.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 51.990 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.741ns (routing 0.001ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.702    30.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y166       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    30.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.698    31.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y166        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169    31.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.437    32.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X87Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.741    51.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X87Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    51.990    
                         clock uncertainty           -0.235    51.755    
    SLICE_X87Y167        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    51.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         51.683    
                         arrival time                         -32.255    
  -------------------------------------------------------------------
                         slack                                 19.428    

Slack (MET) :             19.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.255ns  (logic 5.418ns (74.680%)  route 1.837ns (25.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 51.990 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.741ns (routing 0.001ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.702    30.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y166       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    30.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.698    31.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y166        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169    31.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.437    32.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X87Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.741    51.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X87Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    51.990    
                         clock uncertainty           -0.235    51.755    
    SLICE_X87Y167        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    51.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         51.683    
                         arrival time                         -32.255    
  -------------------------------------------------------------------
                         slack                                 19.428    

Slack (MET) :             19.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.255ns  (logic 5.418ns (74.680%)  route 1.837ns (25.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 51.990 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.741ns (routing 0.001ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.702    30.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y166       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    30.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.698    31.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y166        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169    31.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.437    32.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X87Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.741    51.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X87Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    51.990    
                         clock uncertainty           -0.235    51.755    
    SLICE_X87Y167        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    51.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         51.683    
                         arrival time                         -32.255    
  -------------------------------------------------------------------
                         slack                                 19.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.071ns (47.333%)  route 0.079ns (52.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.335ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    4.277ns
  Clock Net Delay (Source):      0.738ns (routing 0.001ns, distribution 0.737ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.001ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.738     1.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y170        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     2.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.079     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X83Y169        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.117     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.890     6.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X83Y169        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism             -4.277     2.058    
    SLICE_X83Y169        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.063     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.040ns (35.714%)  route 0.072ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    4.060ns
  Clock Net Delay (Source):      0.438ns (routing 0.000ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.521ns (routing 0.001ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.438     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y170        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.072     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X83Y169        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.521     5.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X83Y169        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -4.060     1.514    
    SLICE_X83Y169        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.042     1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.545ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    4.061ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.436     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X85Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y170        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.062     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X85Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.492     5.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X85Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.061     1.484    
    SLICE_X85Y171        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.613ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    4.077ns
  Clock Net Delay (Source):      0.495ns (routing 0.000ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.001ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.495     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/Q
                         net (fo=2, routed)           0.027     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]
    SLICE_X100Y163       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.560     5.613    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -4.077     1.536    
    SLICE_X100Y163       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.613ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    4.077ns
  Clock Net Delay (Source):      0.495ns (routing 0.000ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.001ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.495     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/Q
                         net (fo=2, routed)           0.027     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]
    SLICE_X100Y163       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.015     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.560     5.613    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -4.077     1.536    
    SLICE_X100Y163       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.591ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    4.077ns
  Clock Net Delay (Source):      0.473ns (routing 0.000ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.538ns (routing 0.001ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.473     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X90Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=4, routed)           0.027     1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X90Y166        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.016     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X90Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.538     5.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X90Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -4.077     1.514    
    SLICE_X90Y166        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    4.067ns
  Clock Net Delay (Source):      0.444ns (routing 0.000ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.001ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.444     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X87Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y175        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.070     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X87Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.510     5.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X87Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -4.067     1.496    
    SLICE_X87Y175        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.619ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    4.077ns
  Clock Net Delay (Source):      0.501ns (routing 0.000ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.566ns (routing 0.001ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.501     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y169       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y169       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/Q
                         net (fo=3, routed)           0.029     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]
    SLICE_X103Y169       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.015     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1_n_0
    SLICE_X103Y169       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.566     5.619    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y169       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                         clock pessimism             -4.077     1.542    
    SLICE_X103Y169       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.618ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    4.077ns
  Clock Net Delay (Source):      0.500ns (routing 0.000ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.565ns (routing 0.001ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.500     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y166       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y166       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/Q
                         net (fo=3, routed)           0.029     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[28]
    SLICE_X103Y166       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[28]_i_1/O
                         net (fo=1, routed)           0.016     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[28]_i_1_n_0
    SLICE_X103Y166       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.565     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y166       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/C
                         clock pessimism             -4.077     1.541    
    SLICE_X103Y166       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.054ns (50.000%)  route 0.054ns (50.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    4.065ns
  Clock Net Delay (Source):      0.485ns (routing 0.000ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.546ns (routing 0.001ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.485     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X98Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=33, routed)          0.039     1.598    dbg_hub/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X98Y167        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[8]_i_1/O
                         net (fo=1, routed)           0.015     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[8]
    SLICE_X98Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.546     5.599    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X98Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/C
                         clock pessimism             -4.065     1.534    
    SLICE_X98Y167        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X1Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X83Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.573ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.454ns  (logic 0.098ns (21.586%)  route 0.356ns (78.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X80Y165        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.356     0.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X80Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X80Y165        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                 49.573    

Slack (MET) :             49.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.439ns  (logic 0.096ns (21.868%)  route 0.343ns (78.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X87Y173        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.343     0.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X86Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X86Y171        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 49.588    

Slack (MET) :             49.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.424ns  (logic 0.093ns (21.934%)  route 0.331ns (78.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X81Y163        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.331     0.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X81Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X81Y163        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                 49.603    

Slack (MET) :             49.623ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.404ns  (logic 0.097ns (24.010%)  route 0.307ns (75.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y174                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X87Y174        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.307     0.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X86Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X86Y171        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 49.623    

Slack (MET) :             49.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.329ns  (logic 0.096ns (29.179%)  route 0.233ns (70.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X81Y163        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.233     0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X81Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X81Y163        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                 49.698    

Slack (MET) :             49.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.324ns  (logic 0.096ns (29.630%)  route 0.228ns (70.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X87Y173        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.228     0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X87Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X87Y173        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 49.703    

Slack (MET) :             49.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.319ns  (logic 0.096ns (30.094%)  route 0.223ns (69.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y174                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X87Y174        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.223     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X87Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X87Y171        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                 49.708    

Slack (MET) :             49.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.265ns  (logic 0.096ns (36.226%)  route 0.169ns (63.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X80Y165        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.169     0.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X80Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X80Y164        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                 49.762    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.466ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.560ns  (logic 0.098ns (17.500%)  route 0.462ns (82.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X87Y173        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.462     0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X87Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X87Y173        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             9.507ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.519ns  (logic 0.093ns (17.919%)  route 0.426ns (82.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X81Y164        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.426     0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X81Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X81Y164        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  9.507    

Slack (MET) :             9.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.482ns  (logic 0.097ns (20.124%)  route 0.385ns (79.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X80Y165        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.385     0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X80Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X80Y165        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  9.544    

Slack (MET) :             9.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.453ns  (logic 0.096ns (21.192%)  route 0.357ns (78.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y174                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X87Y174        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X87Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X87Y174        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  9.573    

Slack (MET) :             9.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.433ns  (logic 0.096ns (22.171%)  route 0.337ns (77.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X80Y164        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.337     0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X80Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X80Y164        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  9.593    

Slack (MET) :             9.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.386ns  (logic 0.096ns (24.870%)  route 0.290ns (75.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X80Y164        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.290     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X80Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X80Y164        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  9.640    

Slack (MET) :             9.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.322ns  (logic 0.096ns (29.814%)  route 0.226ns (70.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X87Y173        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.226     0.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X87Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X87Y173        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  9.704    

Slack (MET) :             9.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.321ns  (logic 0.096ns (29.907%)  route 0.225ns (70.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y174                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X87Y174        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.225     0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X87Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X87Y174        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  9.705    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.561ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.096ns (8.101%)  route 1.089ns (91.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 13.087 - 9.999 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.343ns (routing 0.185ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.170ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.343     2.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X85Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.089     3.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y169        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.152    13.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.446    12.641    
                         clock uncertainty           -0.062    12.579    
    SLICE_X86Y169        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    12.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  8.561    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.096ns (9.222%)  route 0.945ns (90.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.096ns = ( 13.095 - 9.999 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.343ns (routing 0.185ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.170ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.343     2.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X85Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.945     3.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.160    13.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.446    12.649    
                         clock uncertainty           -0.062    12.587    
    SLICE_X86Y166        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    12.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.096ns (9.240%)  route 0.943ns (90.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.096ns = ( 13.095 - 9.999 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.343ns (routing 0.185ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.170ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.343     2.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X85Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.943     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.160    13.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.446    12.649    
                         clock uncertainty           -0.062    12.587    
    SLICE_X86Y166        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    12.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.901ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.214ns (24.626%)  route 0.655ns (75.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 13.104 - 9.999 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.336ns (routing 0.185ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.170ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.336     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X88Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y170        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.270     3.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X88Y170        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     3.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.385     3.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X86Y172        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.169    13.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.446    12.658    
                         clock uncertainty           -0.062    12.596    
    SLICE_X86Y172        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.072    12.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  8.901    

Slack (MET) :             8.901ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.214ns (24.626%)  route 0.655ns (75.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 13.104 - 9.999 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.336ns (routing 0.185ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.170ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.336     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X88Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y170        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.270     3.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X88Y170        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     3.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.385     3.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X86Y172        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.169    13.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.446    12.658    
                         clock uncertainty           -0.062    12.596    
    SLICE_X86Y172        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072    12.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  8.901    

Slack (MET) :             8.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.096ns (11.470%)  route 0.741ns (88.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 13.100 - 9.999 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.343ns (routing 0.185ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.170ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.343     2.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X85Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.741     3.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X81Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.165    13.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X81Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.446    12.654    
                         clock uncertainty           -0.062    12.592    
    SLICE_X81Y168        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    12.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  8.922    

Slack (MET) :             8.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.096ns (11.470%)  route 0.741ns (88.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 13.100 - 9.999 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.343ns (routing 0.185ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.170ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.343     2.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X85Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.741     3.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X81Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.165    13.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X81Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.446    12.654    
                         clock uncertainty           -0.062    12.592    
    SLICE_X81Y168        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    12.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  8.922    

Slack (MET) :             8.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.096ns (11.470%)  route 0.741ns (88.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 13.100 - 9.999 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.343ns (routing 0.185ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.170ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.343     2.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X85Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.741     3.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X81Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.165    13.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X81Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.446    12.654    
                         clock uncertainty           -0.062    12.592    
    SLICE_X81Y168        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    12.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  8.922    

Slack (MET) :             8.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.096ns (11.497%)  route 0.739ns (88.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 13.100 - 9.999 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.343ns (routing 0.185ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.170ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.343     2.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X85Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.739     3.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X81Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.165    13.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X81Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.446    12.654    
                         clock uncertainty           -0.062    12.592    
    SLICE_X81Y168        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    12.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  8.924    

Slack (MET) :             8.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.096ns (11.707%)  route 0.724ns (88.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 13.091 - 9.999 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.343ns (routing 0.185ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.170ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.390    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.418 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.343     2.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X85Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.724     3.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       1.156    13.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism             -0.446    12.645    
                         clock uncertainty           -0.062    12.583    
    SLICE_X82Y168        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    12.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  8.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.678     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y172        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.781     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.314     1.727    
    SLICE_X87Y172        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.678     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y172        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.781     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.314     1.727    
    SLICE_X87Y172        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.678     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y172        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.781     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.314     1.727    
    SLICE_X87Y172        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.678     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y172        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.781     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.314     1.727    
    SLICE_X87Y172        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.678     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y172        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.781     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.314     1.727    
    SLICE_X87Y172        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.678     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y172        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.781     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.314     1.727    
    SLICE_X87Y172        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.678     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y172        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.781     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.314     1.727    
    SLICE_X87Y172        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.678     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y172        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.781     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.314     1.727    
    SLICE_X87Y172        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.678     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y172        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.777     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.314     1.723    
    SLICE_X87Y172        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.678     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y172        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZ/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZ/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZ/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZ/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y83         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZ/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=41360, routed)       0.777     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.314     1.723    
    SLICE_X87Y172        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.413ns (18.739%)  route 1.791ns (81.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 52.053 - 50.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    4.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.001ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.117     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.971     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     6.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.705     7.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X100Y163       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.119     7.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y166       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     7.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.967     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.804    52.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.223    56.276    
                         clock uncertainty           -0.035    56.240    
    SLICE_X89Y166        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    56.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.168    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.413ns (18.739%)  route 1.791ns (81.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 52.053 - 50.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    4.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.001ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.117     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.971     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     6.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.705     7.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X100Y163       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.119     7.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y166       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     7.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.967     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.804    52.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.223    56.276    
                         clock uncertainty           -0.035    56.240    
    SLICE_X89Y166        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    56.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.168    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.413ns (18.739%)  route 1.791ns (81.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 52.053 - 50.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    4.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.001ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.117     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.971     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     6.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.705     7.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X100Y163       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.119     7.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y166       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     7.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.967     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.804    52.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.223    56.276    
                         clock uncertainty           -0.035    56.240    
    SLICE_X89Y166        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    56.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.168    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.413ns (18.739%)  route 1.791ns (81.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 52.053 - 50.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    4.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.001ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.117     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.971     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     6.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.705     7.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X100Y163       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.119     7.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y166       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     7.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.967     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.804    52.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.223    56.276    
                         clock uncertainty           -0.035    56.240    
    SLICE_X89Y166        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072    56.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.168    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.413ns (18.739%)  route 1.791ns (81.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 52.053 - 50.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    4.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.001ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.117     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.971     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     6.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.705     7.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X100Y163       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.119     7.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y166       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     7.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.967     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.804    52.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.223    56.276    
                         clock uncertainty           -0.035    56.240    
    SLICE_X89Y166        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    56.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.168    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.413ns (18.739%)  route 1.791ns (81.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 52.053 - 50.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    4.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.001ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.117     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.971     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     6.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.705     7.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X100Y163       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.119     7.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y166       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     7.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.967     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.804    52.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.223    56.276    
                         clock uncertainty           -0.035    56.240    
    SLICE_X89Y166        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072    56.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.168    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.413ns (18.739%)  route 1.791ns (81.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 52.053 - 50.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    4.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.001ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.117     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.971     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     6.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.705     7.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X100Y163       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.119     7.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y166       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     7.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.967     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.804    52.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.223    56.276    
                         clock uncertainty           -0.035    56.240    
    SLICE_X89Y166        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    56.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.168    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.413ns (18.739%)  route 1.791ns (81.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 52.053 - 50.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    4.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.001ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.117     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.971     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     6.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.705     7.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X100Y163       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.119     7.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y166       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     7.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.967     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.804    52.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.223    56.276    
                         clock uncertainty           -0.035    56.240    
    SLICE_X89Y166        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    56.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.168    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             47.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.413ns (20.986%)  route 1.555ns (79.014%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 51.981 - 50.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    4.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.001ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.117     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.971     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     6.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.705     7.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X100Y163       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.119     7.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y166       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     7.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.731     8.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X88Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.732    51.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.216    56.197    
                         clock uncertainty           -0.035    56.161    
    SLICE_X88Y166        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    56.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.089    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 47.705    

Slack (MET) :             47.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.413ns (20.986%)  route 1.555ns (79.014%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 51.981 - 50.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    4.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.001ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.117     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.971     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     6.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.705     7.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X100Y163       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.119     7.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y166       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     7.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.731     8.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X88Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.760    51.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.732    51.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.216    56.197    
                         clock uncertainty           -0.035    56.161    
    SLICE_X88Y166        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    56.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.089    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 47.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    4.029ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.436     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y174        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y174        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X87Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.497     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.029     1.521    
    SLICE_X87Y174        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    4.029ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.436     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y174        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y174        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X87Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.497     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.029     1.521    
    SLICE_X87Y174        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    4.029ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.436     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y174        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y174        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X87Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.497     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X87Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.029     1.521    
    SLICE_X87Y174        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    4.029ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.436     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y174        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y174        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X87Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.497     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X87Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.029     1.521    
    SLICE_X87Y174        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    4.029ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.436     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y174        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y174        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X87Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.497     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -4.029     1.521    
    SLICE_X87Y174        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    4.029ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.436     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y174        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y174        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X87Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.497     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -4.029     1.521    
    SLICE_X87Y174        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    4.029ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.436     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y174        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y174        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X87Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.497     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -4.029     1.521    
    SLICE_X87Y174        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    4.029ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.436     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y174        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y174        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X87Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.497     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -4.029     1.521    
    SLICE_X87Y174        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    4.029ns
  Clock Net Delay (Source):      0.441ns (routing 0.000ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.500ns (routing 0.001ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.441     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y173        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.102     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X88Y173        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.500     5.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.029     1.524    
    SLICE_X88Y173        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.558ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    4.029ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.001ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.553     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.436     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y174        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y174        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.125     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X87Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.505     5.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.029     1.529    
    SLICE_X87Y173        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.126    





