;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED1
LED1__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
LED1__0__MASK EQU 0x02
LED1__0__PC EQU CYREG_PRT4_PC1
LED1__0__PORT EQU 4
LED1__0__SHIFT EQU 1
LED1__AG EQU CYREG_PRT4_AG
LED1__AMUX EQU CYREG_PRT4_AMUX
LED1__BIE EQU CYREG_PRT4_BIE
LED1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED1__BYP EQU CYREG_PRT4_BYP
LED1__CTL EQU CYREG_PRT4_CTL
LED1__DM0 EQU CYREG_PRT4_DM0
LED1__DM1 EQU CYREG_PRT4_DM1
LED1__DM2 EQU CYREG_PRT4_DM2
LED1__DR EQU CYREG_PRT4_DR
LED1__INP_DIS EQU CYREG_PRT4_INP_DIS
LED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT4_LCD_EN
LED1__MASK EQU 0x02
LED1__PORT EQU 4
LED1__PRT EQU CYREG_PRT4_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED1__PS EQU CYREG_PRT4_PS
LED1__SHIFT EQU 1
LED1__SLW EQU CYREG_PRT4_SLW

; LED2
LED2__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
LED2__0__MASK EQU 0x02
LED2__0__PC EQU CYREG_PRT12_PC1
LED2__0__PORT EQU 12
LED2__0__SHIFT EQU 1
LED2__AG EQU CYREG_PRT12_AG
LED2__BIE EQU CYREG_PRT12_BIE
LED2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED2__BYP EQU CYREG_PRT12_BYP
LED2__DM0 EQU CYREG_PRT12_DM0
LED2__DM1 EQU CYREG_PRT12_DM1
LED2__DM2 EQU CYREG_PRT12_DM2
LED2__DR EQU CYREG_PRT12_DR
LED2__INP_DIS EQU CYREG_PRT12_INP_DIS
LED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED2__MASK EQU 0x02
LED2__PORT EQU 12
LED2__PRT EQU CYREG_PRT12_PRT
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED2__PS EQU CYREG_PRT12_PS
LED2__SHIFT EQU 1
LED2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED2__SLW EQU CYREG_PRT12_SLW

; LED3
LED3__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LED3__0__MASK EQU 0x01
LED3__0__PC EQU CYREG_PRT12_PC0
LED3__0__PORT EQU 12
LED3__0__SHIFT EQU 0
LED3__AG EQU CYREG_PRT12_AG
LED3__BIE EQU CYREG_PRT12_BIE
LED3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED3__BYP EQU CYREG_PRT12_BYP
LED3__DM0 EQU CYREG_PRT12_DM0
LED3__DM1 EQU CYREG_PRT12_DM1
LED3__DM2 EQU CYREG_PRT12_DM2
LED3__DR EQU CYREG_PRT12_DR
LED3__INP_DIS EQU CYREG_PRT12_INP_DIS
LED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED3__MASK EQU 0x01
LED3__PORT EQU 12
LED3__PRT EQU CYREG_PRT12_PRT
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED3__PS EQU CYREG_PRT12_PS
LED3__SHIFT EQU 0
LED3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED3__SLW EQU CYREG_PRT12_SLW

; LED4
LED4__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
LED4__0__MASK EQU 0x80
LED4__0__PC EQU CYREG_PRT3_PC7
LED4__0__PORT EQU 3
LED4__0__SHIFT EQU 7
LED4__AG EQU CYREG_PRT3_AG
LED4__AMUX EQU CYREG_PRT3_AMUX
LED4__BIE EQU CYREG_PRT3_BIE
LED4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED4__BYP EQU CYREG_PRT3_BYP
LED4__CTL EQU CYREG_PRT3_CTL
LED4__DM0 EQU CYREG_PRT3_DM0
LED4__DM1 EQU CYREG_PRT3_DM1
LED4__DM2 EQU CYREG_PRT3_DM2
LED4__DR EQU CYREG_PRT3_DR
LED4__INP_DIS EQU CYREG_PRT3_INP_DIS
LED4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED4__LCD_EN EQU CYREG_PRT3_LCD_EN
LED4__MASK EQU 0x80
LED4__PORT EQU 3
LED4__PRT EQU CYREG_PRT3_PRT
LED4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED4__PS EQU CYREG_PRT3_PS
LED4__SHIFT EQU 7
LED4__SLW EQU CYREG_PRT3_SLW

; SS_1
SS_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
SS_1__0__MASK EQU 0x02
SS_1__0__PC EQU CYREG_PRT3_PC1
SS_1__0__PORT EQU 3
SS_1__0__SHIFT EQU 1
SS_1__AG EQU CYREG_PRT3_AG
SS_1__AMUX EQU CYREG_PRT3_AMUX
SS_1__BIE EQU CYREG_PRT3_BIE
SS_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SS_1__BYP EQU CYREG_PRT3_BYP
SS_1__CTL EQU CYREG_PRT3_CTL
SS_1__DM0 EQU CYREG_PRT3_DM0
SS_1__DM1 EQU CYREG_PRT3_DM1
SS_1__DM2 EQU CYREG_PRT3_DM2
SS_1__DR EQU CYREG_PRT3_DR
SS_1__INP_DIS EQU CYREG_PRT3_INP_DIS
SS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SS_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SS_1__LCD_EN EQU CYREG_PRT3_LCD_EN
SS_1__MASK EQU 0x02
SS_1__PORT EQU 3
SS_1__PRT EQU CYREG_PRT3_PRT
SS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SS_1__PS EQU CYREG_PRT3_PS
SS_1__SHIFT EQU 1
SS_1__SLW EQU CYREG_PRT3_SLW

; MISO_1
MISO_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
MISO_1__0__MASK EQU 0x01
MISO_1__0__PC EQU CYREG_IO_PC_PRT15_PC0
MISO_1__0__PORT EQU 15
MISO_1__0__SHIFT EQU 0
MISO_1__AG EQU CYREG_PRT15_AG
MISO_1__AMUX EQU CYREG_PRT15_AMUX
MISO_1__BIE EQU CYREG_PRT15_BIE
MISO_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MISO_1__BYP EQU CYREG_PRT15_BYP
MISO_1__CTL EQU CYREG_PRT15_CTL
MISO_1__DM0 EQU CYREG_PRT15_DM0
MISO_1__DM1 EQU CYREG_PRT15_DM1
MISO_1__DM2 EQU CYREG_PRT15_DM2
MISO_1__DR EQU CYREG_PRT15_DR
MISO_1__INP_DIS EQU CYREG_PRT15_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MISO_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT15_LCD_EN
MISO_1__MASK EQU 0x01
MISO_1__PORT EQU 15
MISO_1__PRT EQU CYREG_PRT15_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MISO_1__PS EQU CYREG_PRT15_PS
MISO_1__SHIFT EQU 0
MISO_1__SLW EQU CYREG_PRT15_SLW

; MOSI_1
MOSI_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
MOSI_1__0__MASK EQU 0x02
MOSI_1__0__PC EQU CYREG_IO_PC_PRT15_PC1
MOSI_1__0__PORT EQU 15
MOSI_1__0__SHIFT EQU 1
MOSI_1__AG EQU CYREG_PRT15_AG
MOSI_1__AMUX EQU CYREG_PRT15_AMUX
MOSI_1__BIE EQU CYREG_PRT15_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT15_BYP
MOSI_1__CTL EQU CYREG_PRT15_CTL
MOSI_1__DM0 EQU CYREG_PRT15_DM0
MOSI_1__DM1 EQU CYREG_PRT15_DM1
MOSI_1__DM2 EQU CYREG_PRT15_DM2
MOSI_1__DR EQU CYREG_PRT15_DR
MOSI_1__INP_DIS EQU CYREG_PRT15_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MOSI_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MOSI_1__LCD_EN EQU CYREG_PRT15_LCD_EN
MOSI_1__MASK EQU 0x02
MOSI_1__PORT EQU 15
MOSI_1__PRT EQU CYREG_PRT15_PRT
MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT15_PS
MOSI_1__SHIFT EQU 1
MOSI_1__SLW EQU CYREG_PRT15_SLW

; RedLED
RedLED__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
RedLED__0__MASK EQU 0x08
RedLED__0__PC EQU CYREG_PRT12_PC3
RedLED__0__PORT EQU 12
RedLED__0__SHIFT EQU 3
RedLED__AG EQU CYREG_PRT12_AG
RedLED__BIE EQU CYREG_PRT12_BIE
RedLED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RedLED__BYP EQU CYREG_PRT12_BYP
RedLED__DM0 EQU CYREG_PRT12_DM0
RedLED__DM1 EQU CYREG_PRT12_DM1
RedLED__DM2 EQU CYREG_PRT12_DM2
RedLED__DR EQU CYREG_PRT12_DR
RedLED__INP_DIS EQU CYREG_PRT12_INP_DIS
RedLED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RedLED__MASK EQU 0x08
RedLED__PORT EQU 12
RedLED__PRT EQU CYREG_PRT12_PRT
RedLED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RedLED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RedLED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RedLED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RedLED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RedLED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RedLED__PS EQU CYREG_PRT12_PS
RedLED__SHIFT EQU 3
RedLED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RedLED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RedLED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RedLED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RedLED__SLW EQU CYREG_PRT12_SLW

; SCLK_1
SCLK_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
SCLK_1__0__MASK EQU 0x01
SCLK_1__0__PC EQU CYREG_PRT3_PC0
SCLK_1__0__PORT EQU 3
SCLK_1__0__SHIFT EQU 0
SCLK_1__AG EQU CYREG_PRT3_AG
SCLK_1__AMUX EQU CYREG_PRT3_AMUX
SCLK_1__BIE EQU CYREG_PRT3_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT3_BYP
SCLK_1__CTL EQU CYREG_PRT3_CTL
SCLK_1__DM0 EQU CYREG_PRT3_DM0
SCLK_1__DM1 EQU CYREG_PRT3_DM1
SCLK_1__DM2 EQU CYREG_PRT3_DM2
SCLK_1__DR EQU CYREG_PRT3_DR
SCLK_1__INP_DIS EQU CYREG_PRT3_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SCLK_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SCLK_1__LCD_EN EQU CYREG_PRT3_LCD_EN
SCLK_1__MASK EQU 0x01
SCLK_1__PORT EQU 3
SCLK_1__PRT EQU CYREG_PRT3_PRT
SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT3_PS
SCLK_1__SHIFT EQU 0
SCLK_1__SLW EQU CYREG_PRT3_SLW

; SPIM_1
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB06_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB06_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB06_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB06_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB06_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB06_F1
SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB05_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB05_ST
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x00
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x01
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x01
SPIM_1_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_1_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_1_RxInternalInterrupt__INTC_MASK EQU 0x01
SPIM_1_RxInternalInterrupt__INTC_NUMBER EQU 0
SPIM_1_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_1_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SPIM_1_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_1_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
SPIM_1_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_1_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_1_TxInternalInterrupt__INTC_MASK EQU 0x02
SPIM_1_TxInternalInterrupt__INTC_NUMBER EQU 1
SPIM_1_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_1_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SPIM_1_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_1_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; RedLED2
RedLED2__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
RedLED2__0__MASK EQU 0x40
RedLED2__0__PC EQU CYREG_PRT3_PC6
RedLED2__0__PORT EQU 3
RedLED2__0__SHIFT EQU 6
RedLED2__AG EQU CYREG_PRT3_AG
RedLED2__AMUX EQU CYREG_PRT3_AMUX
RedLED2__BIE EQU CYREG_PRT3_BIE
RedLED2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RedLED2__BYP EQU CYREG_PRT3_BYP
RedLED2__CTL EQU CYREG_PRT3_CTL
RedLED2__DM0 EQU CYREG_PRT3_DM0
RedLED2__DM1 EQU CYREG_PRT3_DM1
RedLED2__DM2 EQU CYREG_PRT3_DM2
RedLED2__DR EQU CYREG_PRT3_DR
RedLED2__INP_DIS EQU CYREG_PRT3_INP_DIS
RedLED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RedLED2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RedLED2__LCD_EN EQU CYREG_PRT3_LCD_EN
RedLED2__MASK EQU 0x40
RedLED2__PORT EQU 3
RedLED2__PRT EQU CYREG_PRT3_PRT
RedLED2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RedLED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RedLED2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RedLED2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RedLED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RedLED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RedLED2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RedLED2__PS EQU CYREG_PRT3_PS
RedLED2__SHIFT EQU 6
RedLED2__SLW EQU CYREG_PRT3_SLW

; GreenLED
GreenLED__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
GreenLED__0__MASK EQU 0x04
GreenLED__0__PC EQU CYREG_PRT12_PC2
GreenLED__0__PORT EQU 12
GreenLED__0__SHIFT EQU 2
GreenLED__AG EQU CYREG_PRT12_AG
GreenLED__BIE EQU CYREG_PRT12_BIE
GreenLED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GreenLED__BYP EQU CYREG_PRT12_BYP
GreenLED__DM0 EQU CYREG_PRT12_DM0
GreenLED__DM1 EQU CYREG_PRT12_DM1
GreenLED__DM2 EQU CYREG_PRT12_DM2
GreenLED__DR EQU CYREG_PRT12_DR
GreenLED__INP_DIS EQU CYREG_PRT12_INP_DIS
GreenLED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
GreenLED__MASK EQU 0x04
GreenLED__PORT EQU 12
GreenLED__PRT EQU CYREG_PRT12_PRT
GreenLED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GreenLED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GreenLED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GreenLED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GreenLED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GreenLED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GreenLED__PS EQU CYREG_PRT12_PS
GreenLED__SHIFT EQU 2
GreenLED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GreenLED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GreenLED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GreenLED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GreenLED__SLW EQU CYREG_PRT12_SLW

; GreenLED2
GreenLED2__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
GreenLED2__0__MASK EQU 0x01
GreenLED2__0__PC EQU CYREG_PRT4_PC0
GreenLED2__0__PORT EQU 4
GreenLED2__0__SHIFT EQU 0
GreenLED2__AG EQU CYREG_PRT4_AG
GreenLED2__AMUX EQU CYREG_PRT4_AMUX
GreenLED2__BIE EQU CYREG_PRT4_BIE
GreenLED2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
GreenLED2__BYP EQU CYREG_PRT4_BYP
GreenLED2__CTL EQU CYREG_PRT4_CTL
GreenLED2__DM0 EQU CYREG_PRT4_DM0
GreenLED2__DM1 EQU CYREG_PRT4_DM1
GreenLED2__DM2 EQU CYREG_PRT4_DM2
GreenLED2__DR EQU CYREG_PRT4_DR
GreenLED2__INP_DIS EQU CYREG_PRT4_INP_DIS
GreenLED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
GreenLED2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
GreenLED2__LCD_EN EQU CYREG_PRT4_LCD_EN
GreenLED2__MASK EQU 0x01
GreenLED2__PORT EQU 4
GreenLED2__PRT EQU CYREG_PRT4_PRT
GreenLED2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
GreenLED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
GreenLED2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
GreenLED2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
GreenLED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
GreenLED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
GreenLED2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
GreenLED2__PS EQU CYREG_PRT4_PS
GreenLED2__SHIFT EQU 0
GreenLED2__SLW EQU CYREG_PRT4_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_BOOTLOADER_APPLICATIONS EQU 1
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO EQU 0
CyBtldr_Custom_Interface EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
CYDEV_BOOTLOADER_IO_COMP EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY EQU 1
CyBtldr_LAUNCHER_ONLY EQU CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 1
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 1
    ENDIF
    END
