# Asynchonous-FIFO-
Executed using Model Sim, Synopsys VCS and written in verilog.
