// Seed: 653275473
`timescale 1ps / 1ps
module module_0;
  integer id_0 (
      {id_1, 1},
      1,
      1,
      id_2[1],
      id_1
  );
  always @(posedge 1)
    if (id_1) begin
      #1;
    end
  supply1 id_3;
  supply0 id_4, id_5 = 1 ? id_2 : id_4;
  assign id_3 = ({id_4{id_3[1]}});
  assign id_4[1] = 1;
endmodule
