#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Dec 19 14:37:19 2024
# Process ID: 26872
# Current directory: C:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.runs/impl_1\vivado.jou
# Running On: DESKTOP-AAMUOAI, OS: Windows, CPU Frequency: 2189 MHz, CPU Physical cores: 12, Host memory: 16718 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 493.484 ; gain = 86.660
Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_matrix_multiply_0_0/design_1_matrix_multiply_0_0.dcp' for cell 'design_1_i/matrix_multiply_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1431.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1742 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/ila_0 UUID: be177176-557e-59fe-ace2-fe04795a2b22 
Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1607.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 92 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 12 instances

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1607.289 ; gain = 1113.805
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1642.180 ; gain = 34.891

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 6cfadc96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1921.887 ; gain = 279.707

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = fbd46b1f09051ab1.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2283.047 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 10c2398d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.047 ; gain = 19.961

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0 into driver instance design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_4, which resulted in an inversion of 13 pins
INFO: [Opt 31-138] Pushed 33 inverter(s) to 142 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: b4d6640a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2283.047 ; gain = 19.961
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 313 cells
INFO: [Opt 31-1021] In phase Retarget, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 868ce22b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2283.047 ; gain = 19.961
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Constant propagation, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 8e5b00c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.047 ; gain = 19.961
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 112 cells
INFO: [Opt 31-1021] In phase Sweep, 991 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 8e5b00c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.047 ; gain = 19.961
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 8e5b00c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.047 ; gain = 19.961
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 14fbaf008

Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.047 ; gain = 19.961
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 72 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |             313  |                                             80  |
|  Constant propagation         |               3  |              24  |                                             69  |
|  Sweep                        |               0  |             112  |                                            991  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             72  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2283.047 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 118f79c20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.047 ; gain = 19.961

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 13b1bef6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2872.441 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13b1bef6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.441 ; gain = 589.395

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13b1bef6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2872.441 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2872.441 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1bad016e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2872.441 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 2872.441 ; gain = 1265.152
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2872.441 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6ed2910

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2872.441 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2872.441 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a375a52b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18207ea2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18207ea2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 3802.543 ; gain = 930.102
Phase 1 Placer Initialization | Checksum: 18207ea2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: bba77e04

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 17c706c8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 17c706c8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 12d48a5df

Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 12d48a5df

Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 3802.543 ; gain = 930.102
Phase 2.1.1 Partition Driven Placement | Checksum: 12d48a5df

Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 3802.543 ; gain = 930.102
Phase 2.1 Floorplanning | Checksum: 1483dd2d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1483dd2d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1483dd2d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 128dd89be

Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 189 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 80 nets or LUTs. Breaked 0 LUT, combined 80 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 4 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 51 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 51 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3802.543 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             80  |                    80  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             80  |                    84  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 235f1eaeb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 3802.543 ; gain = 930.102
Phase 2.4 Global Placement Core | Checksum: 169c282ea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 3802.543 ; gain = 930.102
Phase 2 Global Placement | Checksum: 169c282ea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c605f35

Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bf1d79e1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1bd3886f3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1f4f13965

Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1fbfa04d0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 3802.543 ; gain = 930.102
Phase 3.3.3 Slice Area Swap | Checksum: 1fbfa04d0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 3802.543 ; gain = 930.102
Phase 3.3 Small Shape DP | Checksum: 1d4f16489

Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 14cc4e3b7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: bd6e2769

Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 3802.543 ; gain = 930.102
Phase 3 Detail Placement | Checksum: bd6e2769

Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 140e6f2fa

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.673 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c1e5dc55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Place 46-32] Processed net design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 1.
Ending Physical Synthesis Task | Checksum: 19334601f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3802.543 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 140e6f2fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.673. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16f9e0d8c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 3802.543 ; gain = 930.102

Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 3802.543 ; gain = 930.102
Phase 4.1 Post Commit Optimization | Checksum: 16f9e0d8c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 3802.543 ; gain = 930.102
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d5fc1398

Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d5fc1398

Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 3802.543 ; gain = 930.102
Phase 4.3 Placer Reporting | Checksum: 1d5fc1398

Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 3802.543 ; gain = 930.102

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3802.543 ; gain = 0.000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 3802.543 ; gain = 930.102
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 150d2e206

Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 3802.543 ; gain = 930.102
Ending Placer Task | Checksum: 9ffb5dc5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 3802.543 ; gain = 930.102
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 3802.543 ; gain = 930.102
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3802.543 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7cd877c ConstDB: 0 ShapeSum: 31cfd03d RouteDB: 665e060c
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3802.543 ; gain = 0.000
Post Restoration Checksum: NetGraph: daef6458 NumContArr: 6e738b49 Constraints: 90520289 Timing: 0
Phase 1 Build RT Design | Checksum: 1d9b4f22a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d9b4f22a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d9b4f22a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 25564f4ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2f243a79b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.858  | TNS=0.000  | WHS=-0.044 | THS=-0.328 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 35d049df7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.858  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 280f574ac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 3802.543 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000476785 %
  Global Horizontal Routing Utilization  = 0.000656685 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16837
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15593
  Number of Partially Routed Nets     = 1244
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 324ede869

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 324ede869

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 3802.543 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 27c091f9d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3040
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.444  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2a817f27d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2690f7040

Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3802.543 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2690f7040

Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 213d8c0fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 213d8c0fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3802.543 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 213d8c0fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22f63a532

Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.444  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1af3f75dd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 3802.543 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1af3f75dd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.27074 %
  Global Horizontal Routing Utilization  = 3.90145 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 263fcfe98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 263fcfe98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 263fcfe98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 263fcfe98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 3802.543 ; gain = 0.000

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 1b01b682b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.444  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1b01b682b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 3802.543 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/pilltong/Desktop/SoC_Final_Project/SoC_Final_Project/SoC_Final_Project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
135 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out input design_1_i/matrix_multiply_0/inst/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out input design_1_i/matrix_multiply_0/inst/p_0_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 input design_1_i/matrix_multiply_0/inst/p_0_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 input design_1_i/matrix_multiply_0/inst/p_0_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__1 input design_1_i/matrix_multiply_0/inst/p_0_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__10 input design_1_i/matrix_multiply_0/inst/p_0_out__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__2 input design_1_i/matrix_multiply_0/inst/p_0_out__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__2 input design_1_i/matrix_multiply_0/inst/p_0_out__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 input design_1_i/matrix_multiply_0/inst/p_0_out__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 input design_1_i/matrix_multiply_0/inst/p_0_out__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__4 input design_1_i/matrix_multiply_0/inst/p_0_out__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__5 input design_1_i/matrix_multiply_0/inst/p_0_out__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__5 input design_1_i/matrix_multiply_0/inst/p_0_out__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 input design_1_i/matrix_multiply_0/inst/p_0_out__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 input design_1_i/matrix_multiply_0/inst/p_0_out__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__7 input design_1_i/matrix_multiply_0/inst/p_0_out__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__8 input design_1_i/matrix_multiply_0/inst/p_0_out__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__8 input design_1_i/matrix_multiply_0/inst/p_0_out__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 input design_1_i/matrix_multiply_0/inst/p_0_out__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 input design_1_i/matrix_multiply_0/inst/p_0_out__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output design_1_i/matrix_multiply_0/inst/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output design_1_i/matrix_multiply_0/inst/p_0_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output design_1_i/matrix_multiply_0/inst/p_0_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output design_1_i/matrix_multiply_0/inst/p_0_out__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__1 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__10 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__2 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__4 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__5 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__7 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__8 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 110 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 3802.543 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 14:41:04 2024...
