INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/ROM2021FallTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM2020FallTB
