include_manifests = [ "versal/dmvs/dmv48/veam.manifest", "versal/dmvs/drcs/drc_2024_2.manifest" ];
BelToAtom_cfg = "versal/data/arch_cfg/BelToAtom.v56.cfg";
SecondaryPinPlacement_xml = "versal/data/place/SecondaryPinPlacement.v54.xml";
SecondaryPlacement_xml = "versal/data/place/SecondaryPlacement.v2.xml";
SiteBundles_cfg = "versal/data/arch_cfg/SiteBundles.v45.cfg";
Sitemap2_xml = "versal/data/arch_misc/Sitemap2.v101.xml";
WireIntents_csv = "versal/data/arch_misc/WireIntents.v81.csv";
arch_veamMap = "versal/data/prog/versal.v61.veamMap";
coupledAttributes_cfg = "versal/data/arch_cfg/coupledAttributes.v31.cfg";
isogroups_cfg = "versal/data/prog/isogroups.v24.cfg";
routethrus_cfg = "versal/data/arch_cfg/routethrus.v53.cfg";
sim_version_cfg = "versal/data/arch_cfg/sim_version.v23.cfg";
sitemap_testonly_xml = "versal/data/arch_misc/sitemap.testonly.v78.xml";
wireCodeMasterList_csv = "versal/data/arch_misc/wireCodeMasterList.v16.csv";
io_pddb_cfg = "versal/data/prog/io_pddb.v4.cfg";
BelGrid_cfg = "versal/data/arch_cfg/BelGrid.v7.cfg";
ClockPlacerRules_xml = "versal/data/place/ClockPlacerRules.v44.xml";
ConfigModes_xml = "versal/data/arch_misc/ConfigModes.v1.xml";
ConnectivityGraph_cfg = "versal/data/place/ConnectivityGraph.v1.cfg";
Features_HDOracle_DRCUnisims_cfg = "versal/data/arch_cfg/Features/HDOracle_DRCUnisims.v2.cfg";
Groups_HDOGBelTypeGroups_auto_cfg = "versal/data/arch_cfg/Groups/HDOGBelTypeGroups_auto.v1.cfg";
Groups_HDOGSiteTypeGroups_cfg = "versal/data/arch_cfg/Groups/HDOGSiteTypeGroups.v3.cfg";
Groups_HDOGTileTypeGroups_cfg = "versal/data/arch_cfg/Groups/HDOGTileTypeGroups.v28.cfg";
Groups_HDOGTileWireGroups_cfg = "versal/data/arch_cfg/Groups/HDOGTileWireGroups.v1.cfg";
IOStandards_xml = "versal/data/arch_misc/IOStandards.v16.xml";
PinFunctions_xml = "versal/data/arch_misc/PinFunctions.v11.xml";
PinPlan_cfg = "versal/data/arch_cfg/PinPlan.v8.cfg";
RPMGrid_cfg = "versal/data/arch_cfg/RPMGrid.v1.cfg";
SSIT_flat_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_flat_pdiSpec.v3.cfg";
SSIT_partialReConfig_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_partialReConfig_pdiSpec.v1.cfg";
SSIT_tandemPROM_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_tandemPROM_pdiSpec.v1.cfg";
SSIT_tandemStage1_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_tandemStage1_pdiSpec.v1.cfg";
SSIT_tandemStage2_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_tandemStage2_pdiSpec.v1.cfg";
arch_bfd = "versal/data/prog/versal.v75.bfd";
bsoptions_cfg = "versal/data/prog/bsoptions.v8.cfg";
device_idcode_cfg = "versal/data/prog/device_idcode.v13.cfg";
flat_pdiSpec_cfg = "versal/data/prog/pdiSpec/flat_pdiSpec.v2.cfg";
graphics_cfg = "versal/data/graphics/versal_graphics.v2.cfg";
mendRoutedSite_cfg = "versal/data/arch_cfg/mendRoutedSite.v1.cfg";
npiPrecfgSeq_cfg = "versal/data/prog/npiPrecfgSeq.v1.cfg";
npiShutdownSeq_cfg = "versal/data/prog/npiShutdownSeq.v19.cfg";
npiStartupSeq_cfg = "versal/data/prog/npiStartupSeq.v15.cfg";
optionalInversion_cfg = "versal/data/arch_cfg/optionalInversion.v16.cfg";
partialReConfig_pdiSpec_cfg = "versal/data/prog/pdiSpec/partialReConfig_pdiSpec.v3.cfg";
pdiPartitionIdTable_cfg = "versal/data/prog/pdiSpec/pdiPartitionIdTable.v2.cfg";
pinSwap_cfg = "versal/data/arch_cfg/pinSwap.v8.cfg";
prePlacement_cfg = "versal/data/arch_cfg/prePlacement.v18.cfg";
readback_pdiSpec_cfg = "versal/data/prog/pdiSpec/readback_pdiSpec.v3.cfg";
segmentedBoot_pdiSpec_cfg = "versal/data/prog/pdiSpec/segmentedBoot_pdiSpec.v1.cfg";
shapes_cfg = "versal/data/arch_cfg/shapes.v17.cfg";
siteFinalizers_cfg = "versal/data/arch_cfg/siteFinalizers.v10.cfg";
subsysImageIdTable_cfg = "versal/data/prog/pdiSpec/subsysImageIdTable.v1.cfg";
tandemPROM_pdiSpec_cfg = "versal/data/prog/pdiSpec/tandemPROM_pdiSpec.v2.cfg";
tandemStage1_pdiSpec_cfg = "versal/data/prog/pdiSpec/tandemStage1_pdiSpec.v2.cfg";
tandemStage2_pdiSpec_cfg = "versal/data/prog/pdiSpec/tandemStage2_pdiSpec.v2.cfg";
vccgnds_cfg = "versal/data/arch_cfg/vccgnds.v1.cfg";
writeDB_cfg = "versal/data/arch_cfg/writeDB.v3.cfg";
veam_atoms_cfg = "versal/data/arch_cfg/veam_atoms.v31.cfg";
xng : 
{
  arch_xng = "versal/data/xng/versal.v59.xng";
  sites : 
  {
    AIE2PS_SHIM_CNTRL = "versal/data/xng/sites/AIE2PS_SHIM_CNTRL.v2.xng";
    AIE2PS_NOC = "versal/data/xng/sites/AIE2PS_NOC.v2.xng";
    AIE2P_TILECTRL = "versal/data/xng/sites/AIE2P_TILECTRL.v3.xng";
    AIE2PS_SHIMSWITCH = "versal/data/xng/sites/AIE2PS_SHIMSWITCH.v2.xng";
    AIE2P_FIFO = "versal/data/xng/sites/AIE2P_FIFO.v3.xng";
    AIE2PS_SHIMTRACE = "versal/data/xng/sites/AIE2PS_SHIMTRACE.v2.xng";
    AIE2P_PL = "versal/data/xng/sites/AIE2P_PL.v3.xng";
    AIE2PS_NMU_ARBIT = "versal/data/xng/sites/AIE2PS_NMU_ARBIT.v2.xng";
    AIE2PS_INTF_A_TEST = "versal/data/xng/sites/AIE2PS_INTF_A_TEST.v4.xng";
    AIE2PS_PLL = "versal/data/xng/sites/AIE2PS_PLL.v4.xng";
    AIE2PS_INTF_C_TEST = "versal/data/xng/sites/AIE2PS_INTF_C_TEST.v4.xng";
    AIE2PS_ARRAYSWITCH_CA = "versal/data/xng/sites/AIE2PS_ARRAYSWITCH_CA.v1.xng";
    AIE2PS_CORE = "versal/data/xng/sites/AIE2PS_CORE.v4.xng";
    AIE2PS_MEMGRP = "versal/data/xng/sites/AIE2PS_MEMGRP.v5.xng";
  };
  tiles : 
  {
    NULL = "versal/data/xng/tiles/NULL.v1.xng";
    AIE2P_S_INTF_A_CORE_CA = "versal/data/xng/tiles/AIE2P_S_INTF_A_CORE_CA.v2.xng";
    AIE2P_S_INTF_C_CORE_CA = "versal/data/xng/tiles/AIE2P_S_INTF_C_CORE_CA.v2.xng";
    AIE2P_S_TILE_CA = "versal/data/xng/tiles/AIE2P_S_TILE_CA.v2.xng";
  };
  bels : 
  {
    AIE2PS_AIE2PS_SHIM_CNTRL = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIM_CNTRL.v2.xng";
    AIE2PS_NOC_M_AXI = "versal/data/xng/bels/AIE2PS_NOC_M_AXI.v1.xng";
    AIE2PS_NOC_S_AXI = "versal/data/xng/bels/AIE2PS_NOC_S_AXI.v1.xng";
    AIE2PS_AIE2PS_SHIMLOCKS = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIMLOCKS.v1.xng";
    AIE2PS_AIE2PS_MUXDEMUX = "versal/data/xng/bels/AIE2PS_AIE2PS_MUXDEMUX.v1.xng";
    AIE2P_AIE2P_TILECTRL = "versal/data/xng/bels/AIE2P_AIE2P_TILECTRL.v1.xng";
    AIE2PS_AIE2PS_SHIMSWITCH = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIMSWITCH.v1.xng";
    AIE2P_AIE2P_FIFO = "versal/data/xng/bels/AIE2P_AIE2P_FIFO.v1.xng";
    AIE2PS_AIE2PS_SHIMTRACE = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIMTRACE.v1.xng";
    AIE2P_PL_M_AXIS = "versal/data/xng/bels/AIE2P_PL_M_AXIS.v1.xng";
    AIE2P_PL_M_EVENTS = "versal/data/xng/bels/AIE2P_PL_M_EVENTS.v1.xng";
    AIE2P_PL_S_AXIS = "versal/data/xng/bels/AIE2P_PL_S_AXIS.v1.xng";
    AIE2P_PL_S_EVENTS = "versal/data/xng/bels/AIE2P_PL_S_EVENTS.v1.xng";
    AIE2PS_AIE2PS_NMU_ARBIT = "versal/data/xng/bels/AIE2PS_AIE2PS_NMU_ARBIT.v2.xng";
    AIE2PS_AIE2PS_INTF_A_TEST = "versal/data/xng/bels/AIE2PS_AIE2PS_INTF_A_TEST.v1.xng";
    AIE2PS_AIE2PS_PLL = "versal/data/xng/bels/AIE2PS_AIE2PS_PLL.v1.xng";
    AIE2PS_AIE2PS_INTF_C_TEST = "versal/data/xng/bels/AIE2PS_AIE2PS_INTF_C_TEST.v1.xng";
    AIE2PS_AIE2PS_ARRAYSWITCH_CA = "versal/data/xng/bels/AIE2PS_AIE2PS_ARRAYSWITCH_CA.v1.xng";
    AIE2PS_AIE2PS_CORE = "versal/data/xng/bels/AIE2PS_AIE2PS_CORE.v1.xng";
    AIE2PS_AIE2PS_CORETRACE = "versal/data/xng/bels/AIE2PS_AIE2PS_CORETRACE.v1.xng";
    AIE2PS_AIE2PS_BANK = "versal/data/xng/bels/AIE2PS_AIE2PS_BANK.v1.xng";
    AIE2PS_AIE2PS_DMA = "versal/data/xng/bels/AIE2PS_AIE2PS_DMA.v2.xng";
    AIE2PS_AIE2PS_LOCKS = "versal/data/xng/bels/AIE2PS_AIE2PS_LOCKS.v1.xng";
    AIE2PS_AIE2PS_MEMTRACE = "versal/data/xng/bels/AIE2PS_AIE2PS_MEMTRACE.v1.xng";
    HARD0 = "versal/data/xng/bels/HARD0.v1.xng";
    HARD1 = "versal/data/xng/bels/HARD1.v1.xng";
  };
};
