Information: Updating design information... (UID-85)
Warning: Design 'CPU' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU
Version: F-2011.09-SP3
Date   : Wed Oct 26 21:10:33 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: U_CU/execute_sig_d2_reg[IMM_SEL]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CU/execute_sig_d2_reg[IMM_SEL]/CK (SDFFR_X1)          0.00 #     0.00 r
  U_CU/execute_sig_d2_reg[IMM_SEL]/Q (SDFFR_X1)           0.08       0.08 r
  U_CU/CTRL_WORD[IMM_SEL] (CU)                            0.00       0.08 r
  U_DATAPATH/CTRL_WORD[IMM_SEL] (DATAPATH)                0.00       0.08 r
  U_DATAPATH/U14/Z (BUF_X1)                               0.05       0.13 r
  U_DATAPATH/U9/Z (BUF_X1)                                0.05       0.18 r
  U_DATAPATH/U235/Z (MUX2_X1)                             0.11       0.29 f
  U_DATAPATH/U_ALU/B[15] (ALU_DATA_W32)                   0.00       0.29 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/AMOUNT[15] (T2_SHIFTER_DATA_W32)
                                                          0.00       0.29 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/AMOUNT[12] (COARSE_SHIFT_DATA_W32_MASK_SIZE41)
                                                          0.00       0.29 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U14/ZN (NOR2_X1)
                                                          0.06       0.35 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U12/ZN (NAND2_X1)
                                                          0.03       0.38 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U13/ZN (NOR2_X1)
                                                          0.05       0.43 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U15/ZN (AND4_X1)
                                                          0.07       0.50 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U49/ZN (AND2_X1)
                                                          0.06       0.56 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U69/ZN (NOR2_X1)
                                                          0.03       0.59 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U79/ZN (AND4_X2)
                                                          0.06       0.65 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U139/ZN (AOI221_X1)
                                                          0.11       0.76 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U137/ZN (NAND2_X1)
                                                          0.04       0.80 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/S[19] (COARSE_SHIFT_DATA_W32_MASK_SIZE41)
                                                          0.00       0.80 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/A[19] (FINE_SHIFT_DATA_W32_MASK_SIZE41)
                                                          0.00       0.80 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U131/ZN (INV_X1)
                                                          0.04       0.83 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U59/Z (MUX2_X1)
                                                          0.05       0.88 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U56/Z (MUX2_X1)
                                                          0.05       0.92 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U55/ZN (INV_X1)
                                                          0.02       0.95 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U28/Z (MUX2_X1)
                                                          0.07       1.01 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/S[13] (FINE_SHIFT_DATA_W32_MASK_SIZE41)
                                                          0.00       1.01 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/S[13] (T2_SHIFTER_DATA_W32)
                                                          0.00       1.01 f
  U_DATAPATH/U_ALU/U43/ZN (AND2_X1)                       0.04       1.05 f
  U_DATAPATH/U_ALU/U42/ZN (NOR2_X1)                       0.04       1.09 r
  U_DATAPATH/U_ALU/U71/ZN (NAND2_X1)                      0.03       1.12 f
  U_DATAPATH/U_ALU/RES[13] (ALU_DATA_W32)                 0.00       1.12 f
  U_DATAPATH/U_ALU_OUT_REG_EM/DIN[13] (REG_PIPO_32_00000000_00000000_5)
                                                          0.00       1.12 f
  U_DATAPATH/U_ALU_OUT_REG_EM/U8/ZN (INV_X1)              0.03       1.15 r
  U_DATAPATH/U_ALU_OUT_REG_EM/U7/ZN (OAI22_X1)            0.03       1.18 f
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[13]/D (DFFR_X1)
                                                          0.01       1.20 f
  data arrival time                                                  1.20

  clock CLK (rise edge)                                   1.24       1.24
  clock network delay (ideal)                             0.00       1.24
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[13]/CK (DFFR_X1)
                                                          0.00       1.24 r
  library setup time                                     -0.04       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
