$date
	Tue Oct 18 04:03:39 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testshiftregister $end
$var wire 8 ! parallelDataOut [7:0] $end
$var wire 1 " serialDataOut $end
$var reg 1 # clk $end
$var reg 8 $ parallelDataIn [7:0] $end
$var reg 1 % parallelLoad $end
$var reg 1 & peripheralClkEdge $end
$var reg 1 ' serialDataIn $end
$scope module dut $end
$var wire 1 ( clk $end
$var wire 8 ) parallelDataIn [7:0] $end
$var wire 8 * parallelDataOut [7:0] $end
$var wire 1 + parallelLoad $end
$var wire 1 , peripheralClkEdge $end
$var wire 1 - serialDataIn $end
$var wire 1 " serialDataOut $end
$var reg 8 . shiftregistermem [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
1-
0,
0+
bx *
b0 )
1(
1'
0&
0%
b0 $
1#
x"
bx !
$end
#1000
0#
0(
#2000
1#
1(
#3000
0#
0(
#4000
1#
1(
#5000
0#
0(
#6000
1#
1(
#7000
0#
0(
#8000
1#
1(
#9000
0#
0(
#10000
1#
1(
1%
1+
#11000
0#
0(
#12000
1#
1(
#13000
0#
0(
#14000
1#
1(
#15000
0#
0(
#16000
1#
1(
#17000
0#
0(
#18000
1#
1(
#19000
0#
0(
#20000
1#
1(
0%
0+
#21000
0#
0(
#22000
1#
1(
#23000
0#
0(
#24000
1#
1(
#25000
0#
0(
#26000
1#
1(
#27000
0#
0(
#28000
bx1 .
bx1 !
bx1 *
1#
1(
1&
1,
#29000
0#
0(
#30000
1#
1(
#31000
0#
0(
#32000
1#
1(
#33000
0#
0(
#34000
1#
1(
#35000
0#
0(
#36000
1#
1(
#37000
0#
0(
#38000
1#
1(
0&
0,
#39000
0#
0(
#40000
1#
1(
#41000
0#
0(
#42000
1#
1(
#43000
0#
0(
#44000
1#
1(
#45000
0#
0(
#46000
1#
1(
#47000
0#
0(
#48000
1#
1(
b11110000 $
b11110000 )
#49000
0#
0(
#50000
1#
1(
#51000
0#
0(
#52000
1#
1(
#53000
0#
0(
#54000
1#
1(
#55000
0#
0(
#56000
1#
1(
#57000
0#
0(
#58000
bx11 .
bx11 !
bx11 *
1#
1(
1&
1,
#59000
0#
0(
#60000
1#
1(
#61000
0#
0(
#62000
1#
1(
#63000
0#
0(
#64000
1#
1(
#65000
0#
0(
#66000
1#
1(
#67000
0#
0(
#68000
1#
1(
1%
1+
#69000
0#
0(
#70000
1#
1(
#71000
0#
0(
#72000
1#
1(
#73000
0#
0(
#74000
1#
1(
#75000
0#
0(
#76000
1#
1(
#77000
0#
0(
#78000
1#
1(
#79000
0#
0(
#80000
1#
1(
#81000
0#
0(
#82000
1#
1(
#83000
0#
0(
#84000
1#
1(
#85000
0#
0(
#86000
1#
1(
#87000
0#
0(
#88000
1#
1(
#89000
0#
0(
#90000
1#
1(
#91000
0#
0(
#92000
1#
1(
#93000
0#
0(
#94000
1#
1(
#95000
0#
0(
#96000
1#
1(
#97000
0#
0(
#98000
1#
1(
#99000
0#
0(
#100000
1#
1(
#101000
0#
0(
#102000
1#
1(
#103000
0#
0(
#104000
1#
1(
#105000
0#
0(
#106000
1#
1(
#107000
0#
0(
#108000
1#
1(
#109000
0#
0(
#110000
1#
1(
#111000
0#
0(
#112000
1#
1(
#113000
0#
0(
#114000
1#
1(
#115000
0#
0(
#116000
1#
1(
#117000
0#
0(
#118000
1#
1(
#119000
0#
0(
#120000
1#
1(
#121000
0#
0(
#122000
1#
1(
#123000
0#
0(
#124000
1#
1(
#125000
0#
0(
#126000
1#
1(
#127000
0#
0(
#128000
1#
1(
#129000
0#
0(
#130000
1#
1(
#131000
0#
0(
#132000
1#
1(
#133000
0#
0(
#134000
1#
1(
#135000
0#
0(
#136000
1#
1(
#137000
0#
0(
#138000
1#
1(
