
C:\Users\charisvt\Desktop\hls\lab1\matmul\sol1\sim\verilog>set PATH= 

C:\Users\charisvt\Desktop\hls\lab1\matmul\sol1\sim\verilog>call C:/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_mult_hw_top glbl -Oenable_linking_all_libraries  -prj mult_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s mult_hw -debug wave 
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_mult_hw_top glbl -Oenable_linking_all_libraries -prj mult_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s mult_hw -debug wave 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mult_hw_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_A_V_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_A_V_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_B_V_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_B_V_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_C_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_C_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_mac_muladd_8ns_8ns_16ns_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module mult_hw_mac_muladd_8ns_8ns_16ns_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_mult_hw_Pipeline_mult_outer_mult_middle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mult_hw_Pipeline_mult_outer_mult_middle
