// Seed: 3667749810
module module_0;
  integer id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd1
) (
    id_1,
    id_2,
    id_3,
    _id_4[-1 : id_4]
);
  inout logic [7:0] _id_4;
  inout reg id_3;
  inout supply1 id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  bit id_5;
  ;
  always
    if (1)
      if (1) @* id_5 <= id_4;
      else id_3 = -1;
  assign id_2 = -1;
  wire id_6, id_7;
endmodule
module module_2 (
    input tri1 id_0,
    output tri0 id_1
    , id_13,
    input wor id_2,
    input tri id_3,
    output tri1 id_4,
    output tri0 id_5,
    output wor id_6,
    output wor id_7,
    output uwire id_8,
    input tri1 id_9,
    output wand id_10,
    input supply1 void id_11
);
  parameter id_14 = 1;
  assign id_8 = id_11;
  logic id_15 = -1;
  module_0 modCall_1 ();
endmodule
