

================================================================
== Synthesis Summary Report of 'depthwise_conv'
================================================================
+ General Information: 
    * Date:           Tue Feb 10 14:07:46 2026
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        depth
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+------------+-----+
    |                                 Modules                                 |  Issue  |       |       Latency       | Iteration|         |  Trip |          |         |         |           |            |     |
    |                                 & Loops                                 |   Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +-------------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+------------+-----+
    |+ depthwise_conv                                                         |   Timing|  -0.04|    30996|  3.100e+05|         -|    30997|      -|        no|  11 (3%)|   6 (2%)|  4564 (4%)|  6879 (12%)|    -|
    | + depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2    |        -|   0.00|    16396|  1.640e+05|         -|    16385|      -|    rewind|        -|  1 (~0%)|  568 (~0%)|    605 (1%)|    -|
    |  o load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2                           |        -|   7.30|    16394|  1.639e+05|        12|        1|  16384|       yes|        -|        -|          -|           -|    -|
    | + depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4  |        -|   0.00|      147|  1.470e+03|         -|      145|      -|    rewind|        -|        -|   44 (~0%)|   223 (~0%)|    -|
    |  o load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4                         |        -|   7.30|      145|  1.450e+03|         3|        1|    144|       yes|        -|        -|          -|           -|    -|
    | + depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6       |   Timing|  -0.04|    14421|  1.442e+05|         -|    14401|      -|    rewind|        -|   5 (2%)|  1234 (1%)|   2722 (5%)|    -|
    |  o compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6                              |        -|   7.30|    14419|  1.442e+05|        21|        1|  14400|       yes|        -|        -|          -|           -|    -|
    +-------------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 4             |        |          |
| s_axi_control_r | 32         | 6             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control_r | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control_r | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control_r | weights_1  | 0x1c   | 32    | W      | Data signal of weights           |                                                                      |
| s_axi_control_r | weights_2  | 0x20   | 32    | W      | Data signal of weights           |                                                                      |
| s_axi_control_r | output_r_1 | 0x28   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control_r | output_r_2 | 0x2c   | 32    | W      | Data signal of output_r          |                                                                      |
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| input    | inout     | ap_int<8>* |
| weights  | inout     | ap_int<8>* |
| output   | inout     | ap_int<8>* |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+--------------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                              |
+----------+-----------------+-----------+----------+--------------------------------------+
| input    | m_axi_gmem      | interface |          | channel=0                            |
| input    | s_axi_control_r | register  | offset   | name=input_r_1 offset=0x10 range=32  |
| input    | s_axi_control_r | register  | offset   | name=input_r_2 offset=0x14 range=32  |
| weights  | m_axi_gmem      | interface |          | channel=0                            |
| weights  | s_axi_control_r | register  | offset   | name=weights_1 offset=0x1c range=32  |
| weights  | s_axi_control_r | register  | offset   | name=weights_2 offset=0x20 range=32  |
| output   | m_axi_gmem      | interface |          | channel=0                            |
| output   | s_axi_control_r | register  | offset   | name=output_r_1 offset=0x28 range=32 |
| output   | s_axi_control_r | register  | offset   | name=output_r_2 offset=0x2c range=32 |
+----------+-----------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+--------------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location      |
+--------------+-----------+--------+-------+--------------+--------------------+
| m_axi_gmem   | read      | 16384  | 8     | load_input   | depthwise.cpp:29:5 |
| m_axi_gmem   | read      | 144    | 8     | load_weights | depthwise.cpp:41:5 |
| m_axi_gmem   | write     | 14400  | 8     | compute      | depthwise.cpp:53:5 |
+--------------+-----------+--------+-------+--------------+--------------------+

* All M_AXI Variable Accesses
+--------------+----------+---------------------+-----------+--------------+--------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location     | Direction | Burst Status | Length | Loop            | Loop Location       | Resolution | Problem                                                                                              |
+--------------+----------+---------------------+-----------+--------------+--------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | input    | depthwise.cpp:33:18 | read      | Widen Fail   |        | VITIS_LOOP_31_2 | depthwise.cpp:31:30 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input    | depthwise.cpp:33:18 | read      | Inferred     | 16384  | load_input      | depthwise.cpp:29:5  |            |                                                                                                      |
| m_axi_gmem   | weights  | depthwise.cpp:45:17 | read      | Widen Fail   |        | VITIS_LOOP_43_4 | depthwise.cpp:43:30 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | weights  | depthwise.cpp:45:17 | read      | Inferred     | 144    | load_weights    | depthwise.cpp:41:5  |            |                                                                                                      |
| m_axi_gmem   | output   | depthwise.cpp:68:43 | write     | Widen Fail   |        | VITIS_LOOP_55_6 | depthwise.cpp:55:30 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output   | depthwise.cpp:68:43 | write     | Inferred     | 14400  | compute         | depthwise.cpp:53:5  |            |                                                                                                      |
+--------------+----------+---------------------+-----------+--------------+--------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------------------+-----+--------+------------------------+-----------+--------------------------+---------+
| Name                                                                    | DSP | Pragma | Variable               | Op        | Impl                     | Latency |
+-------------------------------------------------------------------------+-----+--------+------------------------+-----------+--------------------------+---------+
| + depthwise_conv                                                        | 6   |        |                        |           |                          |         |
|  + depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2   | 1   |        |                        |           |                          |         |
|    icmp_ln29_fu_288_p2                                                  |     |        | icmp_ln29              | seteq     | auto                     | 0       |
|    add_ln29_1_fu_294_p2                                                 |     |        | add_ln29_1             | add       | fabric                   | 0       |
|    add_ln29_fu_467_p2                                                   |     |        | add_ln29               | add       | fabric                   | 0       |
|    icmp_ln30_fu_303_p2                                                  |     |        | icmp_ln30              | seteq     | auto                     | 0       |
|    select_ln29_fu_368_p3                                                |     |        | select_ln29            | select    | auto_sel                 | 0       |
|    xor_ln29_fu_309_p2                                                   |     |        | xor_ln29               | xor       | auto                     | 0       |
|    icmp_ln31_fu_315_p2                                                  |     |        | icmp_ln31              | seteq     | auto                     | 0       |
|    and_ln29_fu_321_p2                                                   |     |        | and_ln29               | and       | auto                     | 0       |
|    select_ln29_1_fu_473_p3                                              |     |        | select_ln29_1          | select    | auto_sel                 | 0       |
|    add_ln30_fu_375_p2                                                   |     |        | add_ln30               | add       | fabric                   | 0       |
|    empty_fu_327_p2                                                      |     |        | empty                  | or        | auto                     | 0       |
|    j_mid2_fu_333_p3                                                     |     |        | j_mid2                 | select    | auto_sel                 | 0       |
|    select_ln30_fu_381_p3                                                |     |        | select_ln30            | select    | auto_sel                 | 0       |
|    mul_6ns_8ns_13_1_1_U3                                                |     |        | mul_ln30               | mul       | auto                     | 0       |
|    mac_muladd_5ns_4ns_5ns_7_4_1_U5                                      | 1   |        | mul_ln30_1             | mul       | dsp_slice                | 3       |
|    urem_6ns_3ns_2_10_1_U4                                               |     |        | urem_ln30              | urem      | auto                     | 9       |
|    mul_6ns_8ns_13_1_1_U1                                                |     |        | mul_ln31               | mul       | auto                     | 0       |
|    mac_muladd_5ns_4ns_5ns_7_4_1_U5                                      | 1   |        | add_ln33               | add       | dsp_slice                | 3       |
|    add_ln33_1_fu_491_p2                                                 |     |        | add_ln33_1             | add       | fabric                   | 0       |
|    urem_6ns_3ns_2_10_1_U2                                               |     |        | urem_ln31              | urem      | auto                     | 9       |
|    add_ln31_fu_412_p2                                                   |     |        | add_ln31               | add       | fabric                   | 0       |
|    add_ln30_1_fu_341_p2                                                 |     |        | add_ln30_1             | add       | fabric                   | 0       |
|    select_ln30_1_fu_347_p3                                              |     |        | select_ln30_1          | select    | auto_sel                 | 0       |
|  + depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4 | 0   |        |                        |           |                          |         |
|    icmp_ln41_fu_389_p2                                                  |     |        | icmp_ln41              | seteq     | auto                     | 0       |
|    add_ln41_1_fu_395_p2                                                 |     |        | add_ln41_1             | add       | fabric                   | 0       |
|    add_ln41_fu_424_p2                                                   |     |        | add_ln41               | add       | fabric                   | 0       |
|    icmp_ln42_fu_430_p2                                                  |     |        | icmp_ln42              | seteq     | auto                     | 0       |
|    select_ln41_fu_436_p3                                                |     |        | select_ln41            | select    | auto_sel                 | 0       |
|    xor_ln41_fu_444_p2                                                   |     |        | xor_ln41               | xor       | auto                     | 0       |
|    icmp_ln43_fu_450_p2                                                  |     |        | icmp_ln43              | seteq     | auto                     | 0       |
|    and_ln41_fu_456_p2                                                   |     |        | and_ln41               | and       | auto                     | 0       |
|    select_ln41_1_fu_462_p3                                              |     |        | select_ln41_1          | select    | auto_sel                 | 0       |
|    add_ln42_fu_470_p2                                                   |     |        | add_ln42               | add       | fabric                   | 0       |
|    empty_fu_476_p2                                                      |     |        | empty                  | or        | auto                     | 0       |
|    j_1_mid2_fu_482_p3                                                   |     |        | j_1_mid2               | select    | auto_sel                 | 0       |
|    select_ln42_fu_490_p3                                                |     |        | select_ln42            | select    | auto_sel                 | 0       |
|    add_ln43_fu_536_p2                                                   |     |        | add_ln43               | add       | fabric                   | 0       |
|    add_ln42_1_fu_542_p2                                                 |     |        | add_ln42_1             | add       | fabric                   | 0       |
|    select_ln42_1_fu_548_p3                                              |     |        | select_ln42_1          | select    | auto_sel                 | 0       |
|  + depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6      | 5   |        |                        |           |                          |         |
|    icmp_ln53_fu_2230_p2                                                 |     |        | icmp_ln53              | seteq     | auto                     | 0       |
|    add_ln53_1_fu_2236_p2                                                |     |        | add_ln53_1             | add       | fabric                   | 0       |
|    add_ln53_fu_2470_p2                                                  |     |        | add_ln53               | add       | fabric                   | 0       |
|    icmp_ln54_fu_2245_p2                                                 |     |        | icmp_ln54              | seteq     | auto                     | 0       |
|    select_ln53_fu_2281_p3                                               |     |        | select_ln53            | select    | auto_sel                 | 0       |
|    indvars_iv_next3495_fu_2288_p2                                       |     |        | indvars_iv_next3495    | add       | fabric                   | 0       |
|    select_ln53_1_fu_2294_p3                                             |     |        | select_ln53_1          | select    | auto_sel                 | 0       |
|    xor_ln53_fu_2301_p2                                                  |     |        | xor_ln53               | xor       | auto                     | 0       |
|    icmp_ln55_fu_2306_p2                                                 |     |        | icmp_ln55              | seteq     | auto                     | 0       |
|    and_ln53_fu_2312_p2                                                  |     |        | and_ln53               | and       | auto                     | 0       |
|    select_ln53_2_fu_2476_p3                                             |     |        | select_ln53_2          | select    | auto_sel                 | 0       |
|    indvars_iv_next34_dup_fu_2318_p2                                     |     |        | indvars_iv_next34_dup  | add       | fabric                   | 0       |
|    empty_fu_2324_p2                                                     |     |        | empty                  | or        | auto                     | 0       |
|    j_2_mid2_fu_2329_p3                                                  |     |        | j_2_mid2               | select    | auto_sel                 | 0       |
|    indvars_iv_next34_mid1_fu_2337_p2                                    |     |        | indvars_iv_next34_mid1 | add       | fabric                   | 0       |
|    indvars_iv_next34_mid2_fu_2343_p3                                    |     |        | indvars_iv_next34_mid2 | select    | auto_sel                 | 0       |
|    select_ln54_fu_2351_p3                                               |     |        | select_ln54            | select    | auto_sel                 | 0       |
|    sparsemux_33_4_8_1_1_U71                                             |     |        | tmp                    | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_8_1_1_U67                                             |     |        | tmp_1                  | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_8_1_1_U72                                             |     |        | tmp_2                  | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_8_1_1_U73                                             |     |        | tmp_3                  | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_8_1_1_U68                                             |     |        | tmp_4                  | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_8_1_1_U74                                             |     |        | tmp_5                  | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_8_1_1_U75                                             |     |        | tmp_6                  | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_8_1_1_U69                                             |     |        | tmp_7                  | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_8_1_1_U70                                             |     |        | tmp_8                  | sparsemux | compactencoding_dontcare | 0       |
|    mul_5ns_7ns_11_1_1_U51                                               |     |        | mul_ln54               | mul       | auto                     | 0       |
|    mul_4ns_5ns_7_1_1_U53                                                |     |        | mul_ln54_1             | mul       | auto                     | 0       |
|    urem_5ns_3ns_2_9_1_U47                                               |     |        | urem_ln54              | urem      | auto                     | 8       |
|    mul_5ns_7ns_11_1_1_U48                                               |     |        | mul72                  | mul       | auto                     | 0       |
|    mul_4ns_5ns_7_1_1_U54                                                |     |        | mul_ln61_10            | mul       | auto                     | 0       |
|    empty_23_fu_2442_p2                                                  |     |        | empty_23               | add       | fabric                   | 0       |
|    mul_5ns_7ns_11_1_1_U52                                               |     |        | mul_ln55               | mul       | auto                     | 0       |
|    mul_4ns_5ns_7_1_1_U55                                                |     |        | mul_ln56               | mul       | auto                     | 0       |
|    mul_5ns_7ns_11_1_1_U56                                               |     |        | mul_ln55_1             | mul       | auto                     | 0       |
|    add_ln61_9_fu_2577_p2                                                |     |        | add_ln61_9             | add       | fabric                   | 0       |
|    add_ln61_10_fu_2590_p2                                               |     |        | add_ln61_10            | add       | fabric                   | 0       |
|    add_ln61_11_fu_2609_p2                                               |     |        | add_ln61_11            | add       | fabric                   | 0       |
|    add_ln61_12_fu_2622_p2                                               |     |        | add_ln61_12            | add       | fabric                   | 0       |
|    add_ln61_13_fu_2641_p2                                               |     |        | add_ln61_13            | add       | fabric                   | 0       |
|    add_ln61_14_fu_2654_p2                                               |     |        | add_ln61_14            | add       | fabric                   | 0       |
|    urem_5ns_3ns_2_9_1_U49                                               |     |        | urem_ln55              | urem      | auto                     | 8       |
|    sparsemux_7_2_8_1_1_U38                                              |     |        | tmp_9                  | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U39                                              |     |        | tmp_s                  | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U40                                              |     |        | tmp_10                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U58                                              |     |        | tmp_11                 | sparsemux | onehotencoding_realdef   | 0       |
|    add_ln61_fu_2359_p2                                                  |     |        | add_ln61               | add       | fabric                   | 0       |
|    mul_5ns_7ns_11_1_1_U50                                               |     |        | mul_ln61_9             | mul       | auto                     | 0       |
|    add_ln61_15_fu_2676_p2                                               |     |        | add_ln61_15            | add       | fabric                   | 0       |
|    add_ln61_16_fu_2689_p2                                               |     |        | add_ln61_16            | add       | fabric                   | 0       |
|    add_ln61_17_fu_2708_p2                                               |     |        | add_ln61_17            | add       | fabric                   | 0       |
|    add_ln61_18_fu_2721_p2                                               |     |        | add_ln61_18            | add       | fabric                   | 0       |
|    add_ln61_19_fu_2740_p2                                               |     |        | add_ln61_19            | add       | fabric                   | 0       |
|    add_ln61_20_fu_2753_p2                                               |     |        | add_ln61_20            | add       | fabric                   | 0       |
|    sparsemux_7_2_8_1_1_U41                                              |     |        | tmp_12                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U42                                              |     |        | tmp_13                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U43                                              |     |        | tmp_14                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U59                                              |     |        | tmp_15                 | sparsemux | onehotencoding_realdef   | 0       |
|    add_ln61_1_fu_2541_p2                                                |     |        | add_ln61_1             | add       | fabric                   | 0       |
|    mul_5ns_7ns_11_1_1_U57                                               |     |        | mul_ln61_11            | mul       | auto                     | 0       |
|    add_ln61_21_fu_2775_p2                                               |     |        | add_ln61_21            | add       | fabric                   | 0       |
|    add_ln61_22_fu_2788_p2                                               |     |        | add_ln61_22            | add       | fabric                   | 0       |
|    add_ln61_23_fu_2807_p2                                               |     |        | add_ln61_23            | add       | fabric                   | 0       |
|    add_ln61_24_fu_2820_p2                                               |     |        | add_ln61_24            | add       | fabric                   | 0       |
|    add_ln61_25_fu_2839_p2                                               |     |        | add_ln61_25            | add       | fabric                   | 0       |
|    add_ln61_26_fu_2852_p2                                               |     |        | add_ln61_26            | add       | fabric                   | 0       |
|    sparsemux_7_2_8_1_1_U44                                              |     |        | tmp_16                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U45                                              |     |        | tmp_17                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U46                                              |     |        | tmp_18                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U60                                              |     |        | tmp_19                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U38                                              |     |        | tmp_20                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U39                                              |     |        | tmp_21                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U40                                              |     |        | tmp_22                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U61                                              |     |        | tmp_23                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U41                                              |     |        | tmp_24                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U42                                              |     |        | tmp_25                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U43                                              |     |        | tmp_26                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U62                                              |     |        | tmp_27                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U44                                              |     |        | tmp_28                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U45                                              |     |        | tmp_29                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U46                                              |     |        | tmp_30                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U63                                              |     |        | tmp_31                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U38                                              |     |        | tmp_32                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U39                                              |     |        | tmp_33                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U40                                              |     |        | tmp_34                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U64                                              |     |        | tmp_35                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U41                                              |     |        | tmp_36                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U42                                              |     |        | tmp_37                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U43                                              |     |        | tmp_38                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U65                                              |     |        | tmp_39                 | sparsemux | onehotencoding_realdef   | 0       |
|    mac_muladd_8s_8s_16s_16_4_1_U80                                      | 1   |        | mul_ln61               | mul       | dsp_slice                | 3       |
|    mul_8s_8s_16_1_1_U76                                                 |     |        | mul_ln61_1             | mul       | auto                     | 0       |
|    mul_8s_8s_16_1_1_U77                                                 |     |        | mul_ln61_2             | mul       | auto                     | 0       |
|    mac_muladd_8s_8s_16s_16_4_1_U81                                      | 1   |        | mul_ln61_3             | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_16ns_16_4_1_U84                                     | 1   |        | mul_ln61_4             | mul       | dsp_slice                | 3       |
|    mul_8s_8s_16_1_1_U78                                                 |     |        | mul_ln61_5             | mul       | auto                     | 0       |
|    mul_8s_8s_16_1_1_U79                                                 |     |        | mul_ln61_6             | mul       | auto                     | 0       |
|    mac_muladd_8s_8s_16s_16_4_1_U82                                      | 1   |        | mul_ln61_7             | mul       | dsp_slice                | 3       |
|    sparsemux_7_2_8_1_1_U44                                              |     |        | tmp_40                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U45                                              |     |        | tmp_41                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U46                                              |     |        | tmp_42                 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_7_2_8_1_1_U66                                              |     |        | tmp_43                 | sparsemux | onehotencoding_realdef   | 0       |
|    mac_muladd_8s_8s_16s_16_4_1_U83                                      | 1   |        | mul_ln61_8             | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_16s_16_4_1_U80                                      | 1   |        | add_ln61_2             | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_16s_16_4_1_U81                                      | 1   |        | add_ln61_3             | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_16s_16_4_1_U82                                      | 1   |        | add_ln61_5             | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_16s_16_4_1_U83                                      | 1   |        | add_ln61_6             | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_16ns_16_4_1_U84                                     | 1   |        | add_ln61_7             | add       | dsp_slice                | 3       |
|    add_ln61_8_fu_3620_p2                                                |     |        | add_ln61_8             | add       | fabric                   | 0       |
|    icmp_ln64_fu_3643_p2                                                 |     |        | icmp_ln64              | setgt     | auto                     | 0       |
|    sum_1_fu_3649_p3                                                     |     |        | sum_1                  | select    | auto_sel                 | 0       |
|    icmp_ln65_fu_3655_p2                                                 |     |        | icmp_ln65              | setlt     | auto                     | 0       |
|    select_ln68_fu_3665_p3                                               |     |        | select_ln68            | select    | auto_sel                 | 0       |
|    add_ln54_fu_2251_p2                                                  |     |        | add_ln54               | add       | fabric                   | 0       |
|    select_ln54_1_fu_2257_p3                                             |     |        | select_ln54_1          | select    | auto_sel                 | 0       |
+-------------------------------------------------------------------------+-----+--------+------------------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+---------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                | Usage        | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                     |              |           |      |      |        |          |      |         | Banks            |
+---------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+
| + depthwise_conv    |              |           | 11   | 0    |        |          |      |         |                  |
|   control_s_axi_U   | interface    | s_axilite |      |      |        |          |      |         |                  |
|   control_r_s_axi_U | interface    | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U      | interface    | m_axi     | 2    |      |        |          |      |         |                  |
|   in_buf_U          | ram_1p array |           | 1    |      |        | in_buf   | auto | 1       | 8, 1936, 1       |
|   in_buf_1_U        | ram_1p array |           | 1    |      |        | in_buf_1 | auto | 1       | 8, 1936, 1       |
|   in_buf_2_U        | ram_1p array |           | 1    |      |        | in_buf_2 | auto | 1       | 8, 1936, 1       |
|   in_buf_3_U        | ram_1p array |           | 1    |      |        | in_buf_3 | auto | 1       | 8, 1936, 1       |
|   in_buf_4_U        | ram_1p array |           | 1    |      |        | in_buf_4 | auto | 1       | 8, 1936, 1       |
|   in_buf_5_U        | ram_1p array |           | 1    |      |        | in_buf_5 | auto | 1       | 8, 1936, 1       |
|   in_buf_6_U        | ram_1p array |           | 1    |      |        | in_buf_6 | auto | 1       | 8, 1936, 1       |
|   in_buf_7_U        | ram_1p array |           | 1    |      |        | in_buf_7 | auto | 1       | 8, 1936, 1       |
|   in_buf_8_U        | ram_1p array |           | 1    |      |        | in_buf_8 | auto | 1       | 8, 1936, 1       |
|   w_buf_U           | ram_2p array |           |      |      |        | w_buf    | auto | 1       | 8, 9, 1          |
|   w_buf_1_U         | ram_2p array |           |      |      |        | w_buf_1  | auto | 1       | 8, 9, 1          |
|   w_buf_2_U         | ram_2p array |           |      |      |        | w_buf_2  | auto | 1       | 8, 9, 1          |
|   w_buf_3_U         | ram_2p array |           |      |      |        | w_buf_3  | auto | 1       | 8, 9, 1          |
|   w_buf_4_U         | ram_2p array |           |      |      |        | w_buf_4  | auto | 1       | 8, 9, 1          |
|   w_buf_5_U         | ram_2p array |           |      |      |        | w_buf_5  | auto | 1       | 8, 9, 1          |
|   w_buf_6_U         | ram_2p array |           |      |      |        | w_buf_6  | auto | 1       | 8, 9, 1          |
|   w_buf_7_U         | ram_2p array |           |      |      |        | w_buf_7  | auto | 1       | 8, 9, 1          |
|   w_buf_8_U         | ram_2p array |           |      |      |        | w_buf_8  | auto | 1       | 8, 9, 1          |
|   w_buf_9_U         | ram_2p array |           |      |      |        | w_buf_9  | auto | 1       | 8, 9, 1          |
|   w_buf_10_U        | ram_2p array |           |      |      |        | w_buf_10 | auto | 1       | 8, 9, 1          |
|   w_buf_11_U        | ram_2p array |           |      |      |        | w_buf_11 | auto | 1       | 8, 9, 1          |
|   w_buf_12_U        | ram_2p array |           |      |      |        | w_buf_12 | auto | 1       | 8, 9, 1          |
|   w_buf_13_U        | ram_2p array |           |      |      |        | w_buf_13 | auto | 1       | 8, 9, 1          |
|   w_buf_14_U        | ram_2p array |           |      |      |        | w_buf_14 | auto | 1       | 8, 9, 1          |
|   w_buf_15_U        | ram_2p array |           |      |      |        | w_buf_15 | auto | 1       | 8, 9, 1          |
+---------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Inferred Pragmas
+-----------------+--------------------------------------------+----------------------------------------------------+---------------------------+
| Type            | Options                                    | Location                                           | Inferred From             |
+-----------------+--------------------------------------------+----------------------------------------------------+---------------------------+
| ARRAY_PARTITION | dim=1 type=cyclic factor=3 variable=in_buf | variable in_buf in depthwise_conv depthwise.cpp:21 | pipeline depthwise.cpp:56 |
+-----------------+--------------------------------------------+----------------------------------------------------+---------------------------+

* Valid Pragma Syntax
+-----------------+---------------------------------------------+---------------------------------------------+
| Type            | Options                                     | Location                                    |
+-----------------+---------------------------------------------+---------------------------------------------+
| INTERFACE       | m_axi port=input offset=slave bundle=gmem   | depthwise.cpp:13 in depthwise_conv, input   |
| INTERFACE       | m_axi port=weights offset=slave bundle=gmem | depthwise.cpp:14 in depthwise_conv, weights |
| INTERFACE       | m_axi port=output offset=slave bundle=gmem  | depthwise.cpp:15 in depthwise_conv, output  |
| INTERFACE       | s_axilite port=return bundle=control        | depthwise.cpp:16 in depthwise_conv, return  |
| ARRAY_PARTITION | variable=w_buf complete dim=1               | depthwise.cpp:23 in depthwise_conv, w_buf   |
| PIPELINE        |                                             | depthwise.cpp:32 in depthwise_conv          |
| PIPELINE        |                                             | depthwise.cpp:44 in depthwise_conv          |
| PIPELINE        | ii=1                                        | depthwise.cpp:56 in depthwise_conv          |
+-----------------+---------------------------------------------+---------------------------------------------+


