Item(by='nsajko', descendants=None, kids=None, score=None, time=1604255780, title=None, item_type='comment', url=None, parent=24960226, text='The misconception you present here seems to be widely held, so I&#x27;m actually going to upvote you; RISC-V being an open ISA just means that the standards describing the ISA are open, there is no relation with open source hardware. I.e., proprietary RISC-V cores exist, as do open source ARM cores.')