<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2621" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2621{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_2621{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2621{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2621{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2621{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2621{left:360px;bottom:754px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2621{left:70px;bottom:671px;letter-spacing:-0.12px;}
#t8_2621{left:70px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_2621{left:70px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ta_2621{left:70px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_2621{left:70px;bottom:591px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tc_2621{left:70px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_2621{left:70px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_2621{left:70px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_2621{left:70px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_2621{left:70px;bottom:495px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#th_2621{left:70px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_2621{left:70px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_2621{left:70px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tk_2621{left:70px;bottom:422px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_2621{left:70px;bottom:399px;letter-spacing:-0.15px;word-spacing:-1px;}
#tm_2621{left:70px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_2621{left:70px;bottom:365px;letter-spacing:-0.14px;}
#to_2621{left:70px;bottom:342px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_2621{left:70px;bottom:319px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_2621{left:96px;bottom:295px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#tr_2621{left:197px;bottom:301px;letter-spacing:-0.05px;}
#ts_2621{left:211px;bottom:295px;letter-spacing:-0.18px;}
#tt_2621{left:351px;bottom:301px;}
#tu_2621{left:360px;bottom:295px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#tv_2621{left:96px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tw_2621{left:96px;bottom:246px;letter-spacing:-0.17px;}
#tx_2621{left:70px;bottom:223px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ty_2621{left:213px;bottom:230px;}
#tz_2621{left:226px;bottom:223px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t10_2621{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t11_2621{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t12_2621{left:300px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-1.87px;}
#t13_2621{left:300px;bottom:1050px;letter-spacing:-0.09px;}
#t14_2621{left:343px;bottom:1065px;letter-spacing:-0.12px;}
#t15_2621{left:343px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t16_2621{left:343px;bottom:1034px;letter-spacing:-0.15px;}
#t17_2621{left:418px;bottom:1065px;letter-spacing:-0.12px;}
#t18_2621{left:418px;bottom:1050px;letter-spacing:-0.13px;}
#t19_2621{left:418px;bottom:1034px;letter-spacing:-0.12px;}
#t1a_2621{left:504px;bottom:1065px;letter-spacing:-0.13px;}
#t1b_2621{left:79px;bottom:1011px;letter-spacing:-0.12px;}
#t1c_2621{left:79px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_2621{left:79px;bottom:978px;letter-spacing:-0.14px;}
#t1e_2621{left:300px;bottom:1011px;}
#t1f_2621{left:343px;bottom:1011px;letter-spacing:-0.12px;}
#t1g_2621{left:418px;bottom:1011px;letter-spacing:-0.17px;}
#t1h_2621{left:418px;bottom:995px;letter-spacing:-0.16px;}
#t1i_2621{left:504px;bottom:1011px;letter-spacing:-0.11px;}
#t1j_2621{left:504px;bottom:995px;letter-spacing:-0.12px;}
#t1k_2621{left:504px;bottom:978px;letter-spacing:-0.11px;}
#t1l_2621{left:504px;bottom:961px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_2621{left:79px;bottom:938px;letter-spacing:-0.12px;}
#t1n_2621{left:79px;bottom:921px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_2621{left:79px;bottom:904px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1p_2621{left:300px;bottom:938px;}
#t1q_2621{left:343px;bottom:938px;letter-spacing:-0.12px;}
#t1r_2621{left:418px;bottom:938px;letter-spacing:-0.17px;}
#t1s_2621{left:418px;bottom:921px;letter-spacing:-0.16px;}
#t1t_2621{left:504px;bottom:938px;letter-spacing:-0.11px;}
#t1u_2621{left:504px;bottom:921px;letter-spacing:-0.12px;}
#t1v_2621{left:504px;bottom:904px;letter-spacing:-0.11px;}
#t1w_2621{left:504px;bottom:888px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_2621{left:79px;bottom:865px;letter-spacing:-0.12px;}
#t1y_2621{left:79px;bottom:848px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_2621{left:79px;bottom:831px;letter-spacing:-0.14px;}
#t20_2621{left:300px;bottom:865px;}
#t21_2621{left:343px;bottom:865px;letter-spacing:-0.11px;}
#t22_2621{left:418px;bottom:865px;letter-spacing:-0.15px;}
#t23_2621{left:504px;bottom:865px;letter-spacing:-0.11px;}
#t24_2621{left:504px;bottom:848px;letter-spacing:-0.12px;}
#t25_2621{left:504px;bottom:831px;letter-spacing:-0.11px;}
#t26_2621{left:504px;bottom:814px;letter-spacing:-0.11px;}
#t27_2621{left:82px;bottom:733px;letter-spacing:-0.14px;}
#t28_2621{left:149px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t29_2621{left:281px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2a_2621{left:439px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2b_2621{left:593px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2c_2621{left:743px;bottom:733px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t2d_2621{left:96px;bottom:709px;}
#t2e_2621{left:173px;bottom:709px;letter-spacing:-0.1px;}
#t2f_2621{left:270px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2g_2621{left:430px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_2621{left:609px;bottom:709px;letter-spacing:-0.14px;}
#t2i_2621{left:764px;bottom:709px;letter-spacing:-0.12px;}

.s1_2621{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2621{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2621{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2621{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2621{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2621{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2621{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_2621{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_2621{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2621" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2621Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2621" style="-webkit-user-select: none;"><object width="935" height="1210" data="2621/2621.svg" type="image/svg+xml" id="pdf2621" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2621" class="t s1_2621">VRNDSCALEPD—Round Packed Float64 Values to Include a Given Number of Fraction Bits </span>
<span id="t2_2621" class="t s2_2621">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2621" class="t s1_2621">Vol. 2C </span><span id="t4_2621" class="t s1_2621">5-659 </span>
<span id="t5_2621" class="t s3_2621">VRNDSCALEPD—Round Packed Float64 Values to Include a Given Number of Fraction Bits </span>
<span id="t6_2621" class="t s4_2621">Instruction Operand Encoding </span>
<span id="t7_2621" class="t s5_2621">Description </span>
<span id="t8_2621" class="t s6_2621">Round the double precision floating-point values in the source operand by the rounding mode specified in the </span>
<span id="t9_2621" class="t s6_2621">immediate operand (see Figure 5-29) and places the result in the destination operand. </span>
<span id="ta_2621" class="t s6_2621">The destination operand (the first operand) is a ZMM/YMM/XMM register conditionally updated according to the </span>
<span id="tb_2621" class="t s6_2621">writemask. The source operand (the second operand) can be a ZMM/YMM/XMM register, a 512/256/128-bit </span>
<span id="tc_2621" class="t s6_2621">memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location. </span>
<span id="td_2621" class="t s6_2621">The rounding process rounds the input to an integral value, plus number bits of fraction that are specified by </span>
<span id="te_2621" class="t s6_2621">imm8[7:4] (to be included in the result) and returns the result as a double precision floating-point value. </span>
<span id="tf_2621" class="t s6_2621">It should be noticed that no overflow is induced while executing this instruction (although the source is scaled by </span>
<span id="tg_2621" class="t s6_2621">the imm8[7:4] value). </span>
<span id="th_2621" class="t s6_2621">The immediate operand also specifies control fields for the rounding operation, three bit fields are defined and </span>
<span id="ti_2621" class="t s6_2621">shown in the “Immediate Control Description” figure below. Bit 3 of the immediate byte controls the processor </span>
<span id="tj_2621" class="t s6_2621">behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky </span>
<span id="tk_2621" class="t s6_2621">rounding-mode value (immediate control table below lists the encoded values for rounding-mode field). </span>
<span id="tl_2621" class="t s6_2621">The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an </span>
<span id="tm_2621" class="t s6_2621">SNaN then it will be converted to a QNaN. If DAZ is set to ‘1 then denormals will be converted to zero before </span>
<span id="tn_2621" class="t s6_2621">rounding. </span>
<span id="to_2621" class="t s6_2621">The sign of the result of this instruction is preserved, including the sign of zero. </span>
<span id="tp_2621" class="t s6_2621">The formula of the operation on each data element for VRNDSCALEPD is </span>
<span id="tq_2621" class="t s6_2621">ROUND(x) = 2 </span>
<span id="tr_2621" class="t s7_2621">-M </span>
<span id="ts_2621" class="t s6_2621">*Round_to_INT(x*2 </span>
<span id="tt_2621" class="t s7_2621">M </span>
<span id="tu_2621" class="t s6_2621">, round_ctrl), </span>
<span id="tv_2621" class="t s6_2621">round_ctrl = imm[3:0]; </span>
<span id="tw_2621" class="t s6_2621">M=imm[7:4]; </span>
<span id="tx_2621" class="t s6_2621">The operation of x*2 </span>
<span id="ty_2621" class="t s7_2621">M </span>
<span id="tz_2621" class="t s6_2621">is computed as if the exponent range is unlimited (i.e., no overflow ever occurs). </span>
<span id="t10_2621" class="t s8_2621">Opcode/ </span>
<span id="t11_2621" class="t s8_2621">Instruction </span>
<span id="t12_2621" class="t s8_2621">Op / </span>
<span id="t13_2621" class="t s8_2621">En </span>
<span id="t14_2621" class="t s8_2621">64/32 </span>
<span id="t15_2621" class="t s8_2621">bit Mode </span>
<span id="t16_2621" class="t s8_2621">Support </span>
<span id="t17_2621" class="t s8_2621">CPUID </span>
<span id="t18_2621" class="t s8_2621">Feature </span>
<span id="t19_2621" class="t s8_2621">Flag </span>
<span id="t1a_2621" class="t s8_2621">Description </span>
<span id="t1b_2621" class="t s9_2621">EVEX.128.66.0F3A.W1 09 /r ib </span>
<span id="t1c_2621" class="t s9_2621">VRNDSCALEPD xmm1 {k1}{z}, </span>
<span id="t1d_2621" class="t s9_2621">xmm2/m128/m64bcst, imm8 </span>
<span id="t1e_2621" class="t s9_2621">A </span><span id="t1f_2621" class="t s9_2621">V/V </span><span id="t1g_2621" class="t s9_2621">AVX512VL </span>
<span id="t1h_2621" class="t s9_2621">AVX512F </span>
<span id="t1i_2621" class="t s9_2621">Rounds packed double precision floating-point values in </span>
<span id="t1j_2621" class="t s9_2621">xmm2/m128/m64bcst to a number of fraction bits </span>
<span id="t1k_2621" class="t s9_2621">specified by the imm8 field. Stores the result in xmm1 </span>
<span id="t1l_2621" class="t s9_2621">register. Under writemask. </span>
<span id="t1m_2621" class="t s9_2621">EVEX.256.66.0F3A.W1 09 /r ib </span>
<span id="t1n_2621" class="t s9_2621">VRNDSCALEPD ymm1 {k1}{z}, </span>
<span id="t1o_2621" class="t s9_2621">ymm2/m256/m64bcst, imm8 </span>
<span id="t1p_2621" class="t s9_2621">A </span><span id="t1q_2621" class="t s9_2621">V/V </span><span id="t1r_2621" class="t s9_2621">AVX512VL </span>
<span id="t1s_2621" class="t s9_2621">AVX512F </span>
<span id="t1t_2621" class="t s9_2621">Rounds packed double precision floating-point values in </span>
<span id="t1u_2621" class="t s9_2621">ymm2/m256/m64bcst to a number of fraction bits </span>
<span id="t1v_2621" class="t s9_2621">specified by the imm8 field. Stores the result in ymm1 </span>
<span id="t1w_2621" class="t s9_2621">register. Under writemask. </span>
<span id="t1x_2621" class="t s9_2621">EVEX.512.66.0F3A.W1 09 /r ib </span>
<span id="t1y_2621" class="t s9_2621">VRNDSCALEPD zmm1 {k1}{z}, </span>
<span id="t1z_2621" class="t s9_2621">zmm2/m512/m64bcst{sae}, imm8 </span>
<span id="t20_2621" class="t s9_2621">A </span><span id="t21_2621" class="t s9_2621">V/V </span><span id="t22_2621" class="t s9_2621">AVX512F </span><span id="t23_2621" class="t s9_2621">Rounds packed double precision floating-point values in </span>
<span id="t24_2621" class="t s9_2621">zmm2/m512/m64bcst to a number of fraction bits </span>
<span id="t25_2621" class="t s9_2621">specified by the imm8 field. Stores the result in zmm1 </span>
<span id="t26_2621" class="t s9_2621">register using writemask k1. </span>
<span id="t27_2621" class="t s8_2621">Op/En </span><span id="t28_2621" class="t s8_2621">Tuple Type </span><span id="t29_2621" class="t s8_2621">Operand 1 </span><span id="t2a_2621" class="t s8_2621">Operand 2 </span><span id="t2b_2621" class="t s8_2621">Operand 3 </span><span id="t2c_2621" class="t s8_2621">Operand 4 </span>
<span id="t2d_2621" class="t s9_2621">A </span><span id="t2e_2621" class="t s9_2621">Full </span><span id="t2f_2621" class="t s9_2621">ModRM:reg (w) </span><span id="t2g_2621" class="t s9_2621">ModRM:r/m (r) </span><span id="t2h_2621" class="t s9_2621">imm8 </span><span id="t2i_2621" class="t s9_2621">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
