Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1826 LCs used as LUT4 only
Info:      221 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      498 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0xfee40c13

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x1a643447

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2551/ 5280    48%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 2450 cells, random placement wirelen = 62057.
Info:     at initial placer iter 0, wirelen = 763
Info:     at initial placer iter 1, wirelen = 747
Info:     at initial placer iter 2, wirelen = 750
Info:     at initial placer iter 3, wirelen = 751
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 751, spread = 20995, legal = 22342; time = 0.06s
Info:     at iteration #2, type ALL: wirelen solved = 1126, spread = 16381, legal = 18395; time = 0.07s
Info:     at iteration #3, type ALL: wirelen solved = 1629, spread = 15512, legal = 16810; time = 0.07s
Info:     at iteration #4, type ALL: wirelen solved = 1793, spread = 15098, legal = 16589; time = 0.07s
Info:     at iteration #5, type ALL: wirelen solved = 2720, spread = 15727, legal = 16685; time = 0.07s
Info:     at iteration #6, type ALL: wirelen solved = 3622, spread = 15645, legal = 16631; time = 0.07s
Info:     at iteration #7, type ALL: wirelen solved = 4582, spread = 14937, legal = 16029; time = 0.06s
Info:     at iteration #8, type ALL: wirelen solved = 5206, spread = 14993, legal = 16178; time = 0.06s
Info:     at iteration #9, type ALL: wirelen solved = 5422, spread = 15220, legal = 16072; time = 0.06s
Info:     at iteration #10, type ALL: wirelen solved = 5998, spread = 15222, legal = 16318; time = 0.06s
Info:     at iteration #11, type ALL: wirelen solved = 6386, spread = 15306, legal = 16084; time = 0.06s
Info:     at iteration #12, type ALL: wirelen solved = 6851, spread = 15502, legal = 16501; time = 0.06s
Info: HeAP Placer Time: 1.14s
Info:   of which solving equations: 0.62s
Info:   of which spreading cells: 0.12s
Info:   of which strict legalisation: 0.09s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1495, wirelen = 16029
Info:   at iteration #5: temp = 0.000000, timing cost = 1287, wirelen = 12156
Info:   at iteration #10: temp = 0.000000, timing cost = 1386, wirelen = 11544
Info:   at iteration #15: temp = 0.000000, timing cost = 1353, wirelen = 11290
Info:   at iteration #20: temp = 0.000000, timing cost = 1326, wirelen = 11007
Info:   at iteration #25: temp = 0.000000, timing cost = 1342, wirelen = 10885
Info:   at iteration #30: temp = 0.000000, timing cost = 1336, wirelen = 10845
Info:   at iteration #34: temp = 0.000000, timing cost = 1335, wirelen = 10834 
Info: SA placement time 4.83s

Info: Max frequency for clock               'clk': 15.05 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 14.42 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.87 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 60.42 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 75.38 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 13972,  21394) |+
Info: [ 21394,  28816) |**+
Info: [ 28816,  36238) |**+
Info: [ 36238,  43660) |**+
Info: [ 43660,  51082) |***+
Info: [ 51082,  58504) |**********************+
Info: [ 58504,  65926) |************************+
Info: [ 65926,  73348) |************************************************+
Info: [ 73348,  80770) |************************************************************ 
Info: [ 80770,  88192) | 
Info: [ 88192,  95614) |+
Info: [ 95614, 103036) |+
Info: [103036, 110458) |+
Info: [110458, 117880) |*+
Info: [117880, 125302) |*+
Info: [125302, 132724) | 
Info: [132724, 140146) |***+
Info: [140146, 147568) |***************+
Info: [147568, 154990) |****************+
Info: [154990, 162412) |*********************+
Info: Checksum: 0xa960c0b2

Info: Routing..
Info: Setting up routing queue.
Info: Routing 7896 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       35        964 |   35   964 |      6945|       0.20       0.20|
Info:       2000 |      166       1833 |  131   869 |      6112|       0.16       0.36|
Info:       3000 |      440       2559 |  274   726 |      5439|       0.21       0.56|
Info:       4000 |      769       3230 |  329   671 |      4836|       0.26       0.82|
Info:       5000 |      989       4010 |  220   780 |      4155|       0.32       1.14|
Info:       6000 |     1134       4865 |  145   855 |      3356|       0.32       1.47|
Info:       7000 |     1316       5683 |  182   818 |      2632|       0.35       1.81|
Info:       8000 |     1451       6548 |  135   865 |      1857|       0.46       2.28|
Info:       9000 |     1796       7203 |  345   655 |      1406|       0.53       2.81|
Info:      10000 |     2192       7807 |  396   604 |      1069|       0.60       3.40|
Info:      11000 |     2622       8377 |  430   570 |       850|       0.68       4.08|
Info:      12000 |     3058       8941 |  436   564 |       577|       0.60       4.68|
Info:      13000 |     3511       9488 |  453   547 |       414|       0.72       5.40|
Info:      13959 |     3827      10132 |  316   644 |         0|       0.94       6.34|
Info: Routing complete.
Info: Router1 time 6.34s
Info: Checksum: 0x0e4e68d3

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.0  4.3    Net data_out[0] budget 2.736000 ns (5,2) -> (9,5)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  5.6  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  7.3    Net processor.dataMemOut_fwd_mux_out[0] budget 2.101000 ns (9,5) -> (8,5)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  8.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  2.4 11.0    Net processor.mem_fwd2_mux_out[0] budget 1.984000 ns (8,5) -> (9,5)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 12.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.8 17.0    Net data_WrData[0] budget 1.897000 ns (9,5) -> (14,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 18.2  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.1 21.2    Net processor.alu_mux_out[0] budget 1.928000 ns (14,17) -> (14,12)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 22.1  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 23.9    Net processor.alu_main.adder_input_b[0] budget 2.032000 ns (14,12) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I1
Info:  0.7 24.5  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 24.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 24.8  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 24.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 25.1  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 25.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 25.4  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 25.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 25.7  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 25.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 25.9  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 25.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 26.2  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 26.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (15,11) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_LC.CIN
Info:  0.3 27.3  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_LC.COUT
Info:  0.0 27.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 27.6  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 27.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 27.9  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 27.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 28.2  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 28.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 28.4  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 28.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 28.7  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 28.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 29.0  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.6 29.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (15,12) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 29.8  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 29.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 30.1  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 30.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 30.4  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.7 31.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.660000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.I3
Info:  0.9 31.9  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.O
Info:  2.8 34.8    Net processor.alu_main.adder_output[18] budget 1.951000 ns (15,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 36.0  Source processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 37.8    Net processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3 budget 1.914000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I3
Info:  0.9 38.7  Source processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  2.4 41.1    Net processor.alu_main.ALUOut_SB_LUT4_O_1_I1 budget 2.013000 ns (11,14) -> (11,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I3
Info:  0.9 42.0  Source processor.alu_main.ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  1.8 43.7    Net processor.alu_main.ALUOut_SB_LUT4_O_1_I2 budget 1.914000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_LC.I2
Info:  1.2 44.9  Source processor.alu_main.ALUOut_SB_LUT4_O_1_LC.O
Info:  1.8 46.7    Net processor.alu_result[18] budget 3.364000 ns (11,17) -> (10,16)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_13_LC.I1
Info:  1.2 47.9  Source processor.lui_mux.out_SB_LUT4_O_13_LC.O
Info:  2.4 50.3    Net data_addr[18] budget 4.629000 ns (10,16) -> (10,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 51.6  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 54.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 4.629000 ns (10,18) -> (10,10)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 55.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 58.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 4.629000 ns (10,10) -> (12,10)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 59.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  1.8 60.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (12,10) -> (12,11)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 62.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  5.5 67.5    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.334000 ns (12,11) -> (7,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 67.6  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 23.6 ns logic, 44.0 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 1.929000 ns (1,14) -> (1,14)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.897000 ns (1,14) -> (2,14)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  2.3  9.7    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.897000 ns (2,14) -> (3,14)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 12.3    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.984000 ns (3,14) -> (4,13)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 13.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  4.2 17.8    Net processor.mfwd2 budget 3.073000 ns (4,13) -> (8,5)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 18.7  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  2.4 21.1    Net processor.mem_fwd2_mux_out[0] budget 1.984000 ns (8,5) -> (9,5)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 22.3  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.8 27.1    Net data_WrData[0] budget 1.897000 ns (9,5) -> (14,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 28.3  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.1 31.4    Net processor.alu_mux_out[0] budget 1.928000 ns (14,17) -> (14,12)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 32.2  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 34.0    Net processor.alu_main.adder_input_b[0] budget 2.032000 ns (14,12) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I1
Info:  0.7 34.7  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 34.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 34.9  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 34.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 35.2  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 35.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 35.5  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 35.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 35.8  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 35.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 36.1  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 36.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 36.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (15,11) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 37.2  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 37.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_LC.CIN
Info:  0.3 37.5  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_LC.COUT
Info:  0.0 37.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 37.7  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 38.0  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 38.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 38.3  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 38.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 38.6  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 38.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 38.8  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 38.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 39.1  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.6 39.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (15,12) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 40.0  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 40.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 40.2  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 40.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 40.5  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 40.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 40.8  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 40.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 41.1  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 41.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 41.3  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 41.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 41.6  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 41.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 41.9  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.6 42.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (15,13) -> (15,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 42.7  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 42.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 43.0  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 43.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_30_LC.CIN
Info:  0.3 43.3  Source processor.alu_main.adder_output_SB_LUT4_O_30_LC.COUT
Info:  0.0 43.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_29_LC.CIN
Info:  0.3 43.6  Source processor.alu_main.adder_output_SB_LUT4_O_29_LC.COUT
Info:  0.0 43.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_28_LC.CIN
Info:  0.3 43.8  Source processor.alu_main.adder_output_SB_LUT4_O_28_LC.COUT
Info:  0.7 44.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.660000 ns (15,14) -> (15,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_27_LC.I3
Info:  0.9 45.4  Source processor.alu_main.adder_output_SB_LUT4_O_27_LC.O
Info:  1.8 47.1    Net processor.alu_main.adder_output[28] budget 1.928000 ns (15,14) -> (16,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 48.0  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 49.8    Net processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.014000 ns (16,13) -> (16,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 50.7  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 53.0    Net processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.928000 ns (16,13) -> (14,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 53.8  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 55.6    Net processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3 budget 2.013000 ns (14,13) -> (14,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_LC.I3
Info:  0.9 56.5  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_LC.O
Info:  1.8 58.2    Net processor.alu_main.ALUOut_SB_LUT4_O_13_I3 budget 2.254000 ns (14,14) -> (13,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_LC.I3
Info:  0.9 59.1  Source processor.alu_main.ALUOut_SB_LUT4_O_13_LC.O
Info:  1.8 60.9    Net processor.alu_result[28] budget 2.254000 ns (13,15) -> (12,15)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 61.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 63.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 2.204000 ns (12,15) -> (13,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2 64.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.5 68.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 1.896000 ns (13,14) -> (17,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 69.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 71.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 1.928000 ns (17,10) -> (18,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 72.3  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 28.0 ns logic, 44.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.O
Info:  5.0  6.4    Net led[4]$SB_IO_OUT budget 81.943001 ns (5,16) -> (6,31)
Info:                Sink led[4]$sb_io.D_OUT_0
Info: 1.4 ns logic, 5.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.0  4.3    Net data_out[0] budget 2.736000 ns (5,2) -> (9,5)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  5.6  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  7.3    Net processor.dataMemOut_fwd_mux_out[0] budget 2.101000 ns (9,5) -> (8,5)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  8.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  2.4 11.0    Net processor.mem_fwd2_mux_out[0] budget 1.984000 ns (8,5) -> (9,5)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 12.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.8 17.0    Net data_WrData[0] budget 1.897000 ns (9,5) -> (14,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 18.2  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.1 21.2    Net processor.alu_mux_out[0] budget 1.928000 ns (14,17) -> (14,12)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 22.1  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 23.9    Net processor.alu_main.adder_input_b[0] budget 2.032000 ns (14,12) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I1
Info:  0.7 24.5  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 24.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 24.8  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 24.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 25.1  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 25.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 25.4  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 25.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 25.7  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 25.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 25.9  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 25.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 26.2  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 26.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (15,11) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_LC.CIN
Info:  0.3 27.3  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_LC.COUT
Info:  0.0 27.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 27.6  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 27.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 27.9  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 27.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 28.2  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 28.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 28.4  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 28.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 28.7  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 28.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 29.0  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.6 29.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (15,12) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 29.8  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 29.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 30.1  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 30.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 30.4  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 30.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 30.7  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 30.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 30.9  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 30.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 31.2  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 31.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 31.5  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 31.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 31.8  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.6 32.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (15,13) -> (15,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 32.6  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 32.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 32.9  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 32.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_30_LC.CIN
Info:  0.3 33.2  Source processor.alu_main.adder_output_SB_LUT4_O_30_LC.COUT
Info:  0.0 33.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_29_LC.CIN
Info:  0.3 33.4  Source processor.alu_main.adder_output_SB_LUT4_O_29_LC.COUT
Info:  0.0 33.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_28_LC.CIN
Info:  0.3 33.7  Source processor.alu_main.adder_output_SB_LUT4_O_28_LC.COUT
Info:  0.7 34.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.660000 ns (15,14) -> (15,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_27_LC.I3
Info:  0.9 35.3  Source processor.alu_main.adder_output_SB_LUT4_O_27_LC.O
Info:  1.8 37.0    Net processor.alu_main.adder_output[28] budget 1.928000 ns (15,14) -> (16,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 37.9  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 39.6    Net processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.014000 ns (16,13) -> (16,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 40.5  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 42.8    Net processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.928000 ns (16,13) -> (14,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 43.7  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 45.5    Net processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3 budget 2.013000 ns (14,13) -> (14,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_LC.I3
Info:  0.9 46.3  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_LC.O
Info:  1.8 48.1    Net processor.alu_main.ALUOut_SB_LUT4_O_13_I3 budget 2.254000 ns (14,14) -> (13,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_LC.I3
Info:  0.9 49.0  Source processor.alu_main.ALUOut_SB_LUT4_O_13_LC.O
Info:  1.8 50.7    Net processor.alu_result[28] budget 2.254000 ns (13,15) -> (12,15)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 51.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 53.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 2.204000 ns (12,15) -> (13,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2 54.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.5 58.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 1.896000 ns (13,14) -> (17,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 59.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 61.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 1.928000 ns (17,10) -> (18,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 62.2  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 25.0 ns logic, 37.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 1.929000 ns (1,14) -> (1,14)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.897000 ns (1,14) -> (2,14)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  2.3  9.7    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.897000 ns (2,14) -> (3,14)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 12.3    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.984000 ns (3,14) -> (4,13)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 13.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  4.2 17.8    Net processor.mfwd2 budget 3.073000 ns (4,13) -> (8,5)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 18.7  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  2.4 21.1    Net processor.mem_fwd2_mux_out[0] budget 1.984000 ns (8,5) -> (9,5)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 22.3  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.8 27.1    Net data_WrData[0] budget 1.897000 ns (9,5) -> (14,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 28.3  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.1 31.4    Net processor.alu_mux_out[0] budget 1.928000 ns (14,17) -> (14,12)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 32.2  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 34.0    Net processor.alu_main.adder_input_b[0] budget 2.032000 ns (14,12) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I1
Info:  0.7 34.7  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 34.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 34.9  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 34.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 35.2  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 35.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 35.5  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 35.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 35.8  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 35.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 36.1  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 36.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 36.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (15,11) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 37.2  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 37.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_LC.CIN
Info:  0.3 37.5  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_LC.COUT
Info:  0.0 37.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 37.7  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 38.0  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 38.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 38.3  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 38.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 38.6  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 38.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 38.8  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 38.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 39.1  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.6 39.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (15,12) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 40.0  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 40.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 40.2  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 40.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 40.5  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.7 41.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.660000 ns (15,13) -> (15,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.I3
Info:  0.9 42.0  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.O
Info:  2.8 44.9    Net processor.alu_main.adder_output[18] budget 1.951000 ns (15,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 46.2  Source processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 47.9    Net processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3 budget 1.914000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I3
Info:  0.9 48.8  Source processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  2.4 51.2    Net processor.alu_main.ALUOut_SB_LUT4_O_1_I1 budget 2.013000 ns (11,14) -> (11,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I3
Info:  0.9 52.1  Source processor.alu_main.ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  1.8 53.9    Net processor.alu_main.ALUOut_SB_LUT4_O_1_I2 budget 1.914000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_LC.I2
Info:  1.2 55.1  Source processor.alu_main.ALUOut_SB_LUT4_O_1_LC.O
Info:  1.8 56.8    Net processor.alu_result[18] budget 3.364000 ns (11,17) -> (10,16)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_13_LC.I1
Info:  1.2 58.1  Source processor.lui_mux.out_SB_LUT4_O_13_LC.O
Info:  2.4 60.5    Net data_addr[18] budget 4.629000 ns (10,16) -> (10,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 61.7  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 64.7    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 4.629000 ns (10,18) -> (10,10)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 65.9  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 68.2    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 4.629000 ns (10,10) -> (12,10)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 69.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  1.8 70.9    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (12,10) -> (12,11)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 72.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  5.5 77.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.334000 ns (12,11) -> (7,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 77.7  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 26.6 ns logic, 51.1 ns routing

Info: Max frequency for clock               'clk': 14.79 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.82 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 6.39 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 62.21 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 77.74 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 10992,  18614) |+
Info: [ 18614,  26236) |*+
Info: [ 26236,  33858) |**+
Info: [ 33858,  41480) |**+
Info: [ 41480,  49102) |**+
Info: [ 49102,  56724) |*******************+
Info: [ 56724,  64346) |***************+
Info: [ 64346,  71968) |*********************************************+
Info: [ 71968,  79590) |************************************************************ 
Info: [ 79590,  87212) |*+
Info: [ 87212,  94834) |+
Info: [ 94834, 102456) |+
Info: [102456, 110078) |+
Info: [110078, 117700) |*+
Info: [117700, 125322) |*+
Info: [125322, 132944) | 
Info: [132944, 140566) |+
Info: [140566, 148188) |****************+
Info: [148188, 155810) |***************+
Info: [155810, 163432) |********************+
