{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473315396501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473315396501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 08 01:16:36 2016 " "Processing started: Thu Sep 08 01:16:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473315396501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473315396501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock_Domain_Crossing -c Clock_Domain_Crossing " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock_Domain_Crossing -c Clock_Domain_Crossing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473315396501 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1473315397355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdc_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cdc_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cdc_down-Behavioral " "Found design unit 1: cdc_down-Behavioral" {  } { { "cdc_down.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/cdc_down.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473315398122 ""} { "Info" "ISGN_ENTITY_NAME" "1 cdc_down " "Found entity 1: cdc_down" {  } { { "cdc_down.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/cdc_down.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473315398122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473315398122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_domain_crossing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_domain_crossing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Domain_Crossing-Behavioral " "Found design unit 1: Clock_Domain_Crossing-Behavioral" {  } { { "Clock_Domain_Crossing.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/Clock_Domain_Crossing.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473315398126 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Domain_Crossing " "Found entity 1: Clock_Domain_Crossing" {  } { { "Clock_Domain_Crossing.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/Clock_Domain_Crossing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473315398126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473315398126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdc_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cdc_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cdc_up-Behavioral " "Found design unit 1: cdc_up-Behavioral" {  } { { "cdc_up.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/cdc_up.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473315398130 ""} { "Info" "ISGN_ENTITY_NAME" "1 cdc_up " "Found entity 1: cdc_up" {  } { { "cdc_up.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/cdc_up.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473315398130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473315398130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_clock_domain_crossing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_clock_domain_crossing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Clock_Domain_Crossing-Behavioral " "Found design unit 1: tb_Clock_Domain_Crossing-Behavioral" {  } { { "tb_Clock_Domain_Crossing.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/tb_Clock_Domain_Crossing.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473315398135 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Clock_Domain_Crossing " "Found entity 1: tb_Clock_Domain_Crossing" {  } { { "tb_Clock_Domain_Crossing.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/tb_Clock_Domain_Crossing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473315398135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473315398135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock_Domain_Crossing " "Elaborating entity \"Clock_Domain_Crossing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1473315398221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_down cdc_down:\\cdc_down_if:cdc_down_map " "Elaborating entity \"cdc_down\" for hierarchy \"cdc_down:\\cdc_down_if:cdc_down_map\"" {  } { { "Clock_Domain_Crossing.vhd" "\\cdc_down_if:cdc_down_map" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/Clock_Domain_Crossing.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473315398238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_handshake_GPU cdc_down.vhd(24) " "Verilog HDL or VHDL warning at cdc_down.vhd(24): object \"r_handshake_GPU\" assigned a value but never read" {  } { { "cdc_down.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/cdc_down.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473315398266 "|Clock_Domain_Crossing|cdc_down:\cdc_down_if:cdc_down_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_handshake_CPU cdc_down.vhd(51) " "VHDL Process Statement warning at cdc_down.vhd(51): inferring latch(es) for signal or variable \"r_handshake_CPU\", which holds its previous value in one or more paths through the process" {  } { { "cdc_down.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/cdc_down.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1473315398266 "|Clock_Domain_Crossing|cdc_down:\cdc_down_if:cdc_down_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_handshake_CPU cdc_down.vhd(51) " "Inferred latch for \"r_handshake_CPU\" at cdc_down.vhd(51)" {  } { { "cdc_down.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/cdc_down.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473315398267 "|Clock_Domain_Crossing|cdc_down:\cdc_down_if:cdc_down_map"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_data_CPU_valid GND " "Pin \"out_data_CPU_valid\" is stuck at GND" {  } { { "Clock_Domain_Crossing.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/Clock_Domain_Crossing.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1473315399049 "|Clock_Domain_Crossing|out_data_CPU_valid"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1473315399049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1473315399198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1473315399639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473315399639 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data_GPU_valid " "No output dependent on input pin \"in_data_GPU_valid\"" {  } { { "Clock_Domain_Crossing.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/Clock_Domain_Crossing/Clock_Domain_Crossing.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473315399913 "|Clock_Domain_Crossing|in_data_GPU_valid"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1473315399913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1473315399914 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1473315399914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1473315399914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1473315399914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473315399999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 08 01:16:39 2016 " "Processing ended: Thu Sep 08 01:16:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473315399999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473315399999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473315399999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473315399999 ""}
