#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000216c8a64aa0 .scope module, "cpu_test" "cpu_test" 2 6;
 .timescale 0 0;
v00000216c8ac6820_0 .var "clk", 0 0;
v00000216c8ac68c0_0 .net "data_memory_a", 31 0, L_00000216c8a52230;  1 drivers
v00000216c8ac6e60_0 .net "data_memory_rd", 31 0, L_00000216c8a52070;  1 drivers
v00000216c8ac7f40_0 .net "data_memory_wd", 31 0, L_00000216c8a525b0;  1 drivers
v00000216c8ac77c0_0 .net "data_memory_we", 0 0, v00000216c8ab8560_0;  1 drivers
v00000216c8ac7860_0 .var "i_counter", 31 0;
v00000216c8ac66e0_0 .net "instruction_memory_a", 31 0, L_00000216c8a51820;  1 drivers
v00000216c8ac60a0_0 .net "instruction_memory_rd", 31 0, L_00000216c8a52000;  1 drivers
v00000216c8ac63c0_0 .var "mem_counter", 31 0;
v00000216c8ac7c20_0 .net "pc", 31 0, v00000216c8ac2c60_0;  1 drivers
v00000216c8ac7ea0_0 .net "pc_new", 31 0, L_00000216c8ac6c80;  1 drivers
v00000216c8ac7cc0_0 .var "reg_counter", 31 0;
v00000216c8ac7720_0 .net "register_a1", 4 0, L_00000216c8ac74a0;  1 drivers
v00000216c8ac7040_0 .net "register_a2", 4 0, L_00000216c8ac6280;  1 drivers
v00000216c8ac6140_0 .net "register_a3", 4 0, L_00000216c8ac6320;  1 drivers
v00000216c8ac7d60_0 .net "register_rd1", 31 0, L_00000216c8a51e40;  1 drivers
v00000216c8ac79a0_0 .net "register_rd2", 31 0, L_00000216c8a521c0;  1 drivers
v00000216c8ac6780_0 .net "register_wd3", 31 0, L_00000216c8ac6be0;  1 drivers
v00000216c8ac61e0_0 .net "register_we3", 0 0, v00000216c8a576b0_0;  1 drivers
S_00000216c8a64c30 .scope module, "cpu" "mips_cpu" 2 35, 3 5 0, S_00000216c8a64aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 32 "pc";
    .port_info 2 /OUTPUT 32 "pc_new";
    .port_info 3 /OUTPUT 32 "instruction_memory_a";
    .port_info 4 /INOUT 32 "instruction_memory_rd";
    .port_info 5 /OUTPUT 32 "data_memory_a";
    .port_info 6 /INOUT 32 "data_memory_rd";
    .port_info 7 /OUTPUT 1 "data_memory_we";
    .port_info 8 /OUTPUT 32 "data_memory_wd";
    .port_info 9 /OUTPUT 5 "register_a1";
    .port_info 10 /OUTPUT 5 "register_a2";
    .port_info 11 /OUTPUT 5 "register_a3";
    .port_info 12 /OUTPUT 1 "register_we3";
    .port_info 13 /OUTPUT 32 "register_wd3";
    .port_info 14 /INOUT 32 "register_rd1";
    .port_info 15 /INOUT 32 "register_rd2";
L_00000216c8a51820 .functor BUFZ 32, v00000216c8ac2c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000216c8a52230 .functor BUFZ 32, v00000216c8a56e90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000216c8a52540 .functor AND 1, v00000216c8a57610_0, v00000216c8a56f30_0, C4<1>, C4<1>;
L_00000216c8a525b0 .functor BUFZ 32, L_00000216c8a521c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000216c8ab8240_0 .net "ALUControl", 2 0, v00000216c8a574d0_0;  1 drivers
v00000216c8ab82e0_0 .net "ALUResult", 31 0, v00000216c8a56e90_0;  1 drivers
v00000216c8ab9aa0_0 .net "ALUSrc", 0 0, v00000216c8a57570_0;  1 drivers
o00000216c8a67f18 .functor BUFZ 1, C4<z>; HiZ drive
v00000216c8ab8380_0 .net "ALUsrc", 0 0, o00000216c8a67f18;  0 drivers
v00000216c8ab9d20_0 .net "Branch", 0 0, v00000216c8a57610_0;  1 drivers
v00000216c8ab9640_0 .net "PCBranch", 31 0, L_00000216c8ac7b80;  1 drivers
v00000216c8ab89c0_0 .net "PCPlus4", 31 0, L_00000216c8ac6dc0;  1 drivers
v00000216c8ab8a60_0 .net "PCSrc", 0 0, L_00000216c8a52540;  1 drivers
v00000216c8ab9000_0 .net "SrcB", 31 0, L_00000216c8ac6aa0;  1 drivers
v00000216c8ab84c0_0 .net "Zero", 0 0, v00000216c8a56f30_0;  1 drivers
L_00000216c8b401a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000216c8ab87e0_0 .net/2u *"_ivl_2", 31 0, L_00000216c8b401a8;  1 drivers
v00000216c8ab8ce0_0 .net "clk", 0 0, v00000216c8ac6820_0;  1 drivers
v00000216c8ab9b40_0 .net "data_memory_a", 31 0, L_00000216c8a52230;  alias, 1 drivers
v00000216c8ab8ec0_0 .net "data_memory_rd", 31 0, L_00000216c8a52070;  alias, 1 drivers
v00000216c8ab8b00_0 .net "data_memory_wd", 31 0, L_00000216c8a525b0;  alias, 1 drivers
v00000216c8ab8ba0_0 .net "data_memory_we", 0 0, v00000216c8ab8560_0;  alias, 1 drivers
v00000216c8ab8c40_0 .net "extend_imm", 31 0, L_00000216c8ac65a0;  1 drivers
v00000216c8ab8d80_0 .net "f_15to11", 4 0, L_00000216c8ac7ae0;  1 drivers
v00000216c8ab8e20_0 .net "f_20to16", 4 0, L_00000216c8ac6500;  1 drivers
v00000216c8ab8f60_0 .net "funct", 5 0, L_00000216c8ac7220;  1 drivers
v00000216c8ab96e0_0 .net "imm", 15 0, L_00000216c8ac7a40;  1 drivers
v00000216c8ac35c0_0 .net "instruction_memory_a", 31 0, L_00000216c8a51820;  alias, 1 drivers
v00000216c8ac28a0_0 .net "instruction_memory_rd", 31 0, L_00000216c8a52000;  alias, 1 drivers
v00000216c8ac3c00_0 .net "memToReg", 0 0, v00000216c8ab9e60_0;  1 drivers
v00000216c8ac37a0_0 .net "opcode", 5 0, L_00000216c8ac6b40;  1 drivers
v00000216c8ac2300_0 .net "pc", 31 0, v00000216c8ac2c60_0;  alias, 1 drivers
v00000216c8ac3840_0 .net "pc_new", 31 0, L_00000216c8ac6c80;  alias, 1 drivers
v00000216c8ac30c0_0 .net "regDST", 0 0, v00000216c8ab91e0_0;  1 drivers
v00000216c8ac3200_0 .net "register_a1", 4 0, L_00000216c8ac74a0;  alias, 1 drivers
v00000216c8ac3340_0 .net "register_a2", 4 0, L_00000216c8ac6280;  alias, 1 drivers
v00000216c8ac2120_0 .net "register_a3", 4 0, L_00000216c8ac6320;  alias, 1 drivers
v00000216c8ac29e0_0 .net "register_rd1", 31 0, L_00000216c8a51e40;  alias, 1 drivers
v00000216c8ac2940_0 .net "register_rd2", 31 0, L_00000216c8a521c0;  alias, 1 drivers
v00000216c8ac3700_0 .net "register_wd3", 31 0, L_00000216c8ac6be0;  alias, 1 drivers
v00000216c8ac3020_0 .net "register_we3", 0 0, v00000216c8a576b0_0;  alias, 1 drivers
v00000216c8ac21c0_0 .net "shl_imm", 31 0, L_00000216c8ac6640;  1 drivers
L_00000216c8ac6dc0 .arith/sum 32, v00000216c8ac2c60_0, L_00000216c8b401a8;
L_00000216c8ac6b40 .part L_00000216c8a52000, 26, 6;
L_00000216c8ac7220 .part L_00000216c8a52000, 0, 6;
L_00000216c8ac74a0 .part L_00000216c8a52000, 21, 5;
L_00000216c8ac6280 .part L_00000216c8a52000, 16, 5;
L_00000216c8ac7a40 .part L_00000216c8a52000, 0, 16;
L_00000216c8ac6500 .part L_00000216c8a52000, 16, 5;
L_00000216c8ac7ae0 .part L_00000216c8a52000, 11, 5;
L_00000216c8ac7b80 .arith/sum 32, L_00000216c8ac6dc0, L_00000216c8ac6640;
S_00000216c8a15e20 .scope module, "alu_name" "alu" 3 67, 4 1 0, S_00000216c8a64c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "res";
    .port_info 4 /OUTPUT 1 "zero";
v00000216c8a57390_0 .net "ALUControl", 2 0, v00000216c8a574d0_0;  alias, 1 drivers
v00000216c8a56d50_0 .net "a", 31 0, L_00000216c8a51e40;  alias, 1 drivers
v00000216c8a56df0_0 .net "b", 31 0, L_00000216c8ac6aa0;  alias, 1 drivers
v00000216c8a56e90_0 .var "res", 31 0;
v00000216c8a56f30_0 .var "zero", 0 0;
E_00000216c8a54120 .event anyedge, v00000216c8a57390_0, v00000216c8a56d50_0, v00000216c8a56df0_0;
S_00000216c8a15fb0 .scope module, "control_unit" "ctr_unit" 3 47, 5 1 0, S_00000216c8a64c30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "memToReg";
    .port_info 3 /OUTPUT 1 "memWrite";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 3 "ALUControl";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "regDST";
    .port_info 8 /OUTPUT 1 "RegWrite";
v00000216c8a574d0_0 .var "ALUControl", 2 0;
v00000216c8a57570_0 .var "ALUSrc", 0 0;
v00000216c8a57610_0 .var "Branch", 0 0;
v00000216c8a576b0_0 .var "RegWrite", 0 0;
v00000216c8ab9dc0_0 .net "funct", 5 0, L_00000216c8ac7220;  alias, 1 drivers
v00000216c8ab9e60_0 .var "memToReg", 0 0;
v00000216c8ab8560_0 .var "memWrite", 0 0;
v00000216c8ab9a00_0 .net "opcode", 5 0, L_00000216c8ac6b40;  alias, 1 drivers
v00000216c8ab91e0_0 .var "regDST", 0 0;
E_00000216c8a54860 .event anyedge, v00000216c8ab9a00_0, v00000216c8ab9dc0_0;
S_00000216c8a3dd30 .scope module, "mux2_32_1" "mux2_32" 3 80, 6 28 0, S_00000216c8a64c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v00000216c8ab8100_0 .net "a", 0 0, L_00000216c8a52540;  alias, 1 drivers
v00000216c8ab86a0_0 .net "d0", 31 0, L_00000216c8ac6dc0;  alias, 1 drivers
v00000216c8ab95a0_0 .net "d1", 31 0, L_00000216c8ac7b80;  alias, 1 drivers
v00000216c8ab8600_0 .net "out", 31 0, L_00000216c8ac6c80;  alias, 1 drivers
L_00000216c8ac6c80 .functor MUXZ 32, L_00000216c8ac6dc0, L_00000216c8ac7b80, L_00000216c8a52540, C4<>;
S_00000216c8a3dec0 .scope module, "mux2_32_2" "mux2_32" 3 63, 6 28 0, S_00000216c8a64c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v00000216c8ab9780_0 .net "a", 0 0, o00000216c8a67f18;  alias, 0 drivers
v00000216c8ab8880_0 .net "d0", 31 0, L_00000216c8a521c0;  alias, 1 drivers
v00000216c8ab8060_0 .net "d1", 31 0, L_00000216c8ac65a0;  alias, 1 drivers
v00000216c8ab8420_0 .net "out", 31 0, L_00000216c8ac6aa0;  alias, 1 drivers
L_00000216c8ac6aa0 .functor MUXZ 32, L_00000216c8a521c0, L_00000216c8ac65a0, o00000216c8a67f18, C4<>;
S_00000216c8b3df70 .scope module, "mux2_32_3" "mux2_32" 3 78, 6 28 0, S_00000216c8a64c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v00000216c8ab9820_0 .net "a", 0 0, v00000216c8ab9e60_0;  alias, 1 drivers
v00000216c8ab90a0_0 .net "d0", 31 0, L_00000216c8a52230;  alias, 1 drivers
v00000216c8ab9c80_0 .net "d1", 31 0, L_00000216c8a52070;  alias, 1 drivers
v00000216c8ab93c0_0 .net "out", 31 0, L_00000216c8ac6be0;  alias, 1 drivers
L_00000216c8ac6be0 .functor MUXZ 32, L_00000216c8a52230, L_00000216c8a52070, v00000216c8ab9e60_0, C4<>;
S_00000216c8b3e100 .scope module, "mux2_5_name" "mux2_5" 3 51, 6 36 0, S_00000216c8a64c30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 5 "out";
v00000216c8ab8740_0 .net "a", 0 0, v00000216c8ab91e0_0;  alias, 1 drivers
v00000216c8ab9be0_0 .net "d0", 4 0, L_00000216c8ac6280;  alias, 1 drivers
v00000216c8ab81a0_0 .net "d1", 4 0, L_00000216c8ac7ae0;  alias, 1 drivers
v00000216c8ab9140_0 .net "out", 4 0, L_00000216c8ac6320;  alias, 1 drivers
L_00000216c8ac6320 .functor MUXZ 5, L_00000216c8ac6280, L_00000216c8ac7ae0, v00000216c8ab91e0_0, C4<>;
S_00000216c8b3c970 .scope module, "shl_2_name" "shl_2" 3 57, 6 12 0, S_00000216c8a64c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v00000216c8ab9280_0 .net *"_ivl_1", 29 0, L_00000216c8ac6f00;  1 drivers
L_00000216c8b401f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000216c8ab9f00_0 .net/2u *"_ivl_2", 1 0, L_00000216c8b401f0;  1 drivers
v00000216c8ab98c0_0 .net "in", 31 0, L_00000216c8ac65a0;  alias, 1 drivers
v00000216c8ab9320_0 .net "out", 31 0, L_00000216c8ac6640;  alias, 1 drivers
L_00000216c8ac6f00 .part L_00000216c8ac65a0, 0, 30;
L_00000216c8ac6640 .concat [ 2 30 0 0], L_00000216c8b401f0, L_00000216c8ac6f00;
S_00000216c8b3cb00 .scope module, "sign_extend_name" "sign_extend" 3 56, 6 3 0, S_00000216c8a64c30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v00000216c8ab9460_0 .net *"_ivl_1", 0 0, L_00000216c8ac6460;  1 drivers
v00000216c8ab9500_0 .net *"_ivl_2", 15 0, L_00000216c8ac75e0;  1 drivers
v00000216c8ab9960_0 .net "in", 15 0, L_00000216c8ac7a40;  alias, 1 drivers
v00000216c8ab8920_0 .net "out", 31 0, L_00000216c8ac65a0;  alias, 1 drivers
L_00000216c8ac6460 .part L_00000216c8ac7a40, 15, 1;
LS_00000216c8ac75e0_0_0 .concat [ 1 1 1 1], L_00000216c8ac6460, L_00000216c8ac6460, L_00000216c8ac6460, L_00000216c8ac6460;
LS_00000216c8ac75e0_0_4 .concat [ 1 1 1 1], L_00000216c8ac6460, L_00000216c8ac6460, L_00000216c8ac6460, L_00000216c8ac6460;
LS_00000216c8ac75e0_0_8 .concat [ 1 1 1 1], L_00000216c8ac6460, L_00000216c8ac6460, L_00000216c8ac6460, L_00000216c8ac6460;
LS_00000216c8ac75e0_0_12 .concat [ 1 1 1 1], L_00000216c8ac6460, L_00000216c8ac6460, L_00000216c8ac6460, L_00000216c8ac6460;
L_00000216c8ac75e0 .concat [ 4 4 4 4], LS_00000216c8ac75e0_0_0, LS_00000216c8ac75e0_0_4, LS_00000216c8ac75e0_0_8, LS_00000216c8ac75e0_0_12;
L_00000216c8ac65a0 .concat [ 16 16 0 0], L_00000216c8ac7a40, L_00000216c8ac75e0;
S_00000216c8a3d2b0 .scope module, "cpu_data_memory" "data_memory" 2 20, 7 1 0, S_00000216c8a64aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_00000216c8a52070 .functor BUFZ 32, L_00000216c8ac7e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000216c8ac2e40_0 .net *"_ivl_0", 31 0, L_00000216c8ac7e00;  1 drivers
L_00000216c8b400d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000216c8ac2ee0_0 .net/2u *"_ivl_2", 31 0, L_00000216c8b400d0;  1 drivers
v00000216c8ac2440_0 .net *"_ivl_4", 31 0, L_00000216c8ac7180;  1 drivers
v00000216c8ac3d40_0 .net "a", 31 0, L_00000216c8a52230;  alias, 1 drivers
v00000216c8ac2da0_0 .net "clk", 0 0, v00000216c8ac6820_0;  alias, 1 drivers
v00000216c8ac38e0_0 .var/i "i", 31 0;
v00000216c8ac2080 .array "ram", 2047 0, 31 0;
v00000216c8ac3ac0_0 .net "rd", 31 0, L_00000216c8a52070;  alias, 1 drivers
v00000216c8ac2f80_0 .net "wd", 31 0, L_00000216c8a525b0;  alias, 1 drivers
v00000216c8ac3ca0_0 .net "we", 0 0, v00000216c8ab8560_0;  alias, 1 drivers
E_00000216c8a541e0 .event posedge, v00000216c8ab8ce0_0;
L_00000216c8ac7e00 .array/port v00000216c8ac2080, L_00000216c8ac7180;
L_00000216c8ac7180 .arith/div 32, L_00000216c8a52230, L_00000216c8b400d0;
S_00000216c8a39f00 .scope module, "cpu_instruction_memory" "instruction_memory" 2 12, 7 34 0, S_00000216c8a64aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_00000216c8a52000 .functor BUFZ 32, L_00000216c8ac70e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000216c8ac3980_0 .net *"_ivl_0", 31 0, L_00000216c8ac70e0;  1 drivers
L_00000216c8b40088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000216c8ac3160_0 .net/2u *"_ivl_2", 31 0, L_00000216c8b40088;  1 drivers
v00000216c8ac33e0_0 .net *"_ivl_4", 31 0, L_00000216c8ac6960;  1 drivers
v00000216c8ac32a0_0 .net "a", 31 0, L_00000216c8a51820;  alias, 1 drivers
v00000216c8ac2260 .array "ram", 63 0, 31 0;
v00000216c8ac3480_0 .net "rd", 31 0, L_00000216c8a52000;  alias, 1 drivers
L_00000216c8ac70e0 .array/port v00000216c8ac2260, L_00000216c8ac6960;
L_00000216c8ac6960 .arith/div 32, L_00000216c8a51820, L_00000216c8b40088;
S_00000216c8a3a090 .scope module, "cpu_register" "register_file" 2 26, 8 1 0, S_00000216c8a64aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_00000216c8a51e40 .functor BUFZ 32, L_00000216c8ac7900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000216c8a521c0 .functor BUFZ 32, L_00000216c8ac7680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000216c8ac3de0_0 .net *"_ivl_0", 31 0, L_00000216c8ac7900;  1 drivers
v00000216c8ac3a20_0 .net *"_ivl_10", 6 0, L_00000216c8ac6d20;  1 drivers
L_00000216c8b40160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000216c8ac23a0_0 .net *"_ivl_13", 1 0, L_00000216c8b40160;  1 drivers
v00000216c8ac3e80_0 .net *"_ivl_2", 6 0, L_00000216c8ac6a00;  1 drivers
L_00000216c8b40118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000216c8ac2760_0 .net *"_ivl_5", 1 0, L_00000216c8b40118;  1 drivers
v00000216c8ac3b60_0 .net *"_ivl_8", 31 0, L_00000216c8ac7680;  1 drivers
v00000216c8ac2d00_0 .net "a1", 4 0, L_00000216c8ac74a0;  alias, 1 drivers
v00000216c8ac24e0_0 .net "a2", 4 0, L_00000216c8ac6280;  alias, 1 drivers
v00000216c8ac2a80_0 .net "a3", 4 0, L_00000216c8ac6320;  alias, 1 drivers
v00000216c8ac3520_0 .net "clk", 0 0, v00000216c8ac6820_0;  alias, 1 drivers
v00000216c8ac3f20_0 .var/i "i", 31 0;
v00000216c8ac2580 .array "mem", 31 0, 31 0;
v00000216c8ac3660_0 .net "rd1", 31 0, L_00000216c8a51e40;  alias, 1 drivers
v00000216c8ac2620_0 .net "rd2", 31 0, L_00000216c8a521c0;  alias, 1 drivers
v00000216c8ac26c0_0 .net "wd3", 31 0, L_00000216c8ac6be0;  alias, 1 drivers
v00000216c8ac2800_0 .net "we3", 0 0, v00000216c8a576b0_0;  alias, 1 drivers
L_00000216c8ac7900 .array/port v00000216c8ac2580, L_00000216c8ac6a00;
L_00000216c8ac6a00 .concat [ 5 2 0 0], L_00000216c8ac74a0, L_00000216c8b40118;
L_00000216c8ac7680 .array/port v00000216c8ac2580, L_00000216c8ac6d20;
L_00000216c8ac6d20 .concat [ 5 2 0 0], L_00000216c8ac6280, L_00000216c8b40160;
S_00000216c8a45af0 .scope module, "program_counter" "d_flop" 2 18, 9 1 0, S_00000216c8a64aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "q";
v00000216c8ac2b20_0 .net "clk", 0 0, v00000216c8ac6820_0;  alias, 1 drivers
v00000216c8ac2bc0_0 .net "d", 31 0, L_00000216c8ac6c80;  alias, 1 drivers
v00000216c8ac2c60_0 .var "q", 31 0;
    .scope S_00000216c8a39f00;
T_0 ;
    %vpi_call 7 45 "$readmemb", "arith.dat", v00000216c8ac2260 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000216c8a45af0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000216c8ac2c60_0, 0;
    %end;
    .thread T_1;
    .scope S_00000216c8a45af0;
T_2 ;
    %wait E_00000216c8a541e0;
    %load/vec4 v00000216c8ac2bc0_0;
    %assign/vec4 v00000216c8ac2c60_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000216c8a3d2b0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216c8ac38e0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000216c8ac38e0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000216c8ac38e0_0;
    %store/vec4a v00000216c8ac2080, 4, 0;
    %load/vec4 v00000216c8ac38e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000216c8ac38e0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_00000216c8a3d2b0;
T_4 ;
    %wait E_00000216c8a541e0;
    %load/vec4 v00000216c8ac3ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000216c8ac2f80_0;
    %load/vec4 v00000216c8ac3d40_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %store/vec4a v00000216c8ac2080, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000216c8a3a090;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216c8ac3f20_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000216c8ac3f20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000216c8ac3f20_0;
    %store/vec4a v00000216c8ac2580, 4, 0;
    %load/vec4 v00000216c8ac3f20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000216c8ac3f20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000216c8a3a090;
T_6 ;
    %wait E_00000216c8a541e0;
    %load/vec4 v00000216c8ac2800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000216c8ac26c0_0;
    %load/vec4 v00000216c8ac2a80_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000216c8ac2580, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000216c8a15fb0;
T_7 ;
    %wait E_00000216c8a54860;
    %delay 1, 0;
    %load/vec4 v00000216c8ab9a00_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216c8a576b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216c8ab91e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216c8a57570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216c8a57610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216c8ab8560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216c8ab9e60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000216c8a574d0_0, 0, 3;
T_7.0 ;
    %load/vec4 v00000216c8ab9a00_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216c8a576b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216c8a57570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216c8a57610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216c8ab8560_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000216c8a574d0_0, 0, 3;
T_7.2 ;
    %load/vec4 v00000216c8ab9a00_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216c8a576b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216c8a57570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216c8a57610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216c8ab8560_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000216c8a574d0_0, 0, 3;
T_7.4 ;
    %load/vec4 v00000216c8ab9a00_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216c8a576b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216c8ab91e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216c8a57570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216c8a57610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216c8ab8560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216c8ab9e60_0, 0;
    %load/vec4 v00000216c8ab9dc0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000216c8a574d0_0, 0;
T_7.8 ;
    %load/vec4 v00000216c8ab9dc0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000216c8a574d0_0, 0;
T_7.10 ;
    %load/vec4 v00000216c8ab9dc0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000216c8a574d0_0, 0;
T_7.12 ;
    %load/vec4 v00000216c8ab9dc0_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000216c8a574d0_0, 0;
T_7.14 ;
    %load/vec4 v00000216c8ab9dc0_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000216c8a574d0_0, 0;
T_7.16 ;
T_7.6 ;
    %load/vec4 v00000216c8ab9a00_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216c8a57570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216c8a576b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216c8ab9e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216c8ab91e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216c8ab8560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216c8a57610_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000216c8a574d0_0, 0;
T_7.18 ;
    %load/vec4 v00000216c8ab9a00_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216c8a57570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216c8a576b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216c8ab9e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216c8ab91e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216c8ab8560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216c8a57610_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000216c8a574d0_0, 0;
T_7.20 ;
    %delay 1, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000216c8a15e20;
T_8 ;
    %wait E_00000216c8a54120;
    %delay 1, 0;
    %load/vec4 v00000216c8a57390_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000216c8a56d50_0;
    %load/vec4 v00000216c8a56df0_0;
    %and;
    %store/vec4 v00000216c8a56e90_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000216c8a57390_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000216c8a56d50_0;
    %load/vec4 v00000216c8a56df0_0;
    %or;
    %store/vec4 v00000216c8a56e90_0, 0, 32;
T_8.2 ;
    %load/vec4 v00000216c8a57390_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v00000216c8a56d50_0;
    %load/vec4 v00000216c8a56df0_0;
    %add;
    %store/vec4 v00000216c8a56e90_0, 0, 32;
T_8.4 ;
    %load/vec4 v00000216c8a57390_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v00000216c8a56d50_0;
    %load/vec4 v00000216c8a56df0_0;
    %sub;
    %store/vec4 v00000216c8a56e90_0, 0, 32;
T_8.6 ;
    %load/vec4 v00000216c8a57390_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v00000216c8a56d50_0;
    %load/vec4 v00000216c8a56df0_0;
    %cmp/u;
    %jmp/0xz  T_8.10, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000216c8a56e90_0, 0, 32;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216c8a56e90_0, 0, 32;
T_8.11 ;
T_8.8 ;
    %load/vec4 v00000216c8a56d50_0;
    %load/vec4 v00000216c8a56df0_0;
    %sub;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216c8a56f30_0, 0, 1;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216c8a56f30_0, 0, 1;
T_8.13 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000216c8a64c30;
T_9 ;
    %vpi_call 3 83 "$monitor", "pc_new = %d, register_a1=%d, r=%d", v00000216c8ac3840_0, v00000216c8ac2120_0, v00000216c8ac3020_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000216c8a64aa0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216c8ac7860_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000216c8ac7860_0;
    %cmpi/u 1100, 0, 32;
    %jmp/0xz T_10.1, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216c8ac6820_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216c8ac6820_0, 0, 1;
    %load/vec4 v00000216c8ac7860_0;
    %addi 1, 0, 32;
    %store/vec4 v00000216c8ac7860_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216c8ac7cc0_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000216c8ac7cc0_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_call 2 64 "$display", "Register: %d, value: %d", v00000216c8ac7cc0_0, &A<v00000216c8ac2580, v00000216c8ac7cc0_0 > {0 0 0};
    %load/vec4 v00000216c8ac7cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000216c8ac7cc0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216c8ac63c0_0, 0, 32;
T_10.4 ;
    %load/vec4 v00000216c8ac63c0_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_10.5, 5;
    %load/vec4 v00000216c8ac63c0_0;
    %muli 4, 0, 32;
    %vpi_call 2 68 "$display", "Addr: %d, value: %d", S<0,vec4,u32>, &A<v00000216c8ac2080, v00000216c8ac63c0_0 > {1 0 0};
    %load/vec4 v00000216c8ac63c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000216c8ac63c0_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu_test.v";
    "./mips_cpu.v";
    "./ALU.v";
    "./Control_Unit.v";
    "./util.v";
    "./memory.v";
    "./register_file.v";
    "./d_flop.v";
