-- Copyright (C) 2022  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 21.1 (Build Build 850 06/23/2022)
-- Created on Tue Nov 29 03:39:17 2022

COMPONENT lcd_timing_controller
	PORT
	(
		iCLK		:	 IN STD_LOGIC;
		iRST_n		:	 IN STD_LOGIC;
		oHD		:	 OUT STD_LOGIC;
		oVD		:	 OUT STD_LOGIC;
		oDEN		:	 OUT STD_LOGIC;
		oLCD_R		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		oLCD_G		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		oLCD_B		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		iDISPLAY_MODE		:	 IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		led		:	 OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
		odisplay3		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		odisplay4		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		odisplay5		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		oCount0		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		oCount1		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
	);
END COMPONENT;