<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Standard for Static Component Interconnection Test Protocol and Architecture</title>
  <title type="main" format="text/plain">IEEE Standard for Static Component Interconnection Test Protocol and Architecture</title>
  <uri type="src">https://ieeexplore.ieee.org/document/5930310</uri>
  <docidentifier type="IEEE">IEEE Std 1581-2011</docidentifier>
  <docidentifier type="ISBN">978-0-7381-6613-1</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2011.5930310</docidentifier>
  <docnumber>1581-2011</docnumber>
  <date type="updated">
    <on>2011-11-07</on>
  </date>
  <date type="created">
    <on>2011</on>
  </date>
  <date type="issued">
    <on>2011-03-31</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city/>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">IEEE Std 1581 defines a low-cost method for testing the interconnection of discrete, complex memory integrated circuits (ICs) where additional pins for testing are not available and implementing boundary scan (IEEE Std 1149.1&amp;amp;#x2122;) is not feasible. This standard describes the implementation rules for the test logic and test mode access/exit methods in compliant ICs. The standard is limited to the behavioral description of the implementation and will not include the technical design for the test logic or test mode control circuitry.</abstract>
  <abstract format="text/plain" language="en" script="Latn">IEEE Std 1581 defines a low-cost method for testing the interconnection of discrete, complex memory integrated circuits (ICs) where additional pins for testing are not available and implementing boundary scan (IEEE Std 1149.1(TM)) is not feasible. This standard describes the implementation rules for the test logic and test mode access/exit methods in compliant ICs. The standard is limited to the behavioral description of the implementation and will not include the technical design for the test logic or test mode control circuitry.</abstract>
  <copyright>
    <from>2011</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>IEEE standards</keyword>
  <keyword>Integrated circuit interconnections</keyword>
  <keyword>Printed circuits</keyword>
  <keyword>SDRAM</keyword>
  <keyword>Memory architecture</keyword>
  <keyword>Interconnected systems</keyword>
  <keyword>board test</keyword>
  <keyword>connectivity test</keyword>
  <keyword>IEEE 1581</keyword>
  <keyword>integrated circuit</keyword>
  <keyword>interconnect test</keyword>
  <keyword>interconnection test</keyword>
  <keyword>memory device</keyword>
  <keyword>test logic</keyword>
  <keyword>test mode</keyword>
  <keyword>transparent test mode</keyword>
</bibdata>