# Design of a Lightweight Cryptographic Processor Integrating ASCON-128 on FPGA for IoT-Security
FPGA-based SystemVerilog implementation of ASCON-128 authenticated encryption algorithm, compatible with Intel DE10-Lite and NIOS II SoC integration.


# ASCON-128 FPGA Implementation (SystemVerilog)

![License](https://img.shields.io/badge/license-CC0-blue.svg)
![Platform](https://img.shields.io/badge/platform-FPGA%20DE10--Lite-blue)
![Language](https://img.shields.io/badge/language-SystemVerilog-orange)

This repository provides a modular SystemVerilog implementation of the **ASCON-128** lightweight authenticated encryption algorithm, targeting FPGA platforms (e.g., Intel DE10-Lite). It is developed for learning, research, and integration into embedded secure systems, supporting simulation, synthesis, and SoC integration via Avalon-MM or NIOS II.

---

## ğŸ” What is ASCON?

**ASCON-128** is a lightweight Authenticated Encryption with Associated Data (AEAD) algorithm selected as the primary choice in the [NIST Lightweight Cryptography Standardization Project](https://csrc.nist.gov/projects/lightweight-cryptography). It offers high efficiency in hardware-constrained environments such as IoT and embedded systems.

---

## ğŸ“ Project Structure

```
ASCON_FPGA/
â”œâ”€â”€ rtl/                   # SystemVerilog source code
â”‚   â”œâ”€â”€ ascon_core.sv      # Main ASCON datapath + FSM
â”‚   â”œâ”€â”€ ascon_fsm_control.sv
â”‚   â”œâ”€â”€ ascon_datapath.sv
â”‚   â”œâ”€â”€ asconp_round_fsm.sv
â”‚   â”œâ”€â”€ config.sv
â”‚   â””â”€â”€ functions.sv
â”œâ”€â”€ sim/                   # Testbenches
â”‚   â””â”€â”€ tb_ascon_top.sv
â”œâ”€â”€ quartus/               # Quartus project for DE10-Lite
â”‚   â”œâ”€â”€ *.qpf, *.qsf       # Project files
â”‚   â””â”€â”€ pin_assignments.tcl
â”œâ”€â”€ nios_integration/      # (Optional) NIOS II and Avalon-MM wrapper
â”‚   â””â”€â”€ ascon_wrapper.sv
â”œâ”€â”€ hls/                   # (Optional) ASCON in C for Intel HLS
â”‚   â”œâ”€â”€ ascon_top.cpp
â”‚   â”œâ”€â”€ ascon128_core.cpp
â”‚   â””â”€â”€ ascon128_permutation.cpp
â””â”€â”€ README.md              # Project documentation
```

---

## âš™ï¸ Features

- âœ… Full ASCON-128 compliant encryption and decryption
- âœ… Modular FSM and datapath separation
- âœ… Padded input for variable-length messages
- âœ… Configurable rate, rounds, and key size via `config.sv`
- âœ… Compatible with QuestaSim / ModelSim
- âœ… Synthesis-ready for Intel Quartus Prime Lite (e.g., DE10-Lite)
- ğŸš€ Optional Avalon-MM Wrapper for SoC integration (NIOS II)
- ğŸ”§ Optional C++ HLS version for comparison and prototyping

---

## ğŸ§ª Simulation

### Requirements

- Intel **Questa Intel Starter Edition**
- `SystemVerilog` support

### Steps

```sh
cd sim/
vsim -do simulate.do
```

> You can also use `ModelSim` or `QuestaSim` to open the waveform (`.vcd` or `.wlf`) for debugging.

---

## ğŸ”¨ Synthesis on Quartus

### Requirements

- Intel Quartus Prime Lite Edition 18.1+
- Target Board: **DE10-Lite (Cyclone V)**

### Steps

1. Open the project in `quartus/` directory.
2. Assign the pins using `pin_assignments.tcl`.
3. Compile the project.
4. Upload `.sof` file to DE10-Lite using Programmer.

---

## ğŸ§© Avalon-MM Wrapper (Optional)

To integrate ASCON core with a soft-core CPU like **NIOS II**, the `ascon_wrapper.sv` exposes a memory-mapped interface compatible with Avalon-MM.

- Accessible from C code via NIOS II Eclipse toolchain
- Support for memory-mapped control registers (`CSR`)
- Supports: `start`, `done`, `data_in`, `data_out`, `key`, `nonce`

ğŸ“Œ See [`nios_integration/`] folder for details.

---

## âš¡ HLS Implementation (Optional)

A reference C++ version of ASCON-128 is included for High-Level Synthesis (Intel HLS).

### Compile with Intel HLS Compiler:

```sh
i++ -march=CycloneV -o build_ascon ascon_top.cpp ascon128_core.cpp ascon128_permutation.cpp
```

> Make sure `INTELFPGA_HLS_ROOT` is set properly.

---

## ğŸ“š References

- [NIST Lightweight Cryptography](https://csrc.nist.gov/projects/lightweight-cryptography)
- [ASCON Specification v1.2](https://ascon.iaik.tugraz.at/)
- [Robert Primas â€“ SystemVerilog ASCON](https://rprimas.github.io)

---

## ğŸ“œ License

This project is released under [Creative Commons CC0 1.0](https://creativecommons.org/publicdomain/zero/1.0/). Use freely for academic, research, and commercial purposes.

---

## ğŸ‘¨â€ğŸ’» Author

**Vu Hieu Hoang**  
Embedded Security Engineer | FPGA | AIoT  
[LinkedIn](https://www.linkedin.com/) | [GitHub](https://github.com/)

---

## ğŸŒŸ Contribution

Pull requests, feedback, and issue reports are welcome!
