<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2021.1" CL="3247384" TimeStamp="Thu May  5 17:14:22 2022"/>
  <DSA Vendor="xilinx" BoardId="ZCU102" Name="dynamic" VersionMajor="0" VersionMinor="1" Description="" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="false" DefaultOutputType="xclbin">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="pfm_top_wrapper"/>
    <Board Name="xilinx.com:zcu102:3.4" Vendor="xilinx.com" Part="xczu9eg-ffvb1156-2-e" BoardPart="xilinx.com:zcu102:part0:3.4">
      <Memories>
        <Memory Name="mem0" Type="ddr4" Size="2GB" LowestAddress="0" HighestAddress="0"/>
      </Memories>
      <Images>
        <Img Type="HDPI" File="zcu102_board.jpeg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynquplus:xczu9eg:ffvb1156:-2:e">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60" InstancePath="pfm_top_i/dynamic_region" DRBDName="pfm_dynamic.bd"/>
      </Device>
    </Devices>
    <Files>
      <File Type="PRE_SYS_LINK_OVERLAY_TCL" Name="tcl_hooks/dynamic_prelink.tcl"/>
      <File Type="POST_SYS_LINK_OVERLAY_TCL" Name="tcl_hooks/dynamic_postlink.tcl"/>
      <File Type="HPFM" Name="hw_emu.hpfm"/>
      <File Type="REBUILD_TCL" Name="prj/rebuild.tcl"/>
      <File Type="TOP_BD" Name="prj/xilinx_zcu102_dynamic_0_1.srcs/sources_1/bd/pfm_top/pfm_top.bd"/>
      <File Type="BOARD_REPO_PATH" Name="board"/>
    </Files>
  </DSA>
</Root>
