<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2556pt" height="545pt"
 viewBox="0.00 0.00 2556.00 545.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 541)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-541 2552,-541 2552,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2528,-8 2528,-8 2534,-8 2540,-14 2540,-20 2540,-20 2540,-517 2540,-517 2540,-523 2534,-529 2528,-529 2528,-529 20,-529 20,-529 14,-529 8,-523 8,-517 8,-517 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1274" y="-513.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1274" y="-498.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2520,-16 2520,-16 2526,-16 2532,-22 2532,-28 2532,-28 2532,-471 2532,-471 2532,-477 2526,-483 2520,-483 2520,-483 28,-483 28,-483 22,-483 16,-477 16,-471 16,-471 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1274" y="-467.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1274" y="-452.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M572,-24C572,-24 1526,-24 1526,-24 1532,-24 1538,-30 1538,-36 1538,-36 1538,-380 1538,-380 1538,-386 1532,-392 1526,-392 1526,-392 572,-392 572,-392 566,-392 560,-386 560,-380 560,-380 560,-36 560,-36 560,-30 566,-24 572,-24"/>
<text text-anchor="middle" x="1049" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="1049" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1166,-147C1166,-147 1518,-147 1518,-147 1524,-147 1530,-153 1530,-159 1530,-159 1530,-334 1530,-334 1530,-340 1524,-346 1518,-346 1518,-346 1166,-346 1166,-346 1160,-346 1154,-340 1154,-334 1154,-334 1154,-159 1154,-159 1154,-153 1160,-147 1166,-147"/>
<text text-anchor="middle" x="1342" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1342" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;size=64&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1358,-155C1358,-155 1510,-155 1510,-155 1516,-155 1522,-161 1522,-167 1522,-167 1522,-288 1522,-288 1522,-294 1516,-300 1510,-300 1510,-300 1358,-300 1358,-300 1352,-300 1346,-294 1346,-288 1346,-288 1346,-167 1346,-167 1346,-161 1352,-155 1358,-155"/>
<text text-anchor="middle" x="1434" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1434" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1366,-163C1366,-163 1502,-163 1502,-163 1508,-163 1514,-169 1514,-175 1514,-175 1514,-242 1514,-242 1514,-248 1508,-254 1502,-254 1502,-254 1366,-254 1366,-254 1360,-254 1354,-248 1354,-242 1354,-242 1354,-175 1354,-175 1354,-169 1360,-163 1366,-163"/>
<text text-anchor="middle" x="1434" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1434" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;size=64&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1174,-155C1174,-155 1326,-155 1326,-155 1332,-155 1338,-161 1338,-167 1338,-167 1338,-288 1338,-288 1338,-294 1332,-300 1326,-300 1326,-300 1174,-300 1174,-300 1168,-300 1162,-294 1162,-288 1162,-288 1162,-167 1162,-167 1162,-161 1168,-155 1174,-155"/>
<text text-anchor="middle" x="1250" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1250" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1182,-163C1182,-163 1318,-163 1318,-163 1324,-163 1330,-169 1330,-175 1330,-175 1330,-242 1330,-242 1330,-248 1324,-254 1318,-254 1318,-254 1182,-254 1182,-254 1176,-254 1170,-248 1170,-242 1170,-242 1170,-175 1170,-175 1170,-169 1176,-163 1182,-163"/>
<text text-anchor="middle" x="1250" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1250" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust79" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust79"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M968,-32C968,-32 1130,-32 1130,-32 1136,-32 1142,-38 1142,-44 1142,-44 1142,-111 1142,-111 1142,-117 1136,-123 1130,-123 1130,-123 968,-123 968,-123 962,-123 956,-117 956,-111 956,-111 956,-44 956,-44 956,-38 962,-32 968,-32"/>
<text text-anchor="middle" x="1049" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1049" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust85"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M774,-32C774,-32 936,-32 936,-32 942,-32 948,-38 948,-44 948,-44 948,-111 948,-111 948,-117 942,-123 936,-123 936,-123 774,-123 774,-123 768,-123 762,-117 762,-111 762,-111 762,-44 762,-44 762,-38 768,-32 774,-32"/>
<text text-anchor="middle" x="855" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="855" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust91" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust91"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1356,-32C1356,-32 1518,-32 1518,-32 1524,-32 1530,-38 1530,-44 1530,-44 1530,-111 1530,-111 1530,-117 1524,-123 1518,-123 1518,-123 1356,-123 1356,-123 1350,-123 1344,-117 1344,-111 1344,-111 1344,-44 1344,-44 1344,-38 1350,-32 1356,-32"/>
<text text-anchor="middle" x="1437" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1437" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust97"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1162,-32C1162,-32 1324,-32 1324,-32 1330,-32 1336,-38 1336,-44 1336,-44 1336,-111 1336,-111 1336,-117 1330,-123 1324,-123 1324,-123 1162,-123 1162,-123 1156,-123 1150,-117 1150,-111 1150,-111 1150,-44 1150,-44 1150,-38 1156,-32 1162,-32"/>
<text text-anchor="middle" x="1243" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1243" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu0_l2</title>
<g id="a_clust103"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu0.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu0.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M580,-32C580,-32 742,-32 742,-32 748,-32 754,-38 754,-44 754,-44 754,-111 754,-111 754,-117 748,-123 742,-123 742,-123 580,-123 580,-123 574,-123 568,-117 568,-111 568,-111 568,-44 568,-44 568,-38 574,-32 580,-32"/>
<text text-anchor="middle" x="661" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="661" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu0_tol2bus</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu0.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu0.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M898,-163C898,-163 1134,-163 1134,-163 1140,-163 1146,-169 1146,-175 1146,-175 1146,-242 1146,-242 1146,-248 1140,-254 1134,-254 1134,-254 898,-254 898,-254 892,-254 886,-248 886,-242 886,-242 886,-175 886,-175 886,-169 892,-163 898,-163"/>
<text text-anchor="middle" x="1016" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1016" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust113"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1558,-24C1558,-24 2512,-24 2512,-24 2518,-24 2524,-30 2524,-36 2524,-36 2524,-380 2524,-380 2524,-386 2518,-392 2512,-392 2512,-392 1558,-392 1558,-392 1552,-392 1546,-386 1546,-380 1546,-380 1546,-36 1546,-36 1546,-30 1552,-24 1558,-24"/>
<text text-anchor="middle" x="2035" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="2035" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust114"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M2152,-147C2152,-147 2504,-147 2504,-147 2510,-147 2516,-153 2516,-159 2516,-159 2516,-334 2516,-334 2516,-340 2510,-346 2504,-346 2504,-346 2152,-346 2152,-346 2146,-346 2140,-340 2140,-334 2140,-334 2140,-159 2140,-159 2140,-153 2146,-147 2152,-147"/>
<text text-anchor="middle" x="2328" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2328" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust115"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;size=64&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2344,-155C2344,-155 2496,-155 2496,-155 2502,-155 2508,-161 2508,-167 2508,-167 2508,-288 2508,-288 2508,-294 2502,-300 2496,-300 2496,-300 2344,-300 2344,-300 2338,-300 2332,-294 2332,-288 2332,-288 2332,-167 2332,-167 2332,-161 2338,-155 2344,-155"/>
<text text-anchor="middle" x="2420" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2420" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust116"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2352,-163C2352,-163 2488,-163 2488,-163 2494,-163 2500,-169 2500,-175 2500,-175 2500,-242 2500,-242 2500,-248 2494,-254 2488,-254 2488,-254 2352,-254 2352,-254 2346,-254 2340,-248 2340,-242 2340,-242 2340,-175 2340,-175 2340,-169 2346,-163 2352,-163"/>
<text text-anchor="middle" x="2420" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2420" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust118" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust118"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;size=64&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2160,-155C2160,-155 2312,-155 2312,-155 2318,-155 2324,-161 2324,-167 2324,-167 2324,-288 2324,-288 2324,-294 2318,-300 2312,-300 2312,-300 2160,-300 2160,-300 2154,-300 2148,-294 2148,-288 2148,-288 2148,-167 2148,-167 2148,-161 2154,-155 2160,-155"/>
<text text-anchor="middle" x="2236" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2236" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust119"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2168,-163C2168,-163 2304,-163 2304,-163 2310,-163 2316,-169 2316,-175 2316,-175 2316,-242 2316,-242 2316,-248 2310,-254 2304,-254 2304,-254 2168,-254 2168,-254 2162,-254 2156,-248 2156,-242 2156,-242 2156,-175 2156,-175 2156,-169 2162,-163 2168,-163"/>
<text text-anchor="middle" x="2236" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2236" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1954,-32C1954,-32 2116,-32 2116,-32 2122,-32 2128,-38 2128,-44 2128,-44 2128,-111 2128,-111 2128,-117 2122,-123 2116,-123 2116,-123 1954,-123 1954,-123 1948,-123 1942,-117 1942,-111 1942,-111 1942,-44 1942,-44 1942,-38 1948,-32 1954,-32"/>
<text text-anchor="middle" x="2035" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2035" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1760,-32C1760,-32 1922,-32 1922,-32 1928,-32 1934,-38 1934,-44 1934,-44 1934,-111 1934,-111 1934,-117 1928,-123 1922,-123 1922,-123 1760,-123 1760,-123 1754,-123 1748,-117 1748,-111 1748,-111 1748,-44 1748,-44 1748,-38 1754,-32 1760,-32"/>
<text text-anchor="middle" x="1841" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1841" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust199"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2342,-32C2342,-32 2504,-32 2504,-32 2510,-32 2516,-38 2516,-44 2516,-44 2516,-111 2516,-111 2516,-117 2510,-123 2504,-123 2504,-123 2342,-123 2342,-123 2336,-123 2330,-117 2330,-111 2330,-111 2330,-44 2330,-44 2330,-38 2336,-32 2342,-32"/>
<text text-anchor="middle" x="2423" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2423" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust205" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust205"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2148,-32C2148,-32 2310,-32 2310,-32 2316,-32 2322,-38 2322,-44 2322,-44 2322,-111 2322,-111 2322,-117 2316,-123 2310,-123 2310,-123 2148,-123 2148,-123 2142,-123 2136,-117 2136,-111 2136,-111 2136,-44 2136,-44 2136,-38 2142,-32 2148,-32"/>
<text text-anchor="middle" x="2229" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2229" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust211" class="cluster">
<title>cluster_system_cpu1_l2</title>
<g id="a_clust211"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu1.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu1.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1566,-32C1566,-32 1728,-32 1728,-32 1734,-32 1740,-38 1740,-44 1740,-44 1740,-111 1740,-111 1740,-117 1734,-123 1728,-123 1728,-123 1566,-123 1566,-123 1560,-123 1554,-117 1554,-111 1554,-111 1554,-44 1554,-44 1554,-38 1560,-32 1566,-32"/>
<text text-anchor="middle" x="1647" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="1647" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust217" class="cluster">
<title>cluster_system_cpu1_tol2bus</title>
<g id="a_clust217"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu1.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu1.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1884,-163C1884,-163 2120,-163 2120,-163 2126,-163 2132,-169 2132,-175 2132,-175 2132,-242 2132,-242 2132,-248 2126,-254 2120,-254 2120,-254 1884,-254 1884,-254 1878,-254 1872,-248 1872,-242 1872,-242 1872,-175 1872,-175 1872,-169 1878,-163 1884,-163"/>
<text text-anchor="middle" x="2002" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="2002" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust225" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust225"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-163C36,-163 272,-163 272,-163 278,-163 284,-169 284,-175 284,-175 284,-242 284,-242 284,-248 278,-254 272,-254 272,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="154" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust228" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust228"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=24&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=512&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=6291456&#10;system=system&#10;tag_latency=20&#10;tags=system.l3.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=256&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M207,-32C207,-32 369,-32 369,-32 375,-32 381,-38 381,-44 381,-44 381,-111 381,-111 381,-117 375,-123 369,-123 369,-123 207,-123 207,-123 201,-123 195,-117 195,-111 195,-111 195,-44 195,-44 195,-38 201,-32 207,-32"/>
<text text-anchor="middle" x="288" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="288" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust234" class="cluster">
<title>cluster_system_tollcbus</title>
<g id="a_clust234"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tollcbus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tollcbus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M304,-163C304,-163 540,-163 540,-163 546,-163 552,-169 552,-175 552,-175 552,-242 552,-242 552,-248 546,-254 540,-254 540,-254 304,-254 304,-254 298,-254 292,-248 292,-242 292,-242 292,-175 292,-175 292,-169 298,-163 304,-163"/>
<text text-anchor="middle" x="422" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tollcbus </text>
<text text-anchor="middle" x="422" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust237" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust237"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M61,-32C61,-32 121,-32 121,-32 127,-32 133,-38 133,-44 133,-44 133,-111 133,-111 133,-117 127,-123 121,-123 121,-123 61,-123 61,-123 55,-123 49,-117 49,-111 49,-111 49,-44 49,-44 49,-38 55,-32 61,-32"/>
<text text-anchor="middle" x="91" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="91" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M188.5,-400.5C188.5,-400.5 255.5,-400.5 255.5,-400.5 261.5,-400.5 267.5,-406.5 267.5,-412.5 267.5,-412.5 267.5,-424.5 267.5,-424.5 267.5,-430.5 261.5,-436.5 255.5,-436.5 255.5,-436.5 188.5,-436.5 188.5,-436.5 182.5,-436.5 176.5,-430.5 176.5,-424.5 176.5,-424.5 176.5,-412.5 176.5,-412.5 176.5,-406.5 182.5,-400.5 188.5,-400.5"/>
<text text-anchor="middle" x="222" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node34" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M180,-171.5C180,-171.5 264,-171.5 264,-171.5 270,-171.5 276,-177.5 276,-183.5 276,-183.5 276,-195.5 276,-195.5 276,-201.5 270,-207.5 264,-207.5 264,-207.5 180,-207.5 180,-207.5 174,-207.5 168,-201.5 168,-195.5 168,-195.5 168,-183.5 168,-183.5 168,-177.5 174,-171.5 180,-171.5"/>
<text text-anchor="middle" x="222" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-400.44C222,-361.41 222,-265.35 222,-217.91"/>
<polygon fill="black" stroke="black" points="225.5,-217.76 222,-207.76 218.5,-217.76 225.5,-217.76"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M802,-171.5C802,-171.5 864,-171.5 864,-171.5 870,-171.5 876,-177.5 876,-183.5 876,-183.5 876,-195.5 876,-195.5 876,-201.5 870,-207.5 864,-207.5 864,-207.5 802,-207.5 802,-207.5 796,-207.5 790,-201.5 790,-195.5 790,-195.5 790,-183.5 790,-183.5 790,-177.5 796,-171.5 802,-171.5"/>
<text text-anchor="middle" x="833" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M976.5,-40.5C976.5,-40.5 1023.5,-40.5 1023.5,-40.5 1029.5,-40.5 1035.5,-46.5 1035.5,-52.5 1035.5,-52.5 1035.5,-64.5 1035.5,-64.5 1035.5,-70.5 1029.5,-76.5 1023.5,-76.5 1023.5,-76.5 976.5,-76.5 976.5,-76.5 970.5,-76.5 964.5,-70.5 964.5,-64.5 964.5,-64.5 964.5,-52.5 964.5,-52.5 964.5,-46.5 970.5,-40.5 976.5,-40.5"/>
<text text-anchor="middle" x="1000" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M849.94,-171.4C858.87,-163.14 870.37,-153.61 882,-147 910.6,-130.76 925.37,-142.29 952,-123 965.73,-113.05 977.33,-98.06 985.68,-85.13"/>
<polygon fill="black" stroke="black" points="988.67,-86.96 990.93,-76.61 982.7,-83.29 988.67,-86.96"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M692.5,-171.5C692.5,-171.5 759.5,-171.5 759.5,-171.5 765.5,-171.5 771.5,-177.5 771.5,-183.5 771.5,-183.5 771.5,-195.5 771.5,-195.5 771.5,-201.5 765.5,-207.5 759.5,-207.5 759.5,-207.5 692.5,-207.5 692.5,-207.5 686.5,-207.5 680.5,-201.5 680.5,-195.5 680.5,-195.5 680.5,-183.5 680.5,-183.5 680.5,-177.5 686.5,-171.5 692.5,-171.5"/>
<text text-anchor="middle" x="726" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M782.5,-40.5C782.5,-40.5 829.5,-40.5 829.5,-40.5 835.5,-40.5 841.5,-46.5 841.5,-52.5 841.5,-52.5 841.5,-64.5 841.5,-64.5 841.5,-70.5 835.5,-76.5 829.5,-76.5 829.5,-76.5 782.5,-76.5 782.5,-76.5 776.5,-76.5 770.5,-70.5 770.5,-64.5 770.5,-64.5 770.5,-52.5 770.5,-52.5 770.5,-46.5 776.5,-40.5 782.5,-40.5"/>
<text text-anchor="middle" x="806" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M736.62,-171.37C750.25,-149.4 774.02,-111.07 789.88,-85.49"/>
<polygon fill="black" stroke="black" points="793.04,-87.04 795.33,-76.7 787.09,-83.35 793.04,-87.04"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1464,-171.5C1464,-171.5 1494,-171.5 1494,-171.5 1500,-171.5 1506,-177.5 1506,-183.5 1506,-183.5 1506,-195.5 1506,-195.5 1506,-201.5 1500,-207.5 1494,-207.5 1494,-207.5 1464,-207.5 1464,-207.5 1458,-207.5 1452,-201.5 1452,-195.5 1452,-195.5 1452,-183.5 1452,-183.5 1452,-177.5 1458,-171.5 1464,-171.5"/>
<text text-anchor="middle" x="1479" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1462.5,-40.5C1462.5,-40.5 1509.5,-40.5 1509.5,-40.5 1515.5,-40.5 1521.5,-46.5 1521.5,-52.5 1521.5,-52.5 1521.5,-64.5 1521.5,-64.5 1521.5,-70.5 1515.5,-76.5 1509.5,-76.5 1509.5,-76.5 1462.5,-76.5 1462.5,-76.5 1456.5,-76.5 1450.5,-70.5 1450.5,-64.5 1450.5,-64.5 1450.5,-52.5 1450.5,-52.5 1450.5,-46.5 1456.5,-40.5 1462.5,-40.5"/>
<text text-anchor="middle" x="1486" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1479.93,-171.37C1481.1,-149.78 1483.13,-112.41 1484.52,-86.85"/>
<polygon fill="black" stroke="black" points="1488.02,-86.88 1485.07,-76.7 1481.03,-86.5 1488.02,-86.88"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1277,-171.5C1277,-171.5 1307,-171.5 1307,-171.5 1313,-171.5 1319,-177.5 1319,-183.5 1319,-183.5 1319,-195.5 1319,-195.5 1319,-201.5 1313,-207.5 1307,-207.5 1307,-207.5 1277,-207.5 1277,-207.5 1271,-207.5 1265,-201.5 1265,-195.5 1265,-195.5 1265,-183.5 1265,-183.5 1265,-177.5 1271,-171.5 1277,-171.5"/>
<text text-anchor="middle" x="1292" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1268.5,-40.5C1268.5,-40.5 1315.5,-40.5 1315.5,-40.5 1321.5,-40.5 1327.5,-46.5 1327.5,-52.5 1327.5,-52.5 1327.5,-64.5 1327.5,-64.5 1327.5,-70.5 1321.5,-76.5 1315.5,-76.5 1315.5,-76.5 1268.5,-76.5 1268.5,-76.5 1262.5,-76.5 1256.5,-70.5 1256.5,-64.5 1256.5,-64.5 1256.5,-52.5 1256.5,-52.5 1256.5,-46.5 1262.5,-40.5 1268.5,-40.5"/>
<text text-anchor="middle" x="1292" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1292,-171.37C1292,-149.78 1292,-112.41 1292,-86.85"/>
<polygon fill="black" stroke="black" points="1295.5,-86.7 1292,-76.7 1288.5,-86.7 1295.5,-86.7"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1066,-40.5C1066,-40.5 1122,-40.5 1122,-40.5 1128,-40.5 1134,-46.5 1134,-52.5 1134,-52.5 1134,-64.5 1134,-64.5 1134,-70.5 1128,-76.5 1122,-76.5 1122,-76.5 1066,-76.5 1066,-76.5 1060,-76.5 1054,-70.5 1054,-64.5 1054,-64.5 1054,-52.5 1054,-52.5 1054,-46.5 1060,-40.5 1066,-40.5"/>
<text text-anchor="middle" x="1094" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M872,-40.5C872,-40.5 928,-40.5 928,-40.5 934,-40.5 940,-46.5 940,-52.5 940,-52.5 940,-64.5 940,-64.5 940,-70.5 934,-76.5 928,-76.5 928,-76.5 872,-76.5 872,-76.5 866,-76.5 860,-70.5 860,-64.5 860,-64.5 860,-52.5 860,-52.5 860,-46.5 866,-40.5 872,-40.5"/>
<text text-anchor="middle" x="900" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1364,-40.5C1364,-40.5 1420,-40.5 1420,-40.5 1426,-40.5 1432,-46.5 1432,-52.5 1432,-52.5 1432,-64.5 1432,-64.5 1432,-70.5 1426,-76.5 1420,-76.5 1420,-76.5 1364,-76.5 1364,-76.5 1358,-76.5 1352,-70.5 1352,-64.5 1352,-64.5 1352,-52.5 1352,-52.5 1352,-46.5 1358,-40.5 1364,-40.5"/>
<text text-anchor="middle" x="1392" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1170,-40.5C1170,-40.5 1226,-40.5 1226,-40.5 1232,-40.5 1238,-46.5 1238,-52.5 1238,-52.5 1238,-64.5 1238,-64.5 1238,-70.5 1232,-76.5 1226,-76.5 1226,-76.5 1170,-76.5 1170,-76.5 1164,-76.5 1158,-70.5 1158,-64.5 1158,-64.5 1158,-52.5 1158,-52.5 1158,-46.5 1164,-40.5 1170,-40.5"/>
<text text-anchor="middle" x="1198" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_l2_cpu_side -->
<g id="node14" class="node">
<title>system_cpu0_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M686.5,-40.5C686.5,-40.5 733.5,-40.5 733.5,-40.5 739.5,-40.5 745.5,-46.5 745.5,-52.5 745.5,-52.5 745.5,-64.5 745.5,-64.5 745.5,-70.5 739.5,-76.5 733.5,-76.5 733.5,-76.5 686.5,-76.5 686.5,-76.5 680.5,-76.5 674.5,-70.5 674.5,-64.5 674.5,-64.5 674.5,-52.5 674.5,-52.5 674.5,-46.5 680.5,-40.5 686.5,-40.5"/>
<text text-anchor="middle" x="710" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_l2_mem_side -->
<g id="node15" class="node">
<title>system_cpu0_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M588,-40.5C588,-40.5 644,-40.5 644,-40.5 650,-40.5 656,-46.5 656,-52.5 656,-52.5 656,-64.5 656,-64.5 656,-70.5 650,-76.5 644,-76.5 644,-76.5 588,-76.5 588,-76.5 582,-76.5 576,-70.5 576,-64.5 576,-64.5 576,-52.5 576,-52.5 576,-46.5 582,-40.5 588,-40.5"/>
<text text-anchor="middle" x="616" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports -->
<g id="node16" class="node">
<title>system_cpu0_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1042,-171.5C1042,-171.5 1126,-171.5 1126,-171.5 1132,-171.5 1138,-177.5 1138,-183.5 1138,-183.5 1138,-195.5 1138,-195.5 1138,-201.5 1132,-207.5 1126,-207.5 1126,-207.5 1042,-207.5 1042,-207.5 1036,-207.5 1030,-201.5 1030,-195.5 1030,-195.5 1030,-183.5 1030,-183.5 1030,-177.5 1036,-171.5 1042,-171.5"/>
<text text-anchor="middle" x="1084" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M1086.11,-161.23C1088.09,-135.7 1090.99,-98.32 1092.67,-76.7"/>
<polygon fill="black" stroke="black" points="1082.61,-161.13 1085.33,-171.37 1089.59,-161.67 1082.61,-161.13"/>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1052.88,-165.8C1042.99,-159.2 1031.81,-152.34 1021,-147 991.89,-132.63 978.62,-141.59 952,-123 934.36,-110.68 919.44,-90.8 910.17,-76.57"/>
<polygon fill="black" stroke="black" points="1050.96,-168.73 1061.19,-171.49 1054.91,-162.96 1050.96,-168.73"/>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1120.97,-166.51C1134.69,-159.24 1150.66,-151.79 1166,-147 1240.51,-123.72 1271.9,-161.17 1340,-123 1359.14,-112.27 1374.07,-91.47 1382.93,-76.6"/>
<polygon fill="black" stroke="black" points="1118.96,-163.62 1111.86,-171.48 1122.31,-169.76 1118.96,-163.62"/>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1108.19,-163.79C1119.83,-151.69 1133.86,-136.78 1146,-123 1159.47,-107.71 1174.11,-89.69 1184.42,-76.76"/>
<polygon fill="black" stroke="black" points="1105.36,-161.68 1100.93,-171.3 1110.39,-166.55 1105.36,-161.68"/>
</g>
<!-- system_cpu0_tol2bus_mem_side_ports -->
<g id="node17" class="node">
<title>system_cpu0_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M906,-171.5C906,-171.5 1000,-171.5 1000,-171.5 1006,-171.5 1012,-177.5 1012,-183.5 1012,-183.5 1012,-195.5 1012,-195.5 1012,-201.5 1006,-207.5 1000,-207.5 1000,-207.5 906,-207.5 906,-207.5 900,-207.5 894,-201.5 894,-195.5 894,-195.5 894,-183.5 894,-183.5 894,-177.5 900,-171.5 906,-171.5"/>
<text text-anchor="middle" x="953" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu0_tol2bus_mem_side_ports&#45;&gt;system_cpu0_l2_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu0_tol2bus_mem_side_ports&#45;&gt;system_cpu0_l2_cpu_side</title>
<path fill="none" stroke="black" d="M931.76,-171.39C920.08,-162.81 904.95,-152.99 890,-147 834.65,-124.82 808.78,-154.25 758,-123 743.37,-114 731.63,-98.76 723.42,-85.47"/>
<polygon fill="black" stroke="black" points="726.36,-83.57 718.31,-76.68 720.31,-87.09 726.36,-83.57"/>
</g>
<!-- system_cpu1_icache_port -->
<g id="node18" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1788,-171.5C1788,-171.5 1850,-171.5 1850,-171.5 1856,-171.5 1862,-177.5 1862,-183.5 1862,-183.5 1862,-195.5 1862,-195.5 1862,-201.5 1856,-207.5 1850,-207.5 1850,-207.5 1788,-207.5 1788,-207.5 1782,-207.5 1776,-201.5 1776,-195.5 1776,-195.5 1776,-183.5 1776,-183.5 1776,-177.5 1782,-171.5 1788,-171.5"/>
<text text-anchor="middle" x="1819" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1962.5,-40.5C1962.5,-40.5 2009.5,-40.5 2009.5,-40.5 2015.5,-40.5 2021.5,-46.5 2021.5,-52.5 2021.5,-52.5 2021.5,-64.5 2021.5,-64.5 2021.5,-70.5 2015.5,-76.5 2009.5,-76.5 2009.5,-76.5 1962.5,-76.5 1962.5,-76.5 1956.5,-76.5 1950.5,-70.5 1950.5,-64.5 1950.5,-64.5 1950.5,-52.5 1950.5,-52.5 1950.5,-46.5 1956.5,-40.5 1962.5,-40.5"/>
<text text-anchor="middle" x="1986" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1835.94,-171.4C1844.87,-163.14 1856.37,-153.61 1868,-147 1896.6,-130.76 1911.37,-142.29 1938,-123 1951.73,-113.05 1963.33,-98.06 1971.68,-85.13"/>
<polygon fill="black" stroke="black" points="1974.67,-86.96 1976.93,-76.61 1968.7,-83.29 1974.67,-86.96"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node19" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1678.5,-171.5C1678.5,-171.5 1745.5,-171.5 1745.5,-171.5 1751.5,-171.5 1757.5,-177.5 1757.5,-183.5 1757.5,-183.5 1757.5,-195.5 1757.5,-195.5 1757.5,-201.5 1751.5,-207.5 1745.5,-207.5 1745.5,-207.5 1678.5,-207.5 1678.5,-207.5 1672.5,-207.5 1666.5,-201.5 1666.5,-195.5 1666.5,-195.5 1666.5,-183.5 1666.5,-183.5 1666.5,-177.5 1672.5,-171.5 1678.5,-171.5"/>
<text text-anchor="middle" x="1712" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1768.5,-40.5C1768.5,-40.5 1815.5,-40.5 1815.5,-40.5 1821.5,-40.5 1827.5,-46.5 1827.5,-52.5 1827.5,-52.5 1827.5,-64.5 1827.5,-64.5 1827.5,-70.5 1821.5,-76.5 1815.5,-76.5 1815.5,-76.5 1768.5,-76.5 1768.5,-76.5 1762.5,-76.5 1756.5,-70.5 1756.5,-64.5 1756.5,-64.5 1756.5,-52.5 1756.5,-52.5 1756.5,-46.5 1762.5,-40.5 1768.5,-40.5"/>
<text text-anchor="middle" x="1792" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1722.62,-171.37C1736.25,-149.4 1760.02,-111.07 1775.88,-85.49"/>
<polygon fill="black" stroke="black" points="1779.04,-87.04 1781.33,-76.7 1773.09,-83.35 1779.04,-87.04"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2450,-171.5C2450,-171.5 2480,-171.5 2480,-171.5 2486,-171.5 2492,-177.5 2492,-183.5 2492,-183.5 2492,-195.5 2492,-195.5 2492,-201.5 2486,-207.5 2480,-207.5 2480,-207.5 2450,-207.5 2450,-207.5 2444,-207.5 2438,-201.5 2438,-195.5 2438,-195.5 2438,-183.5 2438,-183.5 2438,-177.5 2444,-171.5 2450,-171.5"/>
<text text-anchor="middle" x="2465" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2448.5,-40.5C2448.5,-40.5 2495.5,-40.5 2495.5,-40.5 2501.5,-40.5 2507.5,-46.5 2507.5,-52.5 2507.5,-52.5 2507.5,-64.5 2507.5,-64.5 2507.5,-70.5 2501.5,-76.5 2495.5,-76.5 2495.5,-76.5 2448.5,-76.5 2448.5,-76.5 2442.5,-76.5 2436.5,-70.5 2436.5,-64.5 2436.5,-64.5 2436.5,-52.5 2436.5,-52.5 2436.5,-46.5 2442.5,-40.5 2448.5,-40.5"/>
<text text-anchor="middle" x="2472" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2465.93,-171.37C2467.1,-149.78 2469.13,-112.41 2470.52,-86.85"/>
<polygon fill="black" stroke="black" points="2474.02,-86.88 2471.07,-76.7 2467.03,-86.5 2474.02,-86.88"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node21" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2263,-171.5C2263,-171.5 2293,-171.5 2293,-171.5 2299,-171.5 2305,-177.5 2305,-183.5 2305,-183.5 2305,-195.5 2305,-195.5 2305,-201.5 2299,-207.5 2293,-207.5 2293,-207.5 2263,-207.5 2263,-207.5 2257,-207.5 2251,-201.5 2251,-195.5 2251,-195.5 2251,-183.5 2251,-183.5 2251,-177.5 2257,-171.5 2263,-171.5"/>
<text text-anchor="middle" x="2278" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2254.5,-40.5C2254.5,-40.5 2301.5,-40.5 2301.5,-40.5 2307.5,-40.5 2313.5,-46.5 2313.5,-52.5 2313.5,-52.5 2313.5,-64.5 2313.5,-64.5 2313.5,-70.5 2307.5,-76.5 2301.5,-76.5 2301.5,-76.5 2254.5,-76.5 2254.5,-76.5 2248.5,-76.5 2242.5,-70.5 2242.5,-64.5 2242.5,-64.5 2242.5,-52.5 2242.5,-52.5 2242.5,-46.5 2248.5,-40.5 2254.5,-40.5"/>
<text text-anchor="middle" x="2278" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2278,-171.37C2278,-149.78 2278,-112.41 2278,-86.85"/>
<polygon fill="black" stroke="black" points="2281.5,-86.7 2278,-76.7 2274.5,-86.7 2281.5,-86.7"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node23" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2052,-40.5C2052,-40.5 2108,-40.5 2108,-40.5 2114,-40.5 2120,-46.5 2120,-52.5 2120,-52.5 2120,-64.5 2120,-64.5 2120,-70.5 2114,-76.5 2108,-76.5 2108,-76.5 2052,-76.5 2052,-76.5 2046,-76.5 2040,-70.5 2040,-64.5 2040,-64.5 2040,-52.5 2040,-52.5 2040,-46.5 2046,-40.5 2052,-40.5"/>
<text text-anchor="middle" x="2080" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node25" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1858,-40.5C1858,-40.5 1914,-40.5 1914,-40.5 1920,-40.5 1926,-46.5 1926,-52.5 1926,-52.5 1926,-64.5 1926,-64.5 1926,-70.5 1920,-76.5 1914,-76.5 1914,-76.5 1858,-76.5 1858,-76.5 1852,-76.5 1846,-70.5 1846,-64.5 1846,-64.5 1846,-52.5 1846,-52.5 1846,-46.5 1852,-40.5 1858,-40.5"/>
<text text-anchor="middle" x="1886" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node27" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2350,-40.5C2350,-40.5 2406,-40.5 2406,-40.5 2412,-40.5 2418,-46.5 2418,-52.5 2418,-52.5 2418,-64.5 2418,-64.5 2418,-70.5 2412,-76.5 2406,-76.5 2406,-76.5 2350,-76.5 2350,-76.5 2344,-76.5 2338,-70.5 2338,-64.5 2338,-64.5 2338,-52.5 2338,-52.5 2338,-46.5 2344,-40.5 2350,-40.5"/>
<text text-anchor="middle" x="2378" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node29" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2156,-40.5C2156,-40.5 2212,-40.5 2212,-40.5 2218,-40.5 2224,-46.5 2224,-52.5 2224,-52.5 2224,-64.5 2224,-64.5 2224,-70.5 2218,-76.5 2212,-76.5 2212,-76.5 2156,-76.5 2156,-76.5 2150,-76.5 2144,-70.5 2144,-64.5 2144,-64.5 2144,-52.5 2144,-52.5 2144,-46.5 2150,-40.5 2156,-40.5"/>
<text text-anchor="middle" x="2184" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_l2_cpu_side -->
<g id="node30" class="node">
<title>system_cpu1_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1672.5,-40.5C1672.5,-40.5 1719.5,-40.5 1719.5,-40.5 1725.5,-40.5 1731.5,-46.5 1731.5,-52.5 1731.5,-52.5 1731.5,-64.5 1731.5,-64.5 1731.5,-70.5 1725.5,-76.5 1719.5,-76.5 1719.5,-76.5 1672.5,-76.5 1672.5,-76.5 1666.5,-76.5 1660.5,-70.5 1660.5,-64.5 1660.5,-64.5 1660.5,-52.5 1660.5,-52.5 1660.5,-46.5 1666.5,-40.5 1672.5,-40.5"/>
<text text-anchor="middle" x="1696" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_l2_mem_side -->
<g id="node31" class="node">
<title>system_cpu1_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1574,-40.5C1574,-40.5 1630,-40.5 1630,-40.5 1636,-40.5 1642,-46.5 1642,-52.5 1642,-52.5 1642,-64.5 1642,-64.5 1642,-70.5 1636,-76.5 1630,-76.5 1630,-76.5 1574,-76.5 1574,-76.5 1568,-76.5 1562,-70.5 1562,-64.5 1562,-64.5 1562,-52.5 1562,-52.5 1562,-46.5 1568,-40.5 1574,-40.5"/>
<text text-anchor="middle" x="1602" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_tol2bus_cpu_side_ports -->
<g id="node32" class="node">
<title>system_cpu1_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2028,-171.5C2028,-171.5 2112,-171.5 2112,-171.5 2118,-171.5 2124,-177.5 2124,-183.5 2124,-183.5 2124,-195.5 2124,-195.5 2124,-201.5 2118,-207.5 2112,-207.5 2112,-207.5 2028,-207.5 2028,-207.5 2022,-207.5 2016,-201.5 2016,-195.5 2016,-195.5 2016,-183.5 2016,-183.5 2016,-177.5 2022,-171.5 2028,-171.5"/>
<text text-anchor="middle" x="2070" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge15" class="edge">
<title>system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M2072.11,-161.23C2074.09,-135.7 2076.99,-98.32 2078.67,-76.7"/>
<polygon fill="black" stroke="black" points="2068.61,-161.13 2071.33,-171.37 2075.59,-161.67 2068.61,-161.13"/>
</g>
<!-- system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge16" class="edge">
<title>system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2038.88,-165.8C2028.99,-159.2 2017.81,-152.34 2007,-147 1977.89,-132.63 1964.62,-141.59 1938,-123 1920.36,-110.68 1905.44,-90.8 1896.17,-76.57"/>
<polygon fill="black" stroke="black" points="2036.96,-168.73 2047.19,-171.49 2040.91,-162.96 2036.96,-168.73"/>
</g>
<!-- system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge17" class="edge">
<title>system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2106.97,-166.51C2120.69,-159.24 2136.66,-151.79 2152,-147 2226.51,-123.72 2257.9,-161.17 2326,-123 2345.14,-112.27 2360.07,-91.47 2368.93,-76.6"/>
<polygon fill="black" stroke="black" points="2104.96,-163.62 2097.86,-171.48 2108.31,-169.76 2104.96,-163.62"/>
</g>
<!-- system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge18" class="edge">
<title>system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2094.19,-163.79C2105.83,-151.69 2119.86,-136.78 2132,-123 2145.47,-107.71 2160.11,-89.69 2170.42,-76.76"/>
<polygon fill="black" stroke="black" points="2091.36,-161.68 2086.93,-171.3 2096.39,-166.55 2091.36,-161.68"/>
</g>
<!-- system_cpu1_tol2bus_mem_side_ports -->
<g id="node33" class="node">
<title>system_cpu1_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1892,-171.5C1892,-171.5 1986,-171.5 1986,-171.5 1992,-171.5 1998,-177.5 1998,-183.5 1998,-183.5 1998,-195.5 1998,-195.5 1998,-201.5 1992,-207.5 1986,-207.5 1986,-207.5 1892,-207.5 1892,-207.5 1886,-207.5 1880,-201.5 1880,-195.5 1880,-195.5 1880,-183.5 1880,-183.5 1880,-177.5 1886,-171.5 1892,-171.5"/>
<text text-anchor="middle" x="1939" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu1_tol2bus_mem_side_ports&#45;&gt;system_cpu1_l2_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu1_tol2bus_mem_side_ports&#45;&gt;system_cpu1_l2_cpu_side</title>
<path fill="none" stroke="black" d="M1917.76,-171.39C1906.08,-162.81 1890.95,-152.99 1876,-147 1820.65,-124.82 1794.78,-154.25 1744,-123 1729.37,-114 1717.63,-98.76 1709.42,-85.47"/>
<polygon fill="black" stroke="black" points="1712.36,-83.57 1704.31,-76.68 1706.31,-87.09 1712.36,-83.57"/>
</g>
<!-- system_l3_mem_side -->
<g id="node37" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M215,-40.5C215,-40.5 271,-40.5 271,-40.5 277,-40.5 283,-46.5 283,-52.5 283,-52.5 283,-64.5 283,-64.5 283,-70.5 277,-76.5 271,-76.5 271,-76.5 215,-76.5 215,-76.5 209,-76.5 203,-70.5 203,-64.5 203,-64.5 203,-52.5 203,-52.5 203,-46.5 209,-40.5 215,-40.5"/>
<text text-anchor="middle" x="243" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M226.44,-161.23C230.6,-135.7 236.68,-98.32 240.2,-76.7"/>
<polygon fill="black" stroke="black" points="222.94,-160.94 224.79,-171.37 229.85,-162.06 222.94,-160.94"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node35" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M44,-171.5C44,-171.5 138,-171.5 138,-171.5 144,-171.5 150,-177.5 150,-183.5 150,-183.5 150,-195.5 150,-195.5 150,-201.5 144,-207.5 138,-207.5 138,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="91" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node40" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M76,-40.5C76,-40.5 106,-40.5 106,-40.5 112,-40.5 118,-46.5 118,-52.5 118,-52.5 118,-64.5 118,-64.5 118,-70.5 112,-76.5 106,-76.5 106,-76.5 76,-76.5 76,-76.5 70,-76.5 64,-70.5 64,-64.5 64,-64.5 64,-52.5 64,-52.5 64,-46.5 70,-40.5 76,-40.5"/>
<text text-anchor="middle" x="91" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge21" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M91,-171.37C91,-149.78 91,-112.41 91,-86.85"/>
<polygon fill="black" stroke="black" points="94.5,-86.7 91,-76.7 87.5,-86.7 94.5,-86.7"/>
</g>
<!-- system_l3_cpu_side -->
<g id="node36" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M313.5,-40.5C313.5,-40.5 360.5,-40.5 360.5,-40.5 366.5,-40.5 372.5,-46.5 372.5,-52.5 372.5,-52.5 372.5,-64.5 372.5,-64.5 372.5,-70.5 366.5,-76.5 360.5,-76.5 360.5,-76.5 313.5,-76.5 313.5,-76.5 307.5,-76.5 301.5,-70.5 301.5,-64.5 301.5,-64.5 301.5,-52.5 301.5,-52.5 301.5,-46.5 307.5,-40.5 313.5,-40.5"/>
<text text-anchor="middle" x="337" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tollcbus_cpu_side_ports -->
<g id="node38" class="node">
<title>system_tollcbus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M448,-171.5C448,-171.5 532,-171.5 532,-171.5 538,-171.5 544,-177.5 544,-183.5 544,-183.5 544,-195.5 544,-195.5 544,-201.5 538,-207.5 532,-207.5 532,-207.5 448,-207.5 448,-207.5 442,-207.5 436,-201.5 436,-195.5 436,-195.5 436,-183.5 436,-183.5 436,-177.5 442,-171.5 448,-171.5"/>
<text text-anchor="middle" x="490" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tollcbus_cpu_side_ports&#45;&gt;system_cpu0_l2_mem_side -->
<g id="edge22" class="edge">
<title>system_tollcbus_cpu_side_ports&#45;&gt;system_cpu0_l2_mem_side</title>
<path fill="none" stroke="black" d="M514.01,-163.92C538.95,-138.39 577.32,-99.1 599.2,-76.7"/>
<polygon fill="black" stroke="black" points="511.22,-161.77 506.73,-171.37 516.22,-166.66 511.22,-161.77"/>
</g>
<!-- system_tollcbus_cpu_side_ports&#45;&gt;system_cpu1_l2_mem_side -->
<g id="edge23" class="edge">
<title>system_tollcbus_cpu_side_ports&#45;&gt;system_cpu1_l2_mem_side</title>
<path fill="none" stroke="black" d="M519.15,-165.45C530.08,-158.13 543.01,-150.92 556,-147 660.07,-115.61 1433.37,-164.11 1534,-123 1557.33,-113.47 1577.47,-91.97 1589.66,-76.64"/>
<polygon fill="black" stroke="black" points="517.02,-162.67 510.85,-171.29 521.04,-168.4 517.02,-162.67"/>
</g>
<!-- system_tollcbus_mem_side_ports -->
<g id="node39" class="node">
<title>system_tollcbus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M312,-171.5C312,-171.5 406,-171.5 406,-171.5 412,-171.5 418,-177.5 418,-183.5 418,-183.5 418,-195.5 418,-195.5 418,-201.5 412,-207.5 406,-207.5 406,-207.5 312,-207.5 312,-207.5 306,-207.5 300,-201.5 300,-195.5 300,-195.5 300,-183.5 300,-183.5 300,-177.5 306,-171.5 312,-171.5"/>
<text text-anchor="middle" x="359" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tollcbus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge24" class="edge">
<title>system_tollcbus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M356.08,-171.37C352.4,-149.78 346.02,-112.41 341.66,-86.85"/>
<polygon fill="black" stroke="black" points="345.06,-85.97 339.93,-76.7 338.16,-87.15 345.06,-85.97"/>
</g>
</g>
</svg>
