case__2: 
dsp48e1__2: 
logic: 
logic__12: 
datapath__4: 
reg__4: 
reg__3: 
datapath__6: 
reg__2: 
reg__5: 
case__5: 
seven_seg: 
reg: 
datapath__1: 
datapath__8: 
dsp48e1__4: 
muxpart__3: 
dsp48e1__6: 
case__4: 
dsp48e1: 
logic__4: 
muxpart: 
reg__6: 
datapath__5: 
dsp48e1__1: 
datapath: 
case: 
datapath__2: 
varclock: 
datapath__3: 
datapath__7: 
dsp48e1__5: 
case__1: 
logic__9: 
muxpart__2: 
dsp48e1__3: 
datapath__9: 
Top_Student: 
case__3: 
counter: 
muxpart__1: 
reg__1: 
