

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Thu Jan 29 13:57:07 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   128002|   128002|  1.280 ms|  1.280 ms|  128003|  128003|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_214  |top_kernel_Pipeline_VITIS_LOOP_15_2  |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_222  |top_kernel_Pipeline_VITIS_LOOP_24_3  |      109|      109|  1.090 us|  1.090 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1   |    45824|    45824|       179|          -|          -|   256|        no|
        |- VITIS_LOOP_31_4   |    82176|    82176|      1284|          -|          -|    64|        no|
        | + VITIS_LOOP_35_5  |      512|      512|         2|          -|          -|   256|        no|
        | + VITIS_LOOP_43_6  |      768|      768|         3|          -|          -|   256|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    738|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|    3739|   3169|    -|
|Memory           |       22|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    179|    -|
|Register         |        -|    -|     241|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       22|    7|    3980|   4086|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    1|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |mul_24s_24s_48_1_1_U10                          |mul_24s_24s_48_1_1                   |        0|   2|     0|    39|    0|
    |mul_40s_42ns_81_1_1_U11                         |mul_40s_42ns_81_1_1                  |        0|   5|     0|    22|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_214  |top_kernel_Pipeline_VITIS_LOOP_15_2  |        0|   0|    34|   214|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_222  |top_kernel_Pipeline_VITIS_LOOP_24_3  |        0|   0|  3705|  2894|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|   7|  3739|  3169|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |tmp_U  |tmp_RAM_AUTO_1R1W  |       22|  0|   0|    0|  16384|   24|     1|       393216|
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                   |       22|  0|   0|    0|  16384|   24|     1|       393216|
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_255_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln21_fu_291_p2       |         +|   0|  0|  32|          25|          17|
    |add_ln31_fu_361_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln35_fu_377_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln36_1_fu_510_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln36_2_fu_395_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln36_fu_504_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln43_fu_654_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln44_1_fu_672_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln44_fu_729_p2       |         +|   0|  0|  31|          24|          24|
    |sub_ln40_1_fu_474_p2     |         -|   0|  0|  25|           1|          18|
    |sub_ln40_fu_418_p2       |         -|   0|  0|  88|           1|          81|
    |and_ln21_fu_323_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln36_fu_538_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln40_1_fu_616_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_2_fu_605_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_fu_599_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln44_1_fu_811_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_2_fu_825_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_3_fu_849_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_4_fu_855_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_5_fu_873_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_fu_749_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_249_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln31_fu_355_p2      |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln35_fu_371_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln43_fu_648_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln44_1_fu_785_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln44_2_fu_791_p2    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln44_fu_771_p2      |      icmp|   0|  0|  14|           7|           2|
    |or_ln40_1_fu_630_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln40_fu_588_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln44_1_fu_887_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln44_2_fu_861_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_837_p2        |        or|   0|  0|   2|           1|           1|
    |col_sum_fu_558_p3        |    select|   0|  0|  24|           1|          24|
    |denom_1_fu_343_p3        |    select|   0|  0|  24|           1|          24|
    |scale_1_fu_636_p3        |    select|   0|  0|  24|           1|          24|
    |scale_fu_480_p3          |    select|   0|  0|  18|           1|          18|
    |select_ln21_fu_335_p3    |    select|   0|  0|  24|           1|          23|
    |select_ln36_fu_550_p3    |    select|   0|  0|  24|           1|          23|
    |select_ln40_1_fu_462_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln40_fu_622_p3    |    select|   0|  0|  24|           1|          23|
    |select_ln44_1_fu_817_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln44_2_fu_879_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln44_3_fu_893_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln44_fu_797_p3    |    select|   0|  0|   2|           1|           1|
    |xor_ln21_1_fu_329_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln21_fu_317_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_1_fu_544_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_fu_532_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_1_fu_610_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln40_fu_593_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_1_fu_805_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_2_fu_831_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_3_fu_843_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_4_fu_867_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_743_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 738|         259|         524|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |A_address0          |  14|          3|   14|         42|
    |A_ce0               |  14|          3|    1|          3|
    |ap_NS_fsm           |  65|         13|    1|         13|
    |empty_reg_191       |   9|          2|   24|         48|
    |i_1_reg_180         |   9|          2|    9|         18|
    |i_2_reg_203         |   9|          2|    9|         18|
    |i_fu_134            |   9|          2|    9|         18|
    |j_fu_142            |   9|          2|    7|         14|
    |tmp_address0        |   9|          2|   14|         28|
    |tmp_address0_local  |  14|          3|   14|         42|
    |tmp_ce0             |   9|          2|    1|          2|
    |tmp_we0             |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 179|         38|  104|        248|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln31_reg_938                                             |   7|   0|    7|          0|
    |add_ln35_reg_952                                             |   9|   0|    9|          0|
    |add_ln43_reg_987                                             |   9|   0|    9|          0|
    |ap_CS_fsm                                                    |  12|   0|   12|          0|
    |conv7_i_reg_979                                              |  48|   0|   48|          0|
    |denom_1_reg_930                                              |  24|   0|   24|          0|
    |empty_reg_191                                                |  24|   0|   24|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_214_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_222_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_180                                                  |   9|   0|    9|          0|
    |i_2_reg_203                                                  |   9|   0|    9|          0|
    |i_fu_134                                                     |   9|   0|    9|          0|
    |j_fu_142                                                     |   7|   0|    7|          0|
    |scale_reg_962                                                |  18|   0|   18|          0|
    |select_ln44_3_reg_1002                                       |  24|   0|   24|          0|
    |tmp_7_reg_968                                                |   1|   0|    1|          0|
    |tmp_s_reg_917                                                |   8|   0|   14|          6|
    |zext_ln31_reg_943                                            |   7|   0|   14|          7|
    |zext_ln44_1_reg_992                                          |  14|   0|   64|         50|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 241|   0|  304|         63|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|A_address0  |  out|   14|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   24|   ap_memory|             A|         array|
|C_address0  |  out|   14|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   24|   ap_memory|             C|         array|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 11 6 
11 --> 12 
12 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:11]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 14 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [top.cpp:5]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %C"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln11 = store i9 0, i9 %i" [top.cpp:11]   --->   Operation 20 'store' 'store_ln11' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_15_2" [top.cpp:11]   --->   Operation 21 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i" [top.cpp:11]   --->   Operation 22 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.92ns)   --->   "%icmp_ln11 = icmp_eq  i9 %i_3, i9 256" [top.cpp:11]   --->   Operation 23 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.92ns)   --->   "%add_ln11 = add i9 %i_3, i9 1" [top.cpp:11]   --->   Operation 24 'add' 'add_ln11' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_15_2.split, void %VITIS_LOOP_35_5.preheader" [top.cpp:11]   --->   Operation 25 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i9 %i_3" [top.cpp:11]   --->   Operation 26 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln11, i6 0" [top.cpp:26]   --->   Operation 27 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.34ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_15_2, i14 %tmp_s, i24 %A, i24 %p_loc" [top.cpp:26]   --->   Operation 28 'call' 'call_ln26' <Predicate = (!icmp_ln11)> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln11 = store i9 %add_ln11, i9 %i" [top.cpp:11]   --->   Operation 29 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:31]   --->   Operation 30 'alloca' 'j' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln31 = store i7 0, i7 %j" [top.cpp:31]   --->   Operation 31 'store' 'store_ln31' <Predicate = (icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_35_5" [top.cpp:31]   --->   Operation 32 'br' 'br_ln31' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 33 [1/2] (1.87ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_15_2, i14 %tmp_s, i24 %A, i24 %p_loc" [top.cpp:26]   --->   Operation 33 'call' 'call_ln26' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.88>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 34 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i24 %p_loc_load" [top.cpp:21]   --->   Operation 35 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.10ns)   --->   "%add_ln21 = add i25 %sext_ln21, i25 65536" [top.cpp:21]   --->   Operation 36 'add' 'add_ln21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln21, i32 24" [top.cpp:21]   --->   Operation 37 'bitselect' 'tmp_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln21" [top.cpp:21]   --->   Operation 38 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln21, i32 23" [top.cpp:21]   --->   Operation 39 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln21 = xor i1 %tmp_1_2, i1 1" [top.cpp:21]   --->   Operation 40 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln21 = and i1 %tmp_3, i1 %xor_ln21" [top.cpp:21]   --->   Operation 41 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln21_1 = xor i1 %tmp_1_2, i1 %tmp_3" [top.cpp:21]   --->   Operation 42 'xor' 'xor_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln21 = select i1 %and_ln21, i24 8388607, i24 8388608" [top.cpp:21]   --->   Operation 43 'select' 'select_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln21_1, i24 %select_ln21, i24 %denom" [top.cpp:21]   --->   Operation 44 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [2/2] (2.34ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_24_3, i14 %tmp_s, i24 %A, i24 %denom_1, i24 %tmp" [top.cpp:26]   --->   Operation 45 'call' 'call_ln26' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:11]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:11]   --->   Operation 47 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_24_3, i14 %tmp_s, i24 %A, i24 %denom_1, i24 %tmp" [top.cpp:26]   --->   Operation 48 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_15_2" [top.cpp:11]   --->   Operation 49 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.38>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:31]   --->   Operation 50 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.89ns)   --->   "%icmp_ln31 = icmp_eq  i7 %j_2, i7 64" [top.cpp:31]   --->   Operation 51 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.89ns)   --->   "%add_ln31 = add i7 %j_2, i7 1" [top.cpp:31]   --->   Operation 52 'add' 'add_ln31' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_35_5.split, void %for.end69" [top.cpp:31]   --->   Operation 53 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %j_2" [top.cpp:31]   --->   Operation 54 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:31]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:31]   --->   Operation 56 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.48ns)   --->   "%br_ln35 = br void %for.body38" [top.cpp:35]   --->   Operation 57 'br' 'br_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.48>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [top.cpp:47]   --->   Operation 58 'ret' 'ret_ln47' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 7.25>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%i_1 = phi i9 0, void %VITIS_LOOP_35_5.split, i9 %add_ln35, void %for.body38.split" [top.cpp:35]   --->   Operation 59 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%empty = phi i24 0, void %VITIS_LOOP_35_5.split, i24 %col_sum, void %for.body38.split"   --->   Operation 60 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.92ns)   --->   "%icmp_ln35 = icmp_eq  i9 %i_1, i9 256" [top.cpp:35]   --->   Operation 61 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.92ns)   --->   "%add_ln35 = add i9 %i_1, i9 1" [top.cpp:35]   --->   Operation 62 'add' 'add_ln35' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.body38.split, void %land.end49.i.i.i" [top.cpp:35]   --->   Operation 63 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i9 %i_1" [top.cpp:35]   --->   Operation 64 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln35, i6 0" [top.cpp:36]   --->   Operation 65 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.98ns)   --->   "%add_ln36_2 = add i14 %tmp_1, i14 %zext_ln31" [top.cpp:36]   --->   Operation 66 'add' 'add_ln36_2' <Predicate = (!icmp_ln35)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i14 %add_ln36_2" [top.cpp:36]   --->   Operation 67 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 68 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 69 [2/2] (1.35ns)   --->   "%empty_17 = load i14 %tmp_addr" [top.cpp:36]   --->   Operation 69 'load' 'empty_17' <Predicate = (!icmp_ln35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %empty, i16 0" [top.cpp:40]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i40 %shl_ln" [top.cpp:40]   --->   Operation 71 'sext' 'sext_ln40' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (4.26ns)   --->   "%mul_ln40 = mul i81 %sext_ln40, i81 1099511758849" [top.cpp:40]   --->   Operation 72 'mul' 'mul_ln40' <Predicate = (icmp_ln35)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.53ns)   --->   "%sub_ln40 = sub i81 0, i81 %mul_ln40" [top.cpp:40]   --->   Operation 73 'sub' 'sub_ln40' <Predicate = (icmp_ln35)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %empty, i32 23" [top.cpp:40]   --->   Operation 74 'bitselect' 'tmp_4' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sub_ln40_1)   --->   "%tmp_19_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln40, i32 63, i32 79" [top.cpp:40]   --->   Operation 75 'partselect' 'tmp_19_cast' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_20_cast4 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln40, i32 63, i32 80" [top.cpp:40]   --->   Operation 76 'partselect' 'tmp_20_cast4' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sub_ln40_1)   --->   "%tmp_20_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln40, i32 63, i32 79" [top.cpp:40]   --->   Operation 77 'partselect' 'tmp_20_cast' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln40_1)   --->   "%select_ln40_1 = select i1 %tmp_4, i17 %tmp_19_cast, i17 %tmp_20_cast" [top.cpp:40]   --->   Operation 78 'select' 'select_ln40_1' <Predicate = (icmp_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sub_ln40_1)   --->   "%zext_ln40 = zext i17 %select_ln40_1" [top.cpp:40]   --->   Operation 79 'zext' 'zext_ln40' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln40_1 = sub i18 0, i18 %zext_ln40" [top.cpp:40]   --->   Operation 80 'sub' 'sub_ln40_1' <Predicate = (icmp_ln35)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_4, i18 %sub_ln40_1, i18 %tmp_20_cast4" [top.cpp:40]   --->   Operation 81 'select' 'scale' <Predicate = (icmp_ln35)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %scale, i32 17" [top.cpp:40]   --->   Operation 82 'bitselect' 'tmp_7' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.89>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:35]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [top.cpp:35]   --->   Operation 84 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i24 %empty" [top.cpp:36]   --->   Operation 85 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/2] ( I:1.35ns O:1.35ns )   --->   "%empty_17 = load i14 %tmp_addr" [top.cpp:36]   --->   Operation 86 'load' 'empty_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i24 %empty_17" [top.cpp:36]   --->   Operation 87 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.10ns)   --->   "%add_ln36 = add i24 %empty_17, i24 %empty" [top.cpp:36]   --->   Operation 88 'add' 'add_ln36' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (1.10ns)   --->   "%add_ln36_1 = add i25 %sext_ln36_1, i25 %sext_ln36" [top.cpp:36]   --->   Operation 89 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_1, i32 24" [top.cpp:36]   --->   Operation 90 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36, i32 23" [top.cpp:36]   --->   Operation 91 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node col_sum)   --->   "%xor_ln36 = xor i1 %tmp_8, i1 1" [top.cpp:36]   --->   Operation 92 'xor' 'xor_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node col_sum)   --->   "%and_ln36 = and i1 %tmp_9, i1 %xor_ln36" [top.cpp:36]   --->   Operation 93 'and' 'and_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node col_sum)   --->   "%xor_ln36_1 = xor i1 %tmp_8, i1 %tmp_9" [top.cpp:36]   --->   Operation 94 'xor' 'xor_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node col_sum)   --->   "%select_ln36 = select i1 %and_ln36, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 95 'select' 'select_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.43ns) (out node of the LUT)   --->   "%col_sum = select i1 %xor_ln36_1, i24 %select_ln36, i24 %add_ln36" [top.cpp:36]   --->   Operation 96 'select' 'col_sum' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.body38" [top.cpp:35]   --->   Operation 97 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.76>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i18 %scale" [top.cpp:40]   --->   Operation 98 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln40_1, i32 39" [top.cpp:40]   --->   Operation 99 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%sext_ln40_2 = sext i18 %scale" [top.cpp:40]   --->   Operation 100 'sext' 'sext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln40_1, i32 23" [top.cpp:40]   --->   Operation 101 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%or_ln40 = or i1 %tmp_6, i1 %tmp_7" [top.cpp:40]   --->   Operation 102 'or' 'or_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %tmp_5, i1 1" [top.cpp:40]   --->   Operation 103 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %or_ln40, i1 %xor_ln40" [top.cpp:40]   --->   Operation 104 'and' 'and_ln40' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%and_ln40_2 = and i1 %tmp_7, i1 %tmp_6" [top.cpp:40]   --->   Operation 105 'and' 'and_ln40_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%xor_ln40_1 = xor i1 %and_ln40_2, i1 1" [top.cpp:40]   --->   Operation 106 'xor' 'xor_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%and_ln40_1 = and i1 %tmp_5, i1 %xor_ln40_1" [top.cpp:40]   --->   Operation 107 'and' 'and_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%select_ln40 = select i1 %and_ln40, i24 8388607, i24 8388608" [top.cpp:40]   --->   Operation 108 'select' 'select_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%or_ln40_1 = or i1 %and_ln40, i1 %and_ln40_1" [top.cpp:40]   --->   Operation 109 'or' 'or_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_1 = select i1 %or_ln40_1, i24 %select_ln40, i24 %sext_ln40_2" [top.cpp:40]   --->   Operation 110 'select' 'scale_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%conv7_i = sext i24 %scale_1" [top.cpp:40]   --->   Operation 111 'sext' 'conv7_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.body53" [top.cpp:43]   --->   Operation 112 'br' 'br_ln43' <Predicate = true> <Delay = 0.48>

State 10 <SV = 5> <Delay = 2.34>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%i_2 = phi i9 0, void %land.end49.i.i.i, i9 %add_ln43, void %for.body53.split" [top.cpp:43]   --->   Operation 113 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.92ns)   --->   "%icmp_ln43 = icmp_eq  i9 %i_2, i9 256" [top.cpp:43]   --->   Operation 114 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.92ns)   --->   "%add_ln43 = add i9 %i_2, i9 1" [top.cpp:43]   --->   Operation 115 'add' 'add_ln43' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.body53.split, void %for.inc67" [top.cpp:43]   --->   Operation 116 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i9 %i_2" [top.cpp:43]   --->   Operation 117 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln43, i6 0" [top.cpp:44]   --->   Operation 118 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.98ns)   --->   "%add_ln44_1 = add i14 %tmp_2, i14 %zext_ln31" [top.cpp:44]   --->   Operation 119 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i14 %add_ln44_1" [top.cpp:44]   --->   Operation 120 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_addr_1 = getelementptr i24 %tmp, i64 0, i64 %zext_ln44_1" [top.cpp:44]   --->   Operation 121 'getelementptr' 'tmp_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 122 [2/2] (1.35ns)   --->   "%empty_18 = load i14 %tmp_addr_1" [top.cpp:44]   --->   Operation 122 'load' 'empty_18' <Predicate = (!icmp_ln43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_10 : Operation 123 [1/1] (0.48ns)   --->   "%store_ln31 = store i7 %add_ln31, i7 %j" [top.cpp:31]   --->   Operation 123 'store' 'store_ln31' <Predicate = (icmp_ln43)> <Delay = 0.48>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_35_5" [top.cpp:31]   --->   Operation 124 'br' 'br_ln31' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 7.27>
ST_11 : Operation 125 [1/2] ( I:1.35ns O:1.35ns )   --->   "%empty_18 = load i14 %tmp_addr_1" [top.cpp:44]   --->   Operation 125 'load' 'empty_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i24 %empty_18" [top.cpp:44]   --->   Operation 126 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (3.38ns)   --->   "%mul_ln44 = mul i48 %sext_ln44, i48 %conv7_i" [top.cpp:44]   --->   Operation 127 'mul' 'mul_ln44' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln44, i32 47" [top.cpp:44]   --->   Operation 128 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln44, i32 16, i32 39" [top.cpp:44]   --->   Operation 129 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln44, i32 15" [top.cpp:44]   --->   Operation 130 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln44, i32 39" [top.cpp:44]   --->   Operation 131 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i1 %tmp_11" [top.cpp:44]   --->   Operation 132 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.10ns)   --->   "%add_ln44 = add i24 %trunc_ln2, i24 %zext_ln44" [top.cpp:44]   --->   Operation 133 'add' 'add_ln44' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln44, i32 23" [top.cpp:44]   --->   Operation 134 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %tmp_13, i1 1" [top.cpp:44]   --->   Operation 135 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %tmp_12, i1 %xor_ln44" [top.cpp:44]   --->   Operation 136 'and' 'and_ln44' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln44, i32 40" [top.cpp:44]   --->   Operation 137 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln44, i32 41" [top.cpp:44]   --->   Operation 138 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.89ns)   --->   "%icmp_ln44 = icmp_eq  i7 %tmp_15, i7 127" [top.cpp:44]   --->   Operation 139 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln44, i32 40" [top.cpp:44]   --->   Operation 140 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.90ns)   --->   "%icmp_ln44_1 = icmp_eq  i8 %tmp_16, i8 255" [top.cpp:44]   --->   Operation 141 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.90ns)   --->   "%icmp_ln44_2 = icmp_eq  i8 %tmp_16, i8 0" [top.cpp:44]   --->   Operation 142 'icmp' 'icmp_ln44_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_3)   --->   "%select_ln44 = select i1 %and_ln44, i1 %icmp_ln44_1, i1 %icmp_ln44_2" [top.cpp:44]   --->   Operation 143 'select' 'select_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%xor_ln44_1 = xor i1 %tmp_14, i1 1" [top.cpp:44]   --->   Operation 144 'xor' 'xor_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%and_ln44_1 = and i1 %icmp_ln44, i1 %xor_ln44_1" [top.cpp:44]   --->   Operation 145 'and' 'and_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%select_ln44_1 = select i1 %and_ln44, i1 %and_ln44_1, i1 %icmp_ln44_1" [top.cpp:44]   --->   Operation 146 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_1)   --->   "%and_ln44_2 = and i1 %and_ln44, i1 %icmp_ln44_1" [top.cpp:44]   --->   Operation 147 'and' 'and_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_3)   --->   "%xor_ln44_2 = xor i1 %select_ln44, i1 1" [top.cpp:44]   --->   Operation 148 'xor' 'xor_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_3)   --->   "%or_ln44 = or i1 %tmp_13, i1 %xor_ln44_2" [top.cpp:44]   --->   Operation 149 'or' 'or_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_3)   --->   "%xor_ln44_3 = xor i1 %tmp_10, i1 1" [top.cpp:44]   --->   Operation 150 'xor' 'xor_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln44_3 = and i1 %or_ln44, i1 %xor_ln44_3" [top.cpp:44]   --->   Operation 151 'and' 'and_ln44_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln44_4 = and i1 %tmp_13, i1 %select_ln44_1" [top.cpp:44]   --->   Operation 152 'and' 'and_ln44_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_1)   --->   "%or_ln44_2 = or i1 %and_ln44_2, i1 %and_ln44_4" [top.cpp:44]   --->   Operation 153 'or' 'or_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_1)   --->   "%xor_ln44_4 = xor i1 %or_ln44_2, i1 1" [top.cpp:44]   --->   Operation 154 'xor' 'xor_ln44_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_1)   --->   "%and_ln44_5 = and i1 %tmp_10, i1 %xor_ln44_4" [top.cpp:44]   --->   Operation 155 'and' 'and_ln44_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_3)   --->   "%select_ln44_2 = select i1 %and_ln44_3, i24 8388607, i24 8388608" [top.cpp:44]   --->   Operation 156 'select' 'select_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln44_1 = or i1 %and_ln44_3, i1 %and_ln44_5" [top.cpp:44]   --->   Operation 157 'or' 'or_ln44_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln44_3 = select i1 %or_ln44_1, i24 %select_ln44_2, i24 %add_ln44" [top.cpp:44]   --->   Operation 158 'select' 'select_ln44_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 7> <Delay = 1.35>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i24 %C, i64 0, i64 %zext_ln44_1" [top.cpp:44]   --->   Operation 159 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln43 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:43]   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [top.cpp:43]   --->   Operation 161 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln44 = store i24 %select_ln44_3, i14 %C_addr" [top.cpp:44]   --->   Operation 162 'store' 'store_ln44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body53" [top.cpp:43]   --->   Operation 163 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111110000000]
p_loc                  (alloca           ) [ 0011110000000]
spectopmodule_ln5      (spectopmodule    ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
store_ln11             (store            ) [ 0000000000000]
br_ln11                (br               ) [ 0000000000000]
i_3                    (load             ) [ 0000000000000]
icmp_ln11              (icmp             ) [ 0011110000000]
add_ln11               (add              ) [ 0000000000000]
br_ln11                (br               ) [ 0000000000000]
trunc_ln11             (trunc            ) [ 0000000000000]
tmp_s                  (bitconcatenate   ) [ 0001110000000]
store_ln11             (store            ) [ 0000000000000]
j                      (alloca           ) [ 0011111111111]
store_ln31             (store            ) [ 0000000000000]
br_ln31                (br               ) [ 0000000000000]
call_ln26              (call             ) [ 0000000000000]
p_loc_load             (load             ) [ 0000000000000]
sext_ln21              (sext             ) [ 0000000000000]
add_ln21               (add              ) [ 0000000000000]
tmp_1_2                (bitselect        ) [ 0000000000000]
denom                  (trunc            ) [ 0000000000000]
tmp_3                  (bitselect        ) [ 0000000000000]
xor_ln21               (xor              ) [ 0000000000000]
and_ln21               (and              ) [ 0000000000000]
xor_ln21_1             (xor              ) [ 0000000000000]
select_ln21            (select           ) [ 0000000000000]
denom_1                (select           ) [ 0000010000000]
speclooptripcount_ln11 (speclooptripcount) [ 0000000000000]
specloopname_ln11      (specloopname     ) [ 0000000000000]
call_ln26              (call             ) [ 0000000000000]
br_ln11                (br               ) [ 0000000000000]
j_2                    (load             ) [ 0000000000000]
icmp_ln31              (icmp             ) [ 0000001111111]
add_ln31               (add              ) [ 0000000111111]
br_ln31                (br               ) [ 0000000000000]
zext_ln31              (zext             ) [ 0000000111111]
speclooptripcount_ln31 (speclooptripcount) [ 0000000000000]
specloopname_ln31      (specloopname     ) [ 0000000000000]
br_ln35                (br               ) [ 0000001111111]
ret_ln47               (ret              ) [ 0000000000000]
i_1                    (phi              ) [ 0000000100000]
empty                  (phi              ) [ 0000000110000]
icmp_ln35              (icmp             ) [ 0000001111111]
add_ln35               (add              ) [ 0000001111111]
br_ln35                (br               ) [ 0000000000000]
trunc_ln35             (trunc            ) [ 0000000000000]
tmp_1                  (bitconcatenate   ) [ 0000000000000]
add_ln36_2             (add              ) [ 0000000000000]
zext_ln36              (zext             ) [ 0000000000000]
tmp_addr               (getelementptr    ) [ 0000000010000]
shl_ln                 (bitconcatenate   ) [ 0000000000000]
sext_ln40              (sext             ) [ 0000000000000]
mul_ln40               (mul              ) [ 0000000000000]
sub_ln40               (sub              ) [ 0000000000000]
tmp_4                  (bitselect        ) [ 0000000000000]
tmp_19_cast            (partselect       ) [ 0000000000000]
tmp_20_cast4           (partselect       ) [ 0000000000000]
tmp_20_cast            (partselect       ) [ 0000000000000]
select_ln40_1          (select           ) [ 0000000000000]
zext_ln40              (zext             ) [ 0000000000000]
sub_ln40_1             (sub              ) [ 0000000000000]
scale                  (select           ) [ 0000000001000]
tmp_7                  (bitselect        ) [ 0000000001000]
speclooptripcount_ln35 (speclooptripcount) [ 0000000000000]
specloopname_ln35      (specloopname     ) [ 0000000000000]
sext_ln36              (sext             ) [ 0000000000000]
empty_17               (load             ) [ 0000000000000]
sext_ln36_1            (sext             ) [ 0000000000000]
add_ln36               (add              ) [ 0000000000000]
add_ln36_1             (add              ) [ 0000000000000]
tmp_8                  (bitselect        ) [ 0000000000000]
tmp_9                  (bitselect        ) [ 0000000000000]
xor_ln36               (xor              ) [ 0000000000000]
and_ln36               (and              ) [ 0000000000000]
xor_ln36_1             (xor              ) [ 0000000000000]
select_ln36            (select           ) [ 0000000000000]
col_sum                (select           ) [ 0000001111111]
br_ln35                (br               ) [ 0000001111111]
sext_ln40_1            (sext             ) [ 0000000000000]
tmp_5                  (bitselect        ) [ 0000000000000]
sext_ln40_2            (sext             ) [ 0000000000000]
tmp_6                  (bitselect        ) [ 0000000000000]
or_ln40                (or               ) [ 0000000000000]
xor_ln40               (xor              ) [ 0000000000000]
and_ln40               (and              ) [ 0000000000000]
and_ln40_2             (and              ) [ 0000000000000]
xor_ln40_1             (xor              ) [ 0000000000000]
and_ln40_1             (and              ) [ 0000000000000]
select_ln40            (select           ) [ 0000000000000]
or_ln40_1              (or               ) [ 0000000000000]
scale_1                (select           ) [ 0000000000000]
conv7_i                (sext             ) [ 0000000000111]
br_ln43                (br               ) [ 0000001111111]
i_2                    (phi              ) [ 0000000000100]
icmp_ln43              (icmp             ) [ 0000001111111]
add_ln43               (add              ) [ 0000001111111]
br_ln43                (br               ) [ 0000000000000]
trunc_ln43             (trunc            ) [ 0000000000000]
tmp_2                  (bitconcatenate   ) [ 0000000000000]
add_ln44_1             (add              ) [ 0000000000000]
zext_ln44_1            (zext             ) [ 0000000000011]
tmp_addr_1             (getelementptr    ) [ 0000000000010]
store_ln31             (store            ) [ 0000000000000]
br_ln31                (br               ) [ 0000000000000]
empty_18               (load             ) [ 0000000000000]
sext_ln44              (sext             ) [ 0000000000000]
mul_ln44               (mul              ) [ 0000000000000]
tmp_10                 (bitselect        ) [ 0000000000000]
trunc_ln2              (partselect       ) [ 0000000000000]
tmp_11                 (bitselect        ) [ 0000000000000]
tmp_12                 (bitselect        ) [ 0000000000000]
zext_ln44              (zext             ) [ 0000000000000]
add_ln44               (add              ) [ 0000000000000]
tmp_13                 (bitselect        ) [ 0000000000000]
xor_ln44               (xor              ) [ 0000000000000]
and_ln44               (and              ) [ 0000000000000]
tmp_14                 (bitselect        ) [ 0000000000000]
tmp_15                 (partselect       ) [ 0000000000000]
icmp_ln44              (icmp             ) [ 0000000000000]
tmp_16                 (partselect       ) [ 0000000000000]
icmp_ln44_1            (icmp             ) [ 0000000000000]
icmp_ln44_2            (icmp             ) [ 0000000000000]
select_ln44            (select           ) [ 0000000000000]
xor_ln44_1             (xor              ) [ 0000000000000]
and_ln44_1             (and              ) [ 0000000000000]
select_ln44_1          (select           ) [ 0000000000000]
and_ln44_2             (and              ) [ 0000000000000]
xor_ln44_2             (xor              ) [ 0000000000000]
or_ln44                (or               ) [ 0000000000000]
xor_ln44_3             (xor              ) [ 0000000000000]
and_ln44_3             (and              ) [ 0000000000000]
and_ln44_4             (and              ) [ 0000000000000]
or_ln44_2              (or               ) [ 0000000000000]
xor_ln44_4             (xor              ) [ 0000000000000]
and_ln44_5             (and              ) [ 0000000000000]
select_ln44_2          (select           ) [ 0000000000000]
or_ln44_1              (or               ) [ 0000000000000]
select_ln44_3          (select           ) [ 0000000000001]
C_addr                 (getelementptr    ) [ 0000000000000]
speclooptripcount_ln43 (speclooptripcount) [ 0000000000000]
specloopname_ln43      (specloopname     ) [ 0000000000000]
store_ln44             (store            ) [ 0000000000000]
br_ln43                (br               ) [ 0000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_15_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_24_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i24.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="14" slack="0"/>
<pin id="150" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="0"/>
<pin id="155" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_17/7 empty_18/10 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="24" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="14" slack="0"/>
<pin id="163" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_1/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="C_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="24" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="14" slack="2"/>
<pin id="171" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln44_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="0" index="1" bw="24" slack="1"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/12 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="1"/>
<pin id="182" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_1_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="191" class="1005" name="empty_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="24" slack="1"/>
<pin id="193" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="empty_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="24" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/7 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_2_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="1"/>
<pin id="205" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_2_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="9" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="14" slack="0"/>
<pin id="217" dir="0" index="2" bw="24" slack="0"/>
<pin id="218" dir="0" index="3" bw="24" slack="1"/>
<pin id="219" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="14" slack="2"/>
<pin id="225" dir="0" index="2" bw="24" slack="0"/>
<pin id="226" dir="0" index="3" bw="24" slack="0"/>
<pin id="227" dir="0" index="4" bw="24" slack="0"/>
<pin id="228" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="mul_ln44_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="0" index="1" bw="24" slack="2"/>
<pin id="235" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mul_ln40_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="40" slack="0"/>
<pin id="238" dir="0" index="1" bw="42" slack="0"/>
<pin id="239" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln11_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_3_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="1"/>
<pin id="248" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln11_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="0" index="1" bw="9" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln11_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln11_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_s_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln11_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="0"/>
<pin id="276" dir="0" index="1" bw="9" slack="1"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln31_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="7" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_loc_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="3"/>
<pin id="286" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln21_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="24" slack="0"/>
<pin id="289" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln21_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="0"/>
<pin id="293" dir="0" index="1" bw="18" slack="0"/>
<pin id="294" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_1_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="25" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1_2/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="denom_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="25" slack="0"/>
<pin id="307" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="denom/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="25" slack="0"/>
<pin id="312" dir="0" index="2" bw="6" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="xor_ln21_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="and_ln21_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="xor_ln21_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_1/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln21_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="24" slack="0"/>
<pin id="338" dir="0" index="2" bw="24" slack="0"/>
<pin id="339" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="denom_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="24" slack="0"/>
<pin id="346" dir="0" index="2" bw="24" slack="0"/>
<pin id="347" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="denom_1/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="j_2_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="1"/>
<pin id="354" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln31_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="0" index="1" bw="7" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln31_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln31_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln35_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="9" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln35_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln35_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln36_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="14" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="1"/>
<pin id="398" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln36_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="14" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="shl_ln_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="40" slack="0"/>
<pin id="407" dir="0" index="1" bw="24" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln40_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="40" slack="0"/>
<pin id="415" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sub_ln40_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="81" slack="0"/>
<pin id="421" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="24" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_19_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="17" slack="0"/>
<pin id="434" dir="0" index="1" bw="81" slack="0"/>
<pin id="435" dir="0" index="2" bw="7" slack="0"/>
<pin id="436" dir="0" index="3" bw="8" slack="0"/>
<pin id="437" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19_cast/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_20_cast4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="18" slack="0"/>
<pin id="444" dir="0" index="1" bw="81" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="0" index="3" bw="8" slack="0"/>
<pin id="447" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20_cast4/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_20_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="17" slack="0"/>
<pin id="454" dir="0" index="1" bw="81" slack="0"/>
<pin id="455" dir="0" index="2" bw="7" slack="0"/>
<pin id="456" dir="0" index="3" bw="8" slack="0"/>
<pin id="457" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20_cast/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln40_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="17" slack="0"/>
<pin id="465" dir="0" index="2" bw="17" slack="0"/>
<pin id="466" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln40_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="17" slack="0"/>
<pin id="472" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sub_ln40_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="17" slack="0"/>
<pin id="477" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40_1/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="scale_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="18" slack="0"/>
<pin id="483" dir="0" index="2" bw="18" slack="0"/>
<pin id="484" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_7_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="18" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sext_ln36_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="24" slack="1"/>
<pin id="498" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln36_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="24" slack="0"/>
<pin id="502" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln36_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="24" slack="0"/>
<pin id="506" dir="0" index="1" bw="24" slack="1"/>
<pin id="507" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln36_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="24" slack="0"/>
<pin id="512" dir="0" index="1" bw="24" slack="0"/>
<pin id="513" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_8_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="25" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_9_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="24" slack="0"/>
<pin id="527" dir="0" index="2" bw="6" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln36_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln36_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="xor_ln36_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_1/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln36_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="24" slack="0"/>
<pin id="553" dir="0" index="2" bw="24" slack="0"/>
<pin id="554" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="col_sum_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="24" slack="0"/>
<pin id="561" dir="0" index="2" bw="24" slack="0"/>
<pin id="562" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_sum/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln40_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="18" slack="1"/>
<pin id="568" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_1/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_5_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="18" slack="0"/>
<pin id="572" dir="0" index="2" bw="7" slack="0"/>
<pin id="573" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln40_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="18" slack="1"/>
<pin id="579" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_2/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_6_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="18" slack="0"/>
<pin id="583" dir="0" index="2" bw="6" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="or_ln40_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="1"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="xor_ln40_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="and_ln40_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="and_ln40_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40_2/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="xor_ln40_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_1/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="and_ln40_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40_1/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln40_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="24" slack="0"/>
<pin id="625" dir="0" index="2" bw="24" slack="0"/>
<pin id="626" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/9 "/>
</bind>
</comp>

<comp id="630" class="1004" name="or_ln40_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40_1/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="scale_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="24" slack="0"/>
<pin id="639" dir="0" index="2" bw="24" slack="0"/>
<pin id="640" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale_1/9 "/>
</bind>
</comp>

<comp id="644" class="1004" name="conv7_i_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="24" slack="0"/>
<pin id="646" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln43_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="0"/>
<pin id="650" dir="0" index="1" bw="9" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln43_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/10 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln43_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="9" slack="0"/>
<pin id="662" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="14" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln44_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="14" slack="0"/>
<pin id="674" dir="0" index="1" bw="7" slack="3"/>
<pin id="675" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/10 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln44_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="14" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/10 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln31_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="7" slack="3"/>
<pin id="684" dir="0" index="1" bw="7" slack="4"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sext_ln44_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="24" slack="0"/>
<pin id="688" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/11 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_10_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="48" slack="0"/>
<pin id="694" dir="0" index="2" bw="7" slack="0"/>
<pin id="695" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="trunc_ln2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="24" slack="0"/>
<pin id="701" dir="0" index="1" bw="48" slack="0"/>
<pin id="702" dir="0" index="2" bw="6" slack="0"/>
<pin id="703" dir="0" index="3" bw="7" slack="0"/>
<pin id="704" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/11 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_11_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="48" slack="0"/>
<pin id="712" dir="0" index="2" bw="5" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_12_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="48" slack="0"/>
<pin id="720" dir="0" index="2" bw="7" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln44_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/11 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln44_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="24" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/11 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_13_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="24" slack="0"/>
<pin id="738" dir="0" index="2" bw="6" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="743" class="1004" name="xor_ln44_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/11 "/>
</bind>
</comp>

<comp id="749" class="1004" name="and_ln44_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/11 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_14_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="48" slack="0"/>
<pin id="758" dir="0" index="2" bw="7" slack="0"/>
<pin id="759" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_15_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="0"/>
<pin id="765" dir="0" index="1" bw="48" slack="0"/>
<pin id="766" dir="0" index="2" bw="7" slack="0"/>
<pin id="767" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="771" class="1004" name="icmp_ln44_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="7" slack="0"/>
<pin id="773" dir="0" index="1" bw="7" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/11 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_16_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="48" slack="0"/>
<pin id="780" dir="0" index="2" bw="7" slack="0"/>
<pin id="781" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="785" class="1004" name="icmp_ln44_1_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="0"/>
<pin id="787" dir="0" index="1" bw="8" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_1/11 "/>
</bind>
</comp>

<comp id="791" class="1004" name="icmp_ln44_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="8" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_2/11 "/>
</bind>
</comp>

<comp id="797" class="1004" name="select_ln44_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="0" index="2" bw="1" slack="0"/>
<pin id="801" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/11 "/>
</bind>
</comp>

<comp id="805" class="1004" name="xor_ln44_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_1/11 "/>
</bind>
</comp>

<comp id="811" class="1004" name="and_ln44_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_1/11 "/>
</bind>
</comp>

<comp id="817" class="1004" name="select_ln44_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="0" index="2" bw="1" slack="0"/>
<pin id="821" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/11 "/>
</bind>
</comp>

<comp id="825" class="1004" name="and_ln44_2_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_2/11 "/>
</bind>
</comp>

<comp id="831" class="1004" name="xor_ln44_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_2/11 "/>
</bind>
</comp>

<comp id="837" class="1004" name="or_ln44_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/11 "/>
</bind>
</comp>

<comp id="843" class="1004" name="xor_ln44_3_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_3/11 "/>
</bind>
</comp>

<comp id="849" class="1004" name="and_ln44_3_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_3/11 "/>
</bind>
</comp>

<comp id="855" class="1004" name="and_ln44_4_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_4/11 "/>
</bind>
</comp>

<comp id="861" class="1004" name="or_ln44_2_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_2/11 "/>
</bind>
</comp>

<comp id="867" class="1004" name="xor_ln44_4_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_4/11 "/>
</bind>
</comp>

<comp id="873" class="1004" name="and_ln44_5_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_5/11 "/>
</bind>
</comp>

<comp id="879" class="1004" name="select_ln44_2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="24" slack="0"/>
<pin id="882" dir="0" index="2" bw="24" slack="0"/>
<pin id="883" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/11 "/>
</bind>
</comp>

<comp id="887" class="1004" name="or_ln44_1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_1/11 "/>
</bind>
</comp>

<comp id="893" class="1004" name="select_ln44_3_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="24" slack="0"/>
<pin id="896" dir="0" index="2" bw="24" slack="0"/>
<pin id="897" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_3/11 "/>
</bind>
</comp>

<comp id="901" class="1005" name="i_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="9" slack="0"/>
<pin id="903" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="908" class="1005" name="p_loc_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="24" slack="1"/>
<pin id="910" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_s_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="14" slack="1"/>
<pin id="919" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="923" class="1005" name="j_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="7" slack="0"/>
<pin id="925" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="930" class="1005" name="denom_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="24" slack="1"/>
<pin id="932" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="denom_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="add_ln31_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="7" slack="3"/>
<pin id="940" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="943" class="1005" name="zext_ln31_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="14" slack="1"/>
<pin id="945" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="952" class="1005" name="add_ln35_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="9" slack="0"/>
<pin id="954" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="957" class="1005" name="tmp_addr_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="14" slack="1"/>
<pin id="959" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr "/>
</bind>
</comp>

<comp id="962" class="1005" name="scale_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="18" slack="1"/>
<pin id="964" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="scale "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_7_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="974" class="1005" name="col_sum_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="24" slack="1"/>
<pin id="976" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="col_sum "/>
</bind>
</comp>

<comp id="979" class="1005" name="conv7_i_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="48" slack="2"/>
<pin id="981" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="conv7_i "/>
</bind>
</comp>

<comp id="987" class="1005" name="add_ln43_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="9" slack="0"/>
<pin id="989" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="992" class="1005" name="zext_ln44_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="64" slack="2"/>
<pin id="994" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln44_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="tmp_addr_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="14" slack="1"/>
<pin id="999" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="select_ln44_3_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="24" slack="1"/>
<pin id="1004" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="74" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="74" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="74" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="72" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="240"><net_src comp="80" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="246" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="246" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="265" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="278"><net_src comp="255" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="291" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="291" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="297" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="309" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="297" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="309" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="323" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="329" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="335" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="305" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="351"><net_src comp="343" pin="3"/><net_sink comp="222" pin=3"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="64" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="352" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="66" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="352" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="184" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="28" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="184" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="184" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="32" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="34" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="410"><net_src comp="76" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="195" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="78" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="422"><net_src comp="82" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="236" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="84" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="195" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="46" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="438"><net_src comp="86" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="418" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="88" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="90" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="448"><net_src comp="92" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="236" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="88" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="94" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="458"><net_src comp="86" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="236" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="90" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="467"><net_src comp="424" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="432" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="452" pin="4"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="96" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="424" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="442" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="493"><net_src comp="98" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="480" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="100" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="191" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="153" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="153" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="191" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="500" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="496" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="42" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="44" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="84" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="504" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="46" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="516" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="48" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="524" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="516" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="524" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="538" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="52" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="544" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="550" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="504" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="574"><net_src comp="104" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="106" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="585"><net_src comp="104" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="566" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="46" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="569" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="48" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="588" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="580" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="48" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="569" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="599" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="50" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="52" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="599" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="616" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="622" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="577" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="207" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="28" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="207" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="30" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="207" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="32" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="34" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="689"><net_src comp="153" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="696"><net_src comp="108" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="232" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="110" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="705"><net_src comp="112" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="232" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="114" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="708"><net_src comp="106" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="714"><net_src comp="108" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="232" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="116" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="722"><net_src comp="108" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="232" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="106" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="709" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="699" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="84" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="729" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="46" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="735" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="48" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="717" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="743" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="760"><net_src comp="108" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="232" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="118" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="768"><net_src comp="120" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="232" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="122" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="775"><net_src comp="763" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="124" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="782"><net_src comp="126" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="232" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="118" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="789"><net_src comp="777" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="128" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="777" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="130" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="749" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="785" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="791" pin="2"/><net_sink comp="797" pin=2"/></net>

<net id="809"><net_src comp="755" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="48" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="771" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="805" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="749" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="811" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="785" pin="2"/><net_sink comp="817" pin=2"/></net>

<net id="829"><net_src comp="749" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="785" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="797" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="48" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="735" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="831" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="691" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="48" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="837" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="843" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="735" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="817" pin="3"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="825" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="855" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="48" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="691" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="867" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="884"><net_src comp="849" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="50" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="52" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="891"><net_src comp="849" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="873" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="898"><net_src comp="887" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="879" pin="3"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="729" pin="2"/><net_sink comp="893" pin=2"/></net>

<net id="904"><net_src comp="134" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="907"><net_src comp="901" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="911"><net_src comp="138" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="214" pin=3"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="920"><net_src comp="265" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="926"><net_src comp="142" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="929"><net_src comp="923" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="933"><net_src comp="343" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="941"><net_src comp="361" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="946"><net_src comp="367" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="955"><net_src comp="377" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="960"><net_src comp="146" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="965"><net_src comp="480" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="971"><net_src comp="488" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="977"><net_src comp="558" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="982"><net_src comp="644" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="990"><net_src comp="654" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="995"><net_src comp="677" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="1000"><net_src comp="159" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1005"><net_src comp="893" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="174" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {12 }
	Port: tmp | {4 5 }
 - Input state : 
	Port: top_kernel : A | {2 3 4 5 }
	Port: top_kernel : tmp | {7 8 10 11 }
  - Chain level:
	State 1
		store_ln11 : 1
	State 2
		icmp_ln11 : 1
		add_ln11 : 1
		br_ln11 : 2
		trunc_ln11 : 1
		tmp_s : 2
		call_ln26 : 3
		store_ln11 : 2
		store_ln31 : 1
	State 3
	State 4
		sext_ln21 : 1
		add_ln21 : 2
		tmp_1_2 : 3
		denom : 3
		tmp_3 : 3
		xor_ln21 : 4
		and_ln21 : 4
		xor_ln21_1 : 4
		select_ln21 : 4
		denom_1 : 5
		call_ln26 : 6
	State 5
	State 6
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		zext_ln31 : 1
	State 7
		icmp_ln35 : 1
		add_ln35 : 1
		br_ln35 : 2
		trunc_ln35 : 1
		tmp_1 : 2
		add_ln36_2 : 3
		zext_ln36 : 4
		tmp_addr : 5
		empty_17 : 6
		shl_ln : 1
		sext_ln40 : 2
		mul_ln40 : 3
		sub_ln40 : 4
		tmp_4 : 1
		tmp_19_cast : 5
		tmp_20_cast4 : 4
		tmp_20_cast : 4
		select_ln40_1 : 6
		zext_ln40 : 7
		sub_ln40_1 : 8
		scale : 9
		tmp_7 : 10
	State 8
		sext_ln36_1 : 1
		add_ln36 : 1
		add_ln36_1 : 2
		tmp_8 : 3
		tmp_9 : 2
		xor_ln36 : 4
		and_ln36 : 4
		xor_ln36_1 : 4
		select_ln36 : 4
		col_sum : 5
	State 9
		tmp_5 : 1
		tmp_6 : 1
		or_ln40 : 2
		xor_ln40 : 2
		and_ln40 : 2
		and_ln40_2 : 2
		xor_ln40_1 : 2
		and_ln40_1 : 2
		select_ln40 : 2
		or_ln40_1 : 2
		scale_1 : 2
		conv7_i : 3
	State 10
		icmp_ln43 : 1
		add_ln43 : 1
		br_ln43 : 2
		trunc_ln43 : 1
		tmp_2 : 2
		add_ln44_1 : 3
		zext_ln44_1 : 4
		tmp_addr_1 : 5
		empty_18 : 6
	State 11
		sext_ln44 : 1
		mul_ln44 : 2
		tmp_10 : 3
		trunc_ln2 : 3
		tmp_11 : 3
		tmp_12 : 3
		zext_ln44 : 4
		add_ln44 : 5
		tmp_13 : 6
		xor_ln44 : 7
		and_ln44 : 7
		tmp_14 : 3
		tmp_15 : 3
		icmp_ln44 : 4
		tmp_16 : 3
		icmp_ln44_1 : 4
		icmp_ln44_2 : 4
		select_ln44 : 7
		xor_ln44_1 : 4
		and_ln44_1 : 5
		select_ln44_1 : 7
		and_ln44_2 : 7
		xor_ln44_2 : 8
		or_ln44 : 8
		xor_ln44_3 : 4
		and_ln44_3 : 8
		and_ln44_4 : 8
		or_ln44_2 : 8
		xor_ln44_4 : 8
		and_ln44_5 : 8
		select_ln44_2 : 8
		or_ln44_1 : 8
		select_ln44_3 : 8
	State 12
		store_ln44 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_214 |    0    |  0.489  |    45   |   174   |
|          | grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_222 |    0    |  0.978  |   3657  |   2841  |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |               select_ln21_fu_335               |    0    |    0    |    0    |    24   |
|          |                 denom_1_fu_343                 |    0    |    0    |    0    |    24   |
|          |              select_ln40_1_fu_462              |    0    |    0    |    0    |    17   |
|          |                  scale_fu_480                  |    0    |    0    |    0    |    18   |
|          |               select_ln36_fu_550               |    0    |    0    |    0    |    24   |
|  select  |                 col_sum_fu_558                 |    0    |    0    |    0    |    24   |
|          |               select_ln40_fu_622               |    0    |    0    |    0    |    24   |
|          |                 scale_1_fu_636                 |    0    |    0    |    0    |    24   |
|          |               select_ln44_fu_797               |    0    |    0    |    0    |    2    |
|          |              select_ln44_1_fu_817              |    0    |    0    |    0    |    2    |
|          |              select_ln44_2_fu_879              |    0    |    0    |    0    |    24   |
|          |              select_ln44_3_fu_893              |    0    |    0    |    0    |    24   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln11_fu_255                |    0    |    0    |    0    |    16   |
|          |                 add_ln21_fu_291                |    0    |    0    |    0    |    31   |
|          |                 add_ln31_fu_361                |    0    |    0    |    0    |    14   |
|          |                 add_ln35_fu_377                |    0    |    0    |    0    |    16   |
|    add   |                add_ln36_2_fu_395               |    0    |    0    |    0    |    21   |
|          |                 add_ln36_fu_504                |    0    |    0    |    0    |    31   |
|          |                add_ln36_1_fu_510               |    0    |    0    |    0    |    31   |
|          |                 add_ln43_fu_654                |    0    |    0    |    0    |    16   |
|          |                add_ln44_1_fu_672               |    0    |    0    |    0    |    21   |
|          |                 add_ln44_fu_729                |    0    |    0    |    0    |    31   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    sub   |                 sub_ln40_fu_418                |    0    |    0    |    0    |    88   |
|          |                sub_ln40_1_fu_474               |    0    |    0    |    0    |    24   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln11_fu_249                |    0    |    0    |    0    |    16   |
|          |                icmp_ln31_fu_355                |    0    |    0    |    0    |    14   |
|          |                icmp_ln35_fu_371                |    0    |    0    |    0    |    16   |
|   icmp   |                icmp_ln43_fu_648                |    0    |    0    |    0    |    16   |
|          |                icmp_ln44_fu_771                |    0    |    0    |    0    |    14   |
|          |               icmp_ln44_1_fu_785               |    0    |    0    |    0    |    15   |
|          |               icmp_ln44_2_fu_791               |    0    |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    mul   |                 mul_ln44_fu_232                |    2    |    0    |    0    |    39   |
|          |                 mul_ln40_fu_236                |    5    |    0    |    0    |    22   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 xor_ln21_fu_317                |    0    |    0    |    0    |    2    |
|          |                xor_ln21_1_fu_329               |    0    |    0    |    0    |    2    |
|          |                 xor_ln36_fu_532                |    0    |    0    |    0    |    2    |
|          |                xor_ln36_1_fu_544               |    0    |    0    |    0    |    2    |
|          |                 xor_ln40_fu_593                |    0    |    0    |    0    |    2    |
|    xor   |                xor_ln40_1_fu_610               |    0    |    0    |    0    |    2    |
|          |                 xor_ln44_fu_743                |    0    |    0    |    0    |    2    |
|          |                xor_ln44_1_fu_805               |    0    |    0    |    0    |    2    |
|          |                xor_ln44_2_fu_831               |    0    |    0    |    0    |    2    |
|          |                xor_ln44_3_fu_843               |    0    |    0    |    0    |    2    |
|          |                xor_ln44_4_fu_867               |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 and_ln21_fu_323                |    0    |    0    |    0    |    2    |
|          |                 and_ln36_fu_538                |    0    |    0    |    0    |    2    |
|          |                 and_ln40_fu_599                |    0    |    0    |    0    |    2    |
|          |                and_ln40_2_fu_605               |    0    |    0    |    0    |    2    |
|          |                and_ln40_1_fu_616               |    0    |    0    |    0    |    2    |
|    and   |                 and_ln44_fu_749                |    0    |    0    |    0    |    2    |
|          |                and_ln44_1_fu_811               |    0    |    0    |    0    |    2    |
|          |                and_ln44_2_fu_825               |    0    |    0    |    0    |    2    |
|          |                and_ln44_3_fu_849               |    0    |    0    |    0    |    2    |
|          |                and_ln44_4_fu_855               |    0    |    0    |    0    |    2    |
|          |                and_ln44_5_fu_873               |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 or_ln40_fu_588                 |    0    |    0    |    0    |    2    |
|          |                or_ln40_1_fu_630                |    0    |    0    |    0    |    2    |
|    or    |                 or_ln44_fu_837                 |    0    |    0    |    0    |    2    |
|          |                or_ln44_2_fu_861                |    0    |    0    |    0    |    2    |
|          |                or_ln44_1_fu_887                |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln11_fu_261               |    0    |    0    |    0    |    0    |
|   trunc  |                  denom_fu_305                  |    0    |    0    |    0    |    0    |
|          |                trunc_ln35_fu_383               |    0    |    0    |    0    |    0    |
|          |                trunc_ln43_fu_660               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_s_fu_265                  |    0    |    0    |    0    |    0    |
|bitconcatenate|                  tmp_1_fu_387                  |    0    |    0    |    0    |    0    |
|          |                  shl_ln_fu_405                 |    0    |    0    |    0    |    0    |
|          |                  tmp_2_fu_664                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                sext_ln21_fu_287                |    0    |    0    |    0    |    0    |
|          |                sext_ln40_fu_413                |    0    |    0    |    0    |    0    |
|          |                sext_ln36_fu_496                |    0    |    0    |    0    |    0    |
|   sext   |               sext_ln36_1_fu_500               |    0    |    0    |    0    |    0    |
|          |               sext_ln40_1_fu_566               |    0    |    0    |    0    |    0    |
|          |               sext_ln40_2_fu_577               |    0    |    0    |    0    |    0    |
|          |                 conv7_i_fu_644                 |    0    |    0    |    0    |    0    |
|          |                sext_ln44_fu_686                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_1_2_fu_297                 |    0    |    0    |    0    |    0    |
|          |                  tmp_3_fu_309                  |    0    |    0    |    0    |    0    |
|          |                  tmp_4_fu_424                  |    0    |    0    |    0    |    0    |
|          |                  tmp_7_fu_488                  |    0    |    0    |    0    |    0    |
|          |                  tmp_8_fu_516                  |    0    |    0    |    0    |    0    |
|          |                  tmp_9_fu_524                  |    0    |    0    |    0    |    0    |
| bitselect|                  tmp_5_fu_569                  |    0    |    0    |    0    |    0    |
|          |                  tmp_6_fu_580                  |    0    |    0    |    0    |    0    |
|          |                  tmp_10_fu_691                 |    0    |    0    |    0    |    0    |
|          |                  tmp_11_fu_709                 |    0    |    0    |    0    |    0    |
|          |                  tmp_12_fu_717                 |    0    |    0    |    0    |    0    |
|          |                  tmp_13_fu_735                 |    0    |    0    |    0    |    0    |
|          |                  tmp_14_fu_755                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln31_fu_367                |    0    |    0    |    0    |    0    |
|          |                zext_ln36_fu_400                |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln40_fu_470                |    0    |    0    |    0    |    0    |
|          |               zext_ln44_1_fu_677               |    0    |    0    |    0    |    0    |
|          |                zext_ln44_fu_725                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |               tmp_19_cast_fu_432               |    0    |    0    |    0    |    0    |
|          |               tmp_20_cast4_fu_442              |    0    |    0    |    0    |    0    |
|partselect|               tmp_20_cast_fu_452               |    0    |    0    |    0    |    0    |
|          |                trunc_ln2_fu_699                |    0    |    0    |    0    |    0    |
|          |                  tmp_15_fu_763                 |    0    |    0    |    0    |    0    |
|          |                  tmp_16_fu_777                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    7    |  1.467  |   3702  |   3807  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| tmp|   22   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   22   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln31_reg_938   |    7   |
|   add_ln35_reg_952   |    9   |
|   add_ln43_reg_987   |    9   |
|    col_sum_reg_974   |   24   |
|    conv7_i_reg_979   |   48   |
|    denom_1_reg_930   |   24   |
|     empty_reg_191    |   24   |
|      i_1_reg_180     |    9   |
|      i_2_reg_203     |    9   |
|       i_reg_901      |    9   |
|       j_reg_923      |    7   |
|     p_loc_reg_908    |   24   |
|     scale_reg_962    |   18   |
|select_ln44_3_reg_1002|   24   |
|     tmp_7_reg_968    |    1   |
|  tmp_addr_1_reg_997  |   14   |
|   tmp_addr_reg_957   |   14   |
|     tmp_s_reg_917    |   14   |
|   zext_ln31_reg_943  |   14   |
|  zext_ln44_1_reg_992 |   64   |
+----------------------+--------+
|         Total        |   366  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                grp_access_fu_153               |  p0  |   4  |  14  |   56   ||    0    ||    20   |
|                  empty_reg_191                 |  p0  |   2  |  24  |   48   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_214 |  p1  |   2  |  14  |   28   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_222 |  p3  |   2  |  24  |   48   ||    0    ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                     |      |      |      |   180  ||  2.072  ||    0    ||    47   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    1   |  3702  |  3807  |    -   |
|   Memory  |   22   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    0   |   47   |    -   |
|  Register |    -   |    -   |    -   |   366  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   22   |    7   |    3   |  4068  |  3854  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
