
---------- Begin Simulation Statistics ----------
simSeconds                                  11.828575                       # Number of seconds simulated (Second)
simTicks                                 11828575224893                       # Number of ticks simulated (Tick)
finalTick                                11828575224893                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2038.77                       # Real time elapsed on the host (Second)
hostTickRate                               5801814111                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8697036                       # Number of bytes of host memory used (Byte)
simInsts                                    339320547                       # Number of instructions simulated (Count)
simOps                                      647914329                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   166434                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     317796                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        887165322                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.614535                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.382477                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       689962340                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   220088                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      731389683                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 401251                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             42268088                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          73720538                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               13099                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           880772592                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.830396                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.532983                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 587244707     66.67%     66.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 116160021     13.19%     79.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  66529483      7.55%     87.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  39757073      4.51%     91.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  25687602      2.92%     94.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  22536624      2.56%     97.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  15344778      1.74%     99.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   4701151      0.53%     99.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   2811153      0.32%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             880772592                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1368110     62.21%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     62.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  56145      2.55%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      4      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                90      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     64.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 432875     19.68%     84.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                264977     12.05%     96.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             76206      3.47%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              851      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      2900041      0.40%      0.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     447386454     61.17%     61.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       247484      0.03%     61.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       2156638      0.29%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     30754016      4.20%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1632      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         6855      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      2884472      0.39%     66.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           19      0.00%     66.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       112896      0.02%     66.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       321910      0.04%     66.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3413      0.00%     66.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     21521027      2.94%     69.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp       393195      0.05%     69.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt     11281802      1.54%     71.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv        50187      0.01%     71.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     10249712      1.40%     72.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt       945367      0.13%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     92355202     12.63%     85.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     29219473      4.00%     89.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     72102797      9.86%     99.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      6495091      0.89%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      731389683                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.824412                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2199259                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003007                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               2007652350                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               587558074                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       539683329                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 338500118                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                144946217                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        134214423                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   561501269                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    169187632                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1278069                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         1410696                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         6392730                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      113470448                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      36636492                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3385025                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2539443                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1967      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1665102      2.09%      2.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1785925      2.24%      4.32% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1168      0.00%      4.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     67770099     84.88%     89.21% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      8308633     10.41%     99.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       307708      0.39%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       79840602                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1614      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        77171      1.11%      1.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       198614      2.85%      3.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          543      0.01%      3.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      6031556     86.45%     90.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       653675      9.37%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        13687      0.20%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       6976860                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          511      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        33435      1.47%      1.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         1370      0.06%      1.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          245      0.01%      1.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      2229773     98.29%     99.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1727      0.08%     99.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1508      0.07%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      2268569                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          353      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1587930      2.18%      2.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1587310      2.18%      4.36% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          625      0.00%      4.36% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     61738543     84.73%     89.09% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      7654958     10.51%     99.60% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.60% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       294021      0.40%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     72863740                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          353      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        33429      1.50%      1.51% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          983      0.04%      1.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          230      0.01%      1.57% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      2192985     98.30%     99.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         1356      0.06%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1471      0.07%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      2230807                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     36653766     45.91%     45.91% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     41225605     51.63%     97.54% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1665102      2.09%     99.63% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       296129      0.37%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     79840602                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      1153228     53.76%     53.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       958513     44.68%     98.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect        33435      1.56%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          160      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      2145336                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          67772066                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     31159832                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           2268569                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2686                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      1197558                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       1071011                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             79840602                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              1161859                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                61575072                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.771225                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3850                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          308876                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             296129                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            12747                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1967      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1665102      2.09%      2.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1785925      2.24%      4.32% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1168      0.00%      4.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     67770099     84.88%     89.21% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      8308633     10.41%     99.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       307708      0.39%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     79840602                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          308      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1660521      9.09%      9.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1976      0.01%      9.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1167      0.01%      9.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     16292628     89.20%     98.31% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1222      0.01%     98.32% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.32% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       307708      1.68%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      18265530                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         1370      0.12%      0.12% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.12% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      1158762     99.73%     99.85% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         1727      0.15%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      1161859                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         1370      0.12%      0.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      1158762     99.73%     99.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         1727      0.15%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      1161859                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 11828575224893                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       308876                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       296129                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        12747                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1753                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       310629                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1864264                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1864259                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             276328                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1587930                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1554501                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             33429                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        42541653                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          206989                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           2261129                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    874289509                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.741075                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.675268                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       649422392     74.28%     74.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        83099561      9.50%     83.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        37243121      4.26%     88.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        47100640      5.39%     93.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        14465470      1.65%     95.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        12119063      1.39%     96.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5961809      0.68%     97.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         4221067      0.48%     97.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        20656386      2.36%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    874289509                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      137354                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1587935                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      2639026      0.41%      0.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    427069468     65.91%     66.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       241214      0.04%     66.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      1994122      0.31%     66.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     28568572      4.41%     71.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1632      0.00%     71.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     71.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     71.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     71.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6810      0.00%     71.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      2789764      0.43%     71.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           18      0.00%     71.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       112606      0.02%     71.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       321675      0.05%     71.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         2207      0.00%     71.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     21281781      3.28%     74.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp       393195      0.06%     74.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt     11137592      1.72%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        50187      0.01%     76.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     10249707      1.58%     78.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt       935311      0.14%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     68736143     10.61%     88.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     28298044      4.37%     93.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     37188511      5.74%     99.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      5896744      0.91%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    647914329                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      20656386                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            339320547                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              647914329                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      339320547                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        647914329                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.614535                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.382477                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          140119442                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          130308471                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         551442703                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        105924654                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        34194788                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      2639026      0.41%      0.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    427069468     65.91%     66.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       241214      0.04%     66.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1994122      0.31%     66.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     28568572      4.41%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1632      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6810      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      2789764      0.43%     71.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           18      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       112606      0.02%     71.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       321675      0.05%     71.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         2207      0.00%     71.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     21281781      3.28%     74.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp       393195      0.06%     74.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     11137592      1.72%     76.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        50187      0.01%     76.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     10249707      1.58%     78.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt       935311      0.14%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     68736143     10.61%     88.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     28298044      4.37%     93.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     37188511      5.74%     99.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      5896744      0.91%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    647914329                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     72863740                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     70980811                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1882576                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     61738543                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     11124844                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1587935                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1587930                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                636471350                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             132812249                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 101471452                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               7695824                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                2321717                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             40186032                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  8365                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              696838134                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 35097                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           730111614                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         75294907                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       164088303                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       35628973                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.822971                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      396846827                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     205536439                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      157896899                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     116526196                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     721188434                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    388799835                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         199717276                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    341309954                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          918                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           43186836                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     199687321                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 4659948                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                92368                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          7033                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3657                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  54591248                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               1989055                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          880772592                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.804068                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.249135                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                768073029     87.20%     87.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  5272969      0.60%     87.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  4350926      0.49%     88.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 11476835      1.30%     89.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4657775      0.53%     90.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  8881894      1.01%     91.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 11186437      1.27%     92.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  5345526      0.61%     93.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 61527201      6.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            880772592                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             370266846                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.417359                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           79840602                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.089995                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    678652239                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   2321717                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   11462844                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 31800596                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              690182428                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               202923                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                113470448                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                36636492                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 74014                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    122445                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 31215587                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          53781                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1114065                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1175797                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              2289862                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                674109379                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               673897752                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 461429835                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 706015949                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.759608                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.653569                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     8926103                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 7545792                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                82036                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               53781                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2441703                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 2545                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               39072327                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          105924654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.623536                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.818994                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                8311205      7.85%      7.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19             81421039     76.87%     84.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29             13362074     12.61%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              2462338      2.32%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               350420      0.33%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                14204      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1696      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1664      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              378                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            105924654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               111776322                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                35629457                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   3186815                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    174997                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 11828575224893                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                54592199                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1436                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 11828575224893                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 11828575224893                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                2321717                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                640003130                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                44980296                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          28435                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 104725621                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              88713393                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              693277746                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 28663                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2631433                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  15100                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               84178875                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents            6052                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          1084137145                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  2258881016                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                694949561                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 162310234                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            1011273070                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 72864067                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     987                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 976                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  56687531                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1543996740                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1387402774                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                339320547                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  647914329                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1793                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  54591135.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  96421798.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.041630191720                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        115203                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        115203                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            334078581                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1864797                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                    156962430                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    34195257                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                  156962430                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  34195257                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 7922657                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               32222097                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.23                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.83                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                9299840                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  17891                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                8596964                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3               84456600                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               54591135                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0               2017480                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                 65674                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                439568                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              31672535                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                112542501                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 30968868                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  3674028                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   889935                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   359485                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   269489                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   156431                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    94723                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    44037                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                    14149                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    8029                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    5507                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    3127                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    2158                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    1906                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    1513                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    1389                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    1113                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     848                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     370                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     143                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                      20                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   62913                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   66566                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  115026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  115247                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  115250                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  115247                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  115253                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  115253                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  115241                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  115237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  115238                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  115229                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  115228                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  115214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  115215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  115213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  115209                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  115205                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     161                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       115203                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1293.713593                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    3135.675820                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191        112082     97.29%     97.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-16383         2376      2.06%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-24575          481      0.42%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-32767          104      0.09%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-40959          100      0.09%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40960-49151           38      0.03%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::49152-57343            3      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::57344-65535            4      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::65536-73727            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::73728-81919            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::98304-106495            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::106496-114687            3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::114688-122879            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::122880-131071            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::147456-155647            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         115203                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       115203                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.127531                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.099106                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.981930                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             48674     42.25%     42.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              3594      3.12%     45.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             62528     54.28%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               383      0.33%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                24      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         115203                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                507050048                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               4213208609                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             257286976                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               356189019.29400486                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               21751307.41516060                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   11828575038231                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       61878.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst   3493832640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    660003938                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data     15083685                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 295372229.839423060417                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 55797416.464075483382                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 1275190.351603520801                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     54591135                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data    102371295                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     34195257                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 1425108597832                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 2810934984600                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 300808856693688                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26105.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27458.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   8796800.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst   3493832640                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    719375969                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      4213208609                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst   3493832640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total   3493832640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    257286976                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    257286976                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      54591135                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data     102371295                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total        156962430                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     34195257                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        34195257                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       295372230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        60816789                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          356189019                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    295372230                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      295372230                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       21751307                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          21751307                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      295372230                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       82568097                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         377940327                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts             149039773                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1973143                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       6032216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       3713299                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       3182457                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3      29100106                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4      15525437                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5      10671487                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       2664394                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       9074158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8      18587259                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9      13823959                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      8083043                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      6646781                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      6313294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      4600747                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      5630981                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      5390155                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         41637                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         77469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         26490                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         36256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         15357                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        105208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         12919                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         12843                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         13452                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        263222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       381801                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       369765                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       285827                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       215007                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        64477                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        51413                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             1441547838682                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           745198865000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        4236043582432                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9672.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28422.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits            122654607                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1718088                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     26640221                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   362.790783                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   222.665402                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   350.047561                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      7113468     26.70%     26.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      8303477     31.17%     57.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383      2140496      8.03%     65.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511      1651140      6.20%     72.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639      1160832      4.36%     76.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       756749      2.84%     79.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       731230      2.74%     82.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       592320      2.22%     84.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      4190509     15.73%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     26640221                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         9538545472                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       126281152                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               806.398513                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                10.675939                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.38                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                82.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 11828575224893                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     111146452200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      59075740350                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    570939775560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1713094380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 933737731680.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 4784127976890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 513433597920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   6974174368980                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    589.603924                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1285542371406                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 394981948643                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 10148050904844                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      79064725740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      42023898345                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    493204203660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     8586712080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 933737731680.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 5015287756500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 318772730880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   6890677758885                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    582.545034                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 770954127859                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 394981948643                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 10662639148391                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 11828575224893                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq            156893751                       # Transaction distribution (Count)
system.membus.transDist::ReadResp           156893750                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            34126580                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           34126580                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                  2                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp                 2                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq        68677                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp        68677                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq        68677                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp        68677                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port    109182270                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total    109182270                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port    273133103                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total    273133103                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               382315373                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port   3493832640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total   3493832640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    976662941                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total    976662941                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               4470495581                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          191157687                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                191157687    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            191157687                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 11828575224893                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        3004630802352                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       3737749690786                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       3356988289807                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   8.247805                       # Number of seconds simulated (Second)
simTicks                                 8247804959721                       # Number of ticks simulated (Tick)
finalTick                                20076380184614                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1496.43                       # Real time elapsed on the host (Second)
hostTickRate                               5511638772                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8697036                       # Number of bytes of host memory used (Byte)
simInsts                                    575889705                       # Number of instructions simulated (Count)
simOps                                     1096693848                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   384841                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     732871                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        618600837                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.614884                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.382426                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       481932021                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   195640                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      520655912                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 371310                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             33348105                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          52740341                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               11462                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           615075333                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.846491                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.545583                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 404922687     65.83%     65.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  84623638     13.76%     79.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  46238922      7.52%     87.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  29939097      4.87%     91.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  18705885      3.04%     95.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  13927181      2.26%     97.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  10286201      1.67%     98.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   3893288      0.63%     99.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   2538434      0.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             615075333                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  640064     50.08%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     50.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   6950      0.54%     50.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     50.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     50.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     50.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     50.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     50.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     50.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     50.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     50.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     50.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     50.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                84      0.01%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 386930     30.27%     80.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                170709     13.36%     94.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             72614      5.68%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              825      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1776014      0.34%      0.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     278663672     53.52%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        84970      0.02%     53.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        256239      0.05%     53.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     30512928      5.86%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      2475880      0.48%     60.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           28      0.00%     60.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       160183      0.03%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     21471757      4.12%     64.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp       393195      0.08%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt     11282091      2.17%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv        50184      0.01%     66.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     10249715      1.97%     68.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt       944946      0.18%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     62258963     11.96%     80.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     22364175      4.30%     85.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     71424988     13.72%     98.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      6285984      1.21%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      520655912                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.841667                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1278176                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002455                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1323347297                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               372207687                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       337309908                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 334689346                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                143317465                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        132708278                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   352900852                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    167257222                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1099681                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          896239                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         3525504                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       88831178                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      29427848                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3181822                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2492270                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1071647      2.02%      2.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1190508      2.24%      4.26% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      4.26% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     45139030     84.96%     89.21% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      5718945     10.76%     99.98% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.98% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        11791      0.02%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       53131921                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        71719      1.31%      1.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       190579      3.48%      4.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      4.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      4694370     85.71%     90.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       513055      9.37%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         7529      0.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       5477252                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        33353      1.84%      1.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect           94      0.01%      1.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      1.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1773986     98.10%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          878      0.05%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           27      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1808338                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       999928      2.10%      2.10% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       999928      2.10%      4.20% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      4.20% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     40444659     84.87%     89.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      5205889     10.92%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         4260      0.01%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     47654664                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        33351      1.88%      1.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           56      0.00%      1.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      1.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1738722     98.07%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          864      0.05%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           21      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1773014                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     25253253     47.53%     47.53% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     26800283     50.44%     97.97% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1071647      2.02%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         6738      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     53131921                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       908134     52.26%     52.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       796236     45.82%     98.08% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect        33353      1.92%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            5      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1737728                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          45139030                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     19913453                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1808338                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            109                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       949303                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        859035                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             53131921                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               915923                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                42948165                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.808331                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             129                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           11791                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               6738                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5053                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1071647      2.02%      2.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1190508      2.24%      4.26% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      4.26% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     45139030     84.96%     89.21% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      5718945     10.76%     99.98% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.98% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        11791      0.02%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     53131921                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1067106     10.48%     10.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          100      0.00%     10.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     10.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      9104740     89.40%     99.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond           19      0.00%     99.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        11791      0.12%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      10183756                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect           94      0.01%      0.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       914951     99.89%     99.90% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          878      0.10%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       915923                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect           94      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       914951     99.89%     99.90% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          878      0.10%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       915923                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 8247804959721                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        11791                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         6738                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         5053                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           27                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        11818                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1262227                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1262226                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             262298                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 999928                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              966577                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             33351                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        33661547                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          184178                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1803409                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    609957649                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.735755                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.652707                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       452933812     74.26%     74.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        57102001      9.36%     83.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        26150819      4.29%     87.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        33675147      5.52%     93.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        11695516      1.92%     95.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         9300279      1.52%     96.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2718632      0.45%     97.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         2296356      0.38%     97.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        14085087      2.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    609957649                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      122782                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                999928                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1566127      0.35%      0.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    262681226     58.53%     58.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        79064      0.02%     58.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       244699      0.05%     58.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     28364440      6.32%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      2382636      0.53%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           28      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       160177      0.04%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     21232626      4.73%     70.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp       393195      0.09%     70.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt     11137586      2.48%     73.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        50184      0.01%     73.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     10249707      2.28%     75.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt       935311      0.21%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     45135970     10.06%     85.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     21557917      4.80%     90.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     36874806      8.22%     98.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      5733820      1.28%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    448779519                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      14085087                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            236569158                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              448779519                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      236569158                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        448779519                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.614884                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.382426                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          109302513                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          128882527                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         354732567                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         82010776                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        27291737                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1566127      0.35%      0.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    262681226     58.53%     58.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        79064      0.02%     58.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       244699      0.05%     58.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     28364440      6.32%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      2382636      0.53%     65.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     65.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           28      0.00%     65.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       160177      0.04%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     21232626      4.73%     70.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp       393195      0.09%     70.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     11137586      2.48%     73.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        50184      0.01%     73.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     10249707      2.28%     75.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt       935311      0.21%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     45135970     10.06%     85.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     21557917      4.80%     90.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     36874806      8.22%     98.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      5733820      1.28%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    448779519                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     47654664                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     46650476                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1004188                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     40444659                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      7210005                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       999928                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       999928                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                410329434                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             128106883                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  68001902                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               6782867                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1854247                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             25948596                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  4935                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              487922744                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 19650                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           519556231                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         49617132                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       133338332                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       28562660                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.839889                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      264999712                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     125066841                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      156184674                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     115294447                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     464986775                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    237295628                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         161900992                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    253005085                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           27878668                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     161403239                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3718352                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                75133                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3291                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  36189474                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               1576637                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          615075333                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.809757                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.262480                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                537859249     87.45%     87.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1557538      0.25%     87.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2508816      0.41%     88.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  8609326      1.40%     89.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  3469222      0.56%     90.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  5558369      0.90%     90.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  8549318      1.39%     92.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  3014470      0.49%     92.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 43949025      7.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            615075333                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             263216069                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.425502                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           53131921                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.085890                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    451734494                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1854247                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    9789584                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 31443651                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              482127661                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               206460                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 88831178                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                29427848                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 65219                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    110348                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 30901629                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          49388                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         901157                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       929453                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1830610                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                470155847                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               470018186                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 310898473                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 485663090                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.759809                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.640153                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     8280207                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6820401                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                81722                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               49388                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2136103                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 2505                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               32861337                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           82010776                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.594175                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.088817                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7673128      9.36%      9.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19             60410803     73.66%     83.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29             12182349     14.85%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              1391395      1.70%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               335331      0.41%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                14261      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1831      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1668      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              379                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             82010776                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                87265028                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                28563118                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   3188928                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    100088                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8247804959721                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                36189474                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         9                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8247804959721                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 8247804959721                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1854247                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                413482707                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                42776529                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  70796460                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              86165390                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              484720589                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 24893                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1401812                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2915                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               83167716                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             164                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           696688100                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1516613744                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                434682758                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 160579584                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             643025782                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 53662278                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  52323696                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1078292061                       # The number of ROB reads (Count)
system.cpu.rob.writes                       970007100                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                236569158                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  448779519                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1658                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  36189373.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  73685657.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.019072311932                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        106138                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        106138                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            244340969                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1718137                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                    114722592                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    27292191                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                  114722592                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  27292191                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 6665458                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               25474295                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.90                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 681038                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                   2537                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                8176828                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3               69672816                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               36189373                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                 89953                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                 14991                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                228488                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              26958759                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 77336570                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 25669175                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  3377198                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   806899                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   327568                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   245882                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   142391                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    85579                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    37575                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     9031                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    3889                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    3057                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    2525                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    2160                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    1935                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    1579                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    1427                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    1166                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     889                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     436                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     172                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   57976                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   61322                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  106026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  106167                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  106187                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  106167                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  106169                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  106183                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  106172                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  106163                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  106157                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  106163                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  106159                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  106148                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  106150                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  106145                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  106147                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  106140                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     155                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       106138                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1018.078125                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     378.054949                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    2403.203895                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191        104538     98.49%     98.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-16383         1386      1.31%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-24575          159      0.15%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-32767           15      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-40959           12      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40960-49151            7      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::49152-57343            5      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::57344-65535            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::65536-73727            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::81920-90111            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::90112-98303            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::98304-106495            4      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::106496-114687            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::114688-122879            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::122880-131071            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::147456-155647            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         106138                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       106138                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.127523                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.099122                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.981455                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             44836     42.24%     42.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              3303      3.11%     45.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             57633     54.30%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               360      0.34%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 6      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         106138                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                426589312                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               2906895680                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             216703569                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               352444764.90364683                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               26274089.90128817                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   8247805013053                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       58077.09                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst   2316119872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    541340074                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data     14215465                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 280816518.250735640526                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 65634441.726458095014                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 1723545.242573348805                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     36189373                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     78533219                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     27292191                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 954902087394                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 2214471044666                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 210781001147486                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26386.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     28197.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   7723124.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst   2316119872                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    590775808                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      2906895680                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst   2316119872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total   2316119872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    216703569                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    216703569                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      36189373                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      78533219                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total        114722592                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     27292191                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        27292191                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       280816518                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        71628247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          352444765                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    280816518                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      280816518                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       26274090                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          26274090                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      280816518                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       97902337                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         378718855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts             108057134                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1817881                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       5000925                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       3323021                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       2654509                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3      18521895                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4      14710786                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       6252817                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       2101418                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       2908407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8      10733125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9      12904671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      5803701                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      6053607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      4777942                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      4256850                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      5062833                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      2990627                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         33925                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         18759                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         14548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          7683                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         86377                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          5670                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          5641                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          6190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        252014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       374225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       360784                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       278421                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       207721                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        56867                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        43671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             1143301869560                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           540285670000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        3169373132060                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10580.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29330.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             87071280                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1579379                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             80.58                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     21224351                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   331.317563                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   207.129530                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   328.114946                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      5864891     27.63%     27.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      7351188     34.64%     62.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383      1464085      6.90%     69.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511      1420564      6.69%     75.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       927404      4.37%     80.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       550961      2.60%     82.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       566239      2.67%     85.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       512540      2.41%     87.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      2566479     12.09%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     21224351                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         6915656576                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       116344384                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               838.484495                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                14.106103                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.55                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.11                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                80.68                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 8247804959721                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      85889116320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      45651132780                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    396082774920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1242297360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 651074629920.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 3295303935750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 392164256160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   4867408143210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    590.145883                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 989215355234                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 275412451357                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 6983177153130                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      65652785520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      34895279265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    375445161840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     8247041460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 651074629920.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 3506560976910                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 214263589920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   4856139464835                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    588.779619                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 519770392299                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 275412451357                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 7452622116065                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 8247804959721                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq            114661201                       # Transaction distribution (Count)
system.membus.transDist::ReadResp           114661201                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            27230800                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           27230800                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq        61391                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp        61391                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq        61391                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp        61391                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     72378746                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total     72378746                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port    211650820                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total    211650820                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               284029566                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port   2316119872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total   2316119872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    807479373                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total    807479373                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               3123599245                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          142014783                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                142014783    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            142014783                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 8247804959721                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        2257369884342                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       2484778079136                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       2589354230212                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   5.279048                       # Number of seconds simulated (Second)
simTicks                                 5279048220495                       # Number of ticks simulated (Tick)
finalTick                                25355428405109                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1013.23                       # Real time elapsed on the host (Second)
hostTickRate                               5210100321                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8764620                       # Number of bytes of host memory used (Byte)
simInsts                                    753595767                       # Number of instructions simulated (Count)
simOps                                     1426186535                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   743752                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1407558                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        395938515                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.228053                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.448822                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       349090425                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    38472                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      357888597                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  80610                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             19636068                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          33724027                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1320                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           395541742                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.904806                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.567066                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 247396569     62.55%     62.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  60594943     15.32%     77.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  36759411      9.29%     87.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  18578078      4.70%     91.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  11324294      2.86%     94.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   8832526      2.23%     96.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   7366011      1.86%     98.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   3134554      0.79%     99.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1555356      0.39%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             395541742                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  886869     57.34%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     32      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    15      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     57.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 103209      6.67%     64.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 60300      3.90%     67.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               483      0.03%     67.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           495782     32.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      3515776      0.98%      0.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     258209896     72.15%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       916509      0.26%     73.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           885      0.00%     73.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1475675      0.41%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          400      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          338      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1638750      0.46%     74.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     74.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt      1310934      0.37%     74.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      4100470      1.15%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           28      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     56889043     15.90%     91.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     23116163      6.46%     98.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2084356      0.58%     98.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      4629369      1.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      357888597                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.903899                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1546692                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004322                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1078690142                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               352635587                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       325907019                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  34256096                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 16136345                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         16091308                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   338543341                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     17376172                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    388830                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          111043                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          396773                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       46255016                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      28336718                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       486212                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       426966                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           25      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2253828      6.63%      6.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1686994      4.96%     11.59% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect       491725      1.45%     13.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     27100308     79.71%     92.75% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      1806956      5.31%     98.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       659412      1.94%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       33999248                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           23      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        87278      2.39%      2.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        12072      0.33%      2.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           98      0.00%      2.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      3551018     97.16%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1381      0.04%     99.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         3046      0.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       3654916                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            6      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           53      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          475      0.14%      0.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          101      0.03%      0.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       333616     99.62%     99.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          263      0.08%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          370      0.11%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       334884                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2166551      7.14%      7.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1674924      5.52%     12.66% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect       491627      1.62%     14.28% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     23549258     77.61%     91.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      1805576      5.95%     97.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       656368      2.16%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     30344306                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           48      0.01%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          292      0.09%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           95      0.03%      0.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       331317     99.72%     99.86% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          150      0.05%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          327      0.10%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       332231                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     12738544     37.47%     37.47% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     17858834     52.53%     89.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2253828      6.63%     96.62% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1148042      3.38%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     33999248                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       176469     52.70%     52.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       158298     47.28%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           53      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           15      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       334835                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          27100333                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     14367441                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            334884                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            912                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       176587                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        158297                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             33999248                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               176057                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                23024486                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.677206                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1168                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1151137                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1148042                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3095                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           25      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2253828      6.63%      6.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1686994      4.96%     11.59% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect       491725      1.45%     13.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     27100308     79.71%     92.75% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      1806956      5.31%     98.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       659412      1.94%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     33999248                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            8      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2253828     20.54%     20.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          684      0.01%     20.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect       491725      4.48%     25.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      7568708     68.96%     93.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          397      0.00%     93.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     93.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       659412      6.01%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      10974762                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          475      0.27%      0.27% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.27% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       175319     99.58%     99.85% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          263      0.15%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       176057                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          475      0.27%      0.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       175319     99.58%     99.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          263      0.15%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       176057                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 5279048220495                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1151137                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1148042                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         3095                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          471                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1151608                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2265997                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2265998                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              99448                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2166551                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2166503                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                48                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        19630272                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           37152                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            334469                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    392897113                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.838623                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.828325                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       283555768     72.17%     72.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        39842957     10.14%     82.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        20087254      5.11%     87.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        18677664      4.75%     92.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         7272223      1.85%     94.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         4133052      1.05%     95.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         4385389      1.12%     96.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         2166704      0.55%     96.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        12776102      3.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    392897113                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       24552                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2166551                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      3500928      1.06%      1.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    245695973     74.57%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       887988      0.27%     75.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          664      0.00%     75.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1475340      0.45%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          400      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          336      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1638704      0.50%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt      1310928      0.40%     77.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      4100052      1.24%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           14      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     41892029     12.71%     91.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     23065476      7.00%     98.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      1311870      0.40%     98.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      4611980      1.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    329492687                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      12776102                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            177706062                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              329492687                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      177706062                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        329492687                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.228053                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.448822                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           70881355                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           16089089                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         317603560                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         43203899                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        27677456                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      3500928      1.06%      1.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    245695973     74.57%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       887988      0.27%     75.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          664      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      1475340      0.45%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          400      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          336      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1638704      0.50%     76.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     76.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt      1310928      0.40%     77.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      4100052      1.24%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     41892029     12.71%     91.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     23065476      7.00%     98.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      1311870      0.40%     98.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      4611980      1.40%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    329492687                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     30344306                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     27029758                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3314546                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     23549258                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      6795046                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2166551                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2166551                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                214297377                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             128809905                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  41007341                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              11083939                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 343180                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             17401587                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   770                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              351377701                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3616                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           357499767                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         31601456                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        58895317                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       27744293                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.902917                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      189644447                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     117608104                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       21846953                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      10822106                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     431597865                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    241344464                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          86639610                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    151751757                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          225                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           21260704                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     119487459                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  687848                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 6532                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2547                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        20340                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  21481552                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                141811                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          395541742                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.906419                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.346666                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                336355316     85.04%     85.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3842314      0.97%     86.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2931406      0.74%     86.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  4003974      1.01%     87.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  5243024      1.33%     89.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  6810655      1.72%     90.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  3261219      0.82%     91.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2533790      0.64%     92.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 30560044      7.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            395541742                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             192112989                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.485209                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           33999248                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.085870                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    275680940                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    343180                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4177816                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 25249997                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              349128897                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1109                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 46255016                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                28336718                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 13067                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     28894                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 24465723                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           6968                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         159542                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       177494                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               337036                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                342136858                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               341998327                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 233039733                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 368948242                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.863766                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.631633                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    10425722                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3051120                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 9083                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                6968                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 659271                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   28                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               13522268                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           43203899                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             13.568739                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.843879                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               10383503     24.03%     24.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19             26433267     61.18%     85.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              5265541     12.19%     97.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               854976      1.98%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               249769      0.58%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                15335      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1493      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               72                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             43203899                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                45087833                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                27745058                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    168435                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     34443                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5279048220495                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                21481927                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       980                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5279048220495                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 5279048220495                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 343180                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                218388189                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                33933553                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6145                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  46695341                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              96175334                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              350021660                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1242788                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1158147                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  29761                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               90969248                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           593461541                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1207593485                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                428801542                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  21855280                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             552831899                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 40629433                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     229                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 230                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  66001276                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        729220024                       # The number of ROB reads (Count)
system.cpu.rob.writes                       700891725                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                177706062                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  329492687                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    45                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  21481537.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  33195639.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.028517471632                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         17106                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         17106                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            137378367                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              275478                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     56044078                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    27678197                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   56044078                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  27678197                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 1658352                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               27386747                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                9900210                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                    540                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                1836422                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3               22825369                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               21481537                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0               7384535                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                164363                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               3945585                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              16183714                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 42373349                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  9924180                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  1295296                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   350889                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   149684                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   100510                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    52276                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    36069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    29982                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                    24189                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                   16545                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                   12971                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    9899                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    6573                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    2639                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                     575                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      85                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    8591                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    9149                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   17098                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   17104                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   17108                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   17112                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   17109                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   17108                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   17109                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   17106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   17105                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   17105                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   17106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   17107                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   17106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   17106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   17106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   17107                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        17106                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     3179.360224                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    4185.811381                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023          9617     56.22%     56.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047         1060      6.20%     62.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-3071          428      2.50%     64.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-4095          582      3.40%     68.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-5119          442      2.58%     70.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-6143          805      4.71%     75.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-7167          759      4.44%     80.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-8191         1753     10.25%     90.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-9215           79      0.46%     90.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-10239           50      0.29%     91.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-11263           42      0.25%     91.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-12287           91      0.53%     91.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-13311          575      3.36%     95.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13312-14335          793      4.64%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-15359           25      0.15%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17408-18431            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-19455            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19456-20479            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21504-22527            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          17106                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        17106                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.038817                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.010178                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.986261                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              7963     46.55%     46.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               551      3.22%     49.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              8559     50.04%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                31      0.18%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          17106                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                106134528                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1574668288                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             152963924                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               298286399.78824592                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               28975663.34138487                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   5279048167163                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       63054.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst   1374818368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    189057560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data      1435824                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 260429211.967131346464                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 35812811.723525539041                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 271985.392068528454                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     21481537                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     34562541                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     27678197                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 595255436968                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 956957250550                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 134305633639908                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27710.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27687.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   4852398.21                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst   1374818368                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    199849920                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1574668288                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst   1374818368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total   1374818368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    152963924                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    152963924                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      21481537                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      34562541                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         56044078                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     27678197                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        27678197                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       260429212                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        37857188                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          298286400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    260429212                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      260429212                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       28975663                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          28975663                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      260429212                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       66832851                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         327262063                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              54385726                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               291466                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       1857051                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        868354                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        958398                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3      14577655                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        968642                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       9740940                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       3999859                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       1304396                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8       2309222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        455409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       455560                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       496363                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      6784813                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      2095211                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      1933694                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      5580159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         13325                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         22479                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         13215                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         16061                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         13243                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         80087                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         13396                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         13051                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         13074                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         13495                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        13082                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        13056                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        13090                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        13944                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        13548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        13320                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             532480325018                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           271928630000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        1552212687518                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9790.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28540.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             43139694                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              259981                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             79.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.20                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     11277515                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   310.293538                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   188.987427                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   324.139196                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      3689337     32.71%     32.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      3143432     27.87%     60.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383      1259128     11.16%     71.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       845828      7.50%     79.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       272917      2.42%     81.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       356406      3.16%     84.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       155315      1.38%     86.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        92606      0.82%     87.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      1462546     12.97%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     11277515                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         3480686464                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        18653824                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               659.339775                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.533558                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     5.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                79.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5279048220495                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      52590605340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      27952565850                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    244725606300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      964953540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 416723461440.000061                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 2164596679950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 204336260160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   3111890132580                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    589.479391                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 509127254544                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 176278960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 4593642005951                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      27930866040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      14845603575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    143588477340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      556498980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 416723461440.000061                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 2142763772730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 222721866240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   2969130546345                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    562.436716                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 556100444592                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 176278960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 4546668815903                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 5279048220495                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             56031802                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            56031803                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            27665921                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           27665921                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq        12276                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp        12276                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq        12276                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp        12276                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     42963074                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total     42963074                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port    124481477                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total    124481477                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               167444551                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port   1374818368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total   1374818368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    352813852                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total    352813852                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1727632220                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           83722275                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 83722275    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             83722275                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5279048220495                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        1485302493176                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       1466174788565                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       1396958741808                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
