
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.19

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rem[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rem[7]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.84    0.01    0.08    0.08 v rem[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rem[7] (net)
                  0.01    0.00    0.08 v _561_/A (INV_X1)
     1    1.82    0.01    0.01    0.09 ^ _561_/ZN (INV_X1)
                                         _231_ (net)
                  0.01    0.00    0.09 ^ _571_/A2 (OAI33_X1)
     1    1.15    0.01    0.01    0.10 v _571_/ZN (OAI33_X1)
                                         _041_ (net)
                  0.01    0.00    0.10 v rem[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rem[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dividend[7] (input port clocked by core_clock)
Endpoint: rem[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.14    0.00    0.00    0.20 ^ dividend[7] (in)
                                         dividend[7] (net)
                  0.00    0.00    0.20 ^ input8/A (BUF_X1)
     2    2.09    0.01    0.02    0.22 ^ input8/Z (BUF_X1)
                                         net8 (net)
                  0.01    0.00    0.22 ^ _371_/A (MUX2_X1)
     1    1.13    0.01    0.03    0.25 ^ _371_/Z (MUX2_X1)
                                         _080_ (net)
                  0.01    0.00    0.25 ^ _373_/A (MUX2_X1)
     1    1.73    0.01    0.04    0.29 ^ _373_/Z (MUX2_X1)
                                         _082_ (net)
                  0.01    0.00    0.29 ^ _376_/A2 (OAI22_X1)
     1    1.79    0.01    0.02    0.31 v _376_/ZN (OAI22_X1)
                                         _085_ (net)
                  0.01    0.00    0.31 v _377_/A4 (NOR4_X1)
     1    3.22    0.06    0.10    0.40 ^ _377_/ZN (NOR4_X1)
                                         _086_ (net)
                  0.06    0.00    0.40 ^ _390_/A (AOI21_X2)
     3    7.37    0.02    0.03    0.43 v _390_/ZN (AOI21_X2)
                                         _299_ (net)
                  0.02    0.00    0.43 v _391_/A (INV_X1)
     1    3.51    0.01    0.02    0.45 ^ _391_/ZN (INV_X1)
                                         _296_ (net)
                  0.01    0.00    0.45 ^ _595_/B (HA_X1)
     1    3.32    0.01    0.04    0.49 ^ _595_/CO (HA_X1)
                                         _297_ (net)
                  0.01    0.00    0.49 ^ _452_/B2 (OAI221_X2)
     1    3.49    0.02    0.03    0.52 v _452_/ZN (OAI221_X2)
                                         _145_ (net)
                  0.02    0.00    0.52 v _456_/B2 (AOI221_X2)
     3    4.50    0.05    0.09    0.61 ^ _456_/ZN (AOI221_X2)
                                         _149_ (net)
                  0.05    0.00    0.61 ^ _457_/A2 (OR2_X1)
     1    6.65    0.02    0.05    0.65 ^ _457_/ZN (OR2_X1)
                                         _150_ (net)
                  0.02    0.00    0.65 ^ _458_/A (BUF_X8)
     9   20.41    0.01    0.03    0.68 ^ _458_/Z (BUF_X8)
                                         _151_ (net)
                  0.01    0.00    0.68 ^ _519_/S (MUX2_X1)
     1    1.62    0.01    0.06    0.74 v _519_/Z (MUX2_X1)
                                         _194_ (net)
                  0.01    0.00    0.74 v _520_/B2 (OAI22_X1)
     1    1.44    0.03    0.04    0.78 ^ _520_/ZN (OAI22_X1)
                                         _036_ (net)
                  0.03    0.00    0.78 ^ rem[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.78   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rem[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dividend[7] (input port clocked by core_clock)
Endpoint: rem[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.14    0.00    0.00    0.20 ^ dividend[7] (in)
                                         dividend[7] (net)
                  0.00    0.00    0.20 ^ input8/A (BUF_X1)
     2    2.09    0.01    0.02    0.22 ^ input8/Z (BUF_X1)
                                         net8 (net)
                  0.01    0.00    0.22 ^ _371_/A (MUX2_X1)
     1    1.13    0.01    0.03    0.25 ^ _371_/Z (MUX2_X1)
                                         _080_ (net)
                  0.01    0.00    0.25 ^ _373_/A (MUX2_X1)
     1    1.73    0.01    0.04    0.29 ^ _373_/Z (MUX2_X1)
                                         _082_ (net)
                  0.01    0.00    0.29 ^ _376_/A2 (OAI22_X1)
     1    1.79    0.01    0.02    0.31 v _376_/ZN (OAI22_X1)
                                         _085_ (net)
                  0.01    0.00    0.31 v _377_/A4 (NOR4_X1)
     1    3.22    0.06    0.10    0.40 ^ _377_/ZN (NOR4_X1)
                                         _086_ (net)
                  0.06    0.00    0.40 ^ _390_/A (AOI21_X2)
     3    7.37    0.02    0.03    0.43 v _390_/ZN (AOI21_X2)
                                         _299_ (net)
                  0.02    0.00    0.43 v _391_/A (INV_X1)
     1    3.51    0.01    0.02    0.45 ^ _391_/ZN (INV_X1)
                                         _296_ (net)
                  0.01    0.00    0.45 ^ _595_/B (HA_X1)
     1    3.32    0.01    0.04    0.49 ^ _595_/CO (HA_X1)
                                         _297_ (net)
                  0.01    0.00    0.49 ^ _452_/B2 (OAI221_X2)
     1    3.49    0.02    0.03    0.52 v _452_/ZN (OAI221_X2)
                                         _145_ (net)
                  0.02    0.00    0.52 v _456_/B2 (AOI221_X2)
     3    4.50    0.05    0.09    0.61 ^ _456_/ZN (AOI221_X2)
                                         _149_ (net)
                  0.05    0.00    0.61 ^ _457_/A2 (OR2_X1)
     1    6.65    0.02    0.05    0.65 ^ _457_/ZN (OR2_X1)
                                         _150_ (net)
                  0.02    0.00    0.65 ^ _458_/A (BUF_X8)
     9   20.41    0.01    0.03    0.68 ^ _458_/Z (BUF_X8)
                                         _151_ (net)
                  0.01    0.00    0.68 ^ _519_/S (MUX2_X1)
     1    1.62    0.01    0.06    0.74 v _519_/Z (MUX2_X1)
                                         _194_ (net)
                  0.01    0.00    0.74 v _520_/B2 (OAI22_X1)
     1    1.44    0.03    0.04    0.78 ^ _520_/ZN (OAI22_X1)
                                         _036_ (net)
                  0.03    0.00    0.78 ^ rem[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.78   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rem[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.1416219174861908

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7133

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
7.249439716339111

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6923

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: iter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ iter[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v iter[1]$_SDFFE_PN0P_/QN (DFF_X1)
   0.03    0.11 v _594_/CO (HA_X1)
   0.03    0.14 v _368_/Z (BUF_X2)
   0.05    0.19 ^ _371_/Z (MUX2_X1)
   0.04    0.23 ^ _373_/Z (MUX2_X1)
   0.02    0.25 v _376_/ZN (OAI22_X1)
   0.10    0.34 ^ _377_/ZN (NOR4_X1)
   0.03    0.37 v _390_/ZN (AOI21_X2)
   0.02    0.39 ^ _391_/ZN (INV_X1)
   0.04    0.42 ^ _595_/CO (HA_X1)
   0.03    0.46 v _452_/ZN (OAI221_X2)
   0.09    0.54 ^ _456_/ZN (AOI221_X2)
   0.05    0.59 ^ _457_/ZN (OR2_X1)
   0.03    0.62 ^ _458_/Z (BUF_X8)
   0.06    0.67 v _519_/Z (MUX2_X1)
   0.04    0.72 ^ _520_/ZN (OAI22_X1)
   0.00    0.72 ^ rem[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.72   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ rem[2]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.72   data arrival time
---------------------------------------------------------
           0.25   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rem[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rem[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v rem[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.09 ^ _561_/ZN (INV_X1)
   0.01    0.10 v _571_/ZN (OAI33_X1)
   0.00    0.10 v rem[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rem[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.7776

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.1856

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
23.868313

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.51e-04   1.12e-05   3.94e-06   3.66e-04  55.1%
Combinational          1.56e-04   1.33e-04   1.04e-05   2.99e-04  44.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.07e-04   1.44e-04   1.43e-05   6.66e-04 100.0%
                          76.2%      21.6%       2.1%
