;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; SPIS
SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIS_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
SPIS_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SPIS_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
SPIS_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIS_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPIS_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
SPIS_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIS_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_BSPIS_RxStsReg__3__POS EQU 3
SPIS_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_BSPIS_RxStsReg__4__POS EQU 4
SPIS_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_BSPIS_RxStsReg__5__POS EQU 5
SPIS_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_RxStsReg__6__POS EQU 6
SPIS_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_BSPIS_RxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIS_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIS_BSPIS_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
SPIS_BSPIS_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
SPIS_BSPIS_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
SPIS_BSPIS_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
SPIS_BSPIS_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIS_BSPIS_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
SPIS_BSPIS_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
SPIS_BSPIS_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
SPIS_BSPIS_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB08_A0
SPIS_BSPIS_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB08_A1
SPIS_BSPIS_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
SPIS_BSPIS_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB08_D0
SPIS_BSPIS_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB08_D1
SPIS_BSPIS_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIS_BSPIS_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
SPIS_BSPIS_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB08_F0
SPIS_BSPIS_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB08_F1
SPIS_BSPIS_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIS_BSPIS_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIS_BSPIS_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
SPIS_BSPIS_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
SPIS_BSPIS_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
SPIS_BSPIS_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
SPIS_BSPIS_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIS_BSPIS_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
SPIS_BSPIS_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
SPIS_BSPIS_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
SPIS_BSPIS_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB09_A0
SPIS_BSPIS_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB09_A1
SPIS_BSPIS_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
SPIS_BSPIS_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB09_D0
SPIS_BSPIS_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB09_D1
SPIS_BSPIS_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIS_BSPIS_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
SPIS_BSPIS_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB09_F0
SPIS_BSPIS_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB09_F1
SPIS_BSPIS_sR16_Dp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIS_BSPIS_sR16_Dp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIS_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_BSPIS_TxStsReg__0__POS EQU 0
SPIS_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_BSPIS_TxStsReg__1__POS EQU 1
SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
SPIS_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_BSPIS_TxStsReg__2__POS EQU 2
SPIS_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_TxStsReg__6__POS EQU 6
SPIS_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_BSPIS_TxStsReg__MASK_REG EQU CYREG_B1_UDB09_MSK
SPIS_BSPIS_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIS_BSPIS_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIS_BSPIS_TxStsReg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
SPIS_BSPIS_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
SPIS_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B1_UDB09_ST
SPIS_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPIS_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPIS_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPIS_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_IntClock__INDEX EQU 0x02
SPIS_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_IntClock__PM_ACT_MSK EQU 0x04
SPIS_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_IntClock__PM_STBY_MSK EQU 0x04

; I2C_1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B1_UDB07_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B1_UDB07_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B1_UDB07_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B1_UDB07_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B1_UDB07_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B1_UDB07_F1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
I2C_1_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
I2C_1_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
I2C_1_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
I2C_1_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
I2C_1_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
I2C_1_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
I2C_1_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_1_bI2C_UDB_StsReg__0__POS EQU 0
I2C_1_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_StsReg__1__POS EQU 1
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
I2C_1_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_StsReg__2__POS EQU 2
I2C_1_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_1_bI2C_UDB_StsReg__3__POS EQU 3
I2C_1_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_StsReg__4__POS EQU 4
I2C_1_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_StsReg__5__POS EQU 5
I2C_1_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_1_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
I2C_1_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2C_1_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
I2C_1_bI2C_UDB_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
I2C_1_bI2C_UDB_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
I2C_1_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB05_ST
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x01
I2C_1_I2C_IRQ__INTC_NUMBER EQU 0
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2C_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
I2C_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
I2C_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
I2C_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_1_IntClock__INDEX EQU 0x00
I2C_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_1_IntClock__PM_ACT_MSK EQU 0x01
I2C_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_1_IntClock__PM_STBY_MSK EQU 0x01

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_1__0__MASK EQU 0x02
Pin_1__0__PC EQU CYREG_PRT2_PC1
Pin_1__0__PORT EQU 2
Pin_1__0__SHIFT EQU 1
Pin_1__AG EQU CYREG_PRT2_AG
Pin_1__AMUX EQU CYREG_PRT2_AMUX
Pin_1__BIE EQU CYREG_PRT2_BIE
Pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__BYP EQU CYREG_PRT2_BYP
Pin_1__CTL EQU CYREG_PRT2_CTL
Pin_1__DM0 EQU CYREG_PRT2_DM0
Pin_1__DM1 EQU CYREG_PRT2_DM1
Pin_1__DM2 EQU CYREG_PRT2_DM2
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__MASK EQU 0x02
Pin_1__PORT EQU 2
Pin_1__PRT EQU CYREG_PRT2_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 1
Pin_1__SLW EQU CYREG_PRT2_SLW

; SCL_2
SCL_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
SCL_2__0__MASK EQU 0x01
SCL_2__0__PC EQU CYREG_PRT3_PC0
SCL_2__0__PORT EQU 3
SCL_2__0__SHIFT EQU 0
SCL_2__AG EQU CYREG_PRT3_AG
SCL_2__AMUX EQU CYREG_PRT3_AMUX
SCL_2__BIE EQU CYREG_PRT3_BIE
SCL_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SCL_2__BYP EQU CYREG_PRT3_BYP
SCL_2__CTL EQU CYREG_PRT3_CTL
SCL_2__DM0 EQU CYREG_PRT3_DM0
SCL_2__DM1 EQU CYREG_PRT3_DM1
SCL_2__DM2 EQU CYREG_PRT3_DM2
SCL_2__DR EQU CYREG_PRT3_DR
SCL_2__INP_DIS EQU CYREG_PRT3_INP_DIS
SCL_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SCL_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SCL_2__LCD_EN EQU CYREG_PRT3_LCD_EN
SCL_2__MASK EQU 0x01
SCL_2__PORT EQU 3
SCL_2__PRT EQU CYREG_PRT3_PRT
SCL_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SCL_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SCL_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SCL_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SCL_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SCL_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SCL_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SCL_2__PS EQU CYREG_PRT3_PS
SCL_2__SHIFT EQU 0
SCL_2__SLW EQU CYREG_PRT3_SLW

; SDA_2
SDA_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
SDA_2__0__MASK EQU 0x08
SDA_2__0__PC EQU CYREG_PRT3_PC3
SDA_2__0__PORT EQU 3
SDA_2__0__SHIFT EQU 3
SDA_2__AG EQU CYREG_PRT3_AG
SDA_2__AMUX EQU CYREG_PRT3_AMUX
SDA_2__BIE EQU CYREG_PRT3_BIE
SDA_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SDA_2__BYP EQU CYREG_PRT3_BYP
SDA_2__CTL EQU CYREG_PRT3_CTL
SDA_2__DM0 EQU CYREG_PRT3_DM0
SDA_2__DM1 EQU CYREG_PRT3_DM1
SDA_2__DM2 EQU CYREG_PRT3_DM2
SDA_2__DR EQU CYREG_PRT3_DR
SDA_2__INP_DIS EQU CYREG_PRT3_INP_DIS
SDA_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SDA_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SDA_2__LCD_EN EQU CYREG_PRT3_LCD_EN
SDA_2__MASK EQU 0x08
SDA_2__PORT EQU 3
SDA_2__PRT EQU CYREG_PRT3_PRT
SDA_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SDA_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SDA_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SDA_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SDA_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SDA_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SDA_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SDA_2__PS EQU CYREG_PRT3_PS
SDA_2__SHIFT EQU 3
SDA_2__SLW EQU CYREG_PRT3_SLW

; cs_1a
cs_1a__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
cs_1a__0__MASK EQU 0x04
cs_1a__0__PC EQU CYREG_PRT12_PC2
cs_1a__0__PORT EQU 12
cs_1a__0__SHIFT EQU 2
cs_1a__AG EQU CYREG_PRT12_AG
cs_1a__BIE EQU CYREG_PRT12_BIE
cs_1a__BIT_MASK EQU CYREG_PRT12_BIT_MASK
cs_1a__BYP EQU CYREG_PRT12_BYP
cs_1a__DM0 EQU CYREG_PRT12_DM0
cs_1a__DM1 EQU CYREG_PRT12_DM1
cs_1a__DM2 EQU CYREG_PRT12_DM2
cs_1a__DR EQU CYREG_PRT12_DR
cs_1a__INP_DIS EQU CYREG_PRT12_INP_DIS
cs_1a__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
cs_1a__MASK EQU 0x04
cs_1a__PORT EQU 12
cs_1a__PRT EQU CYREG_PRT12_PRT
cs_1a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
cs_1a__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
cs_1a__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
cs_1a__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
cs_1a__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
cs_1a__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
cs_1a__PS EQU CYREG_PRT12_PS
cs_1a__SHIFT EQU 2
cs_1a__SIO_CFG EQU CYREG_PRT12_SIO_CFG
cs_1a__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
cs_1a__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
cs_1a__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
cs_1a__SLW EQU CYREG_PRT12_SLW

; cs_1b
cs_1b__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
cs_1b__0__MASK EQU 0x02
cs_1b__0__PC EQU CYREG_PRT12_PC1
cs_1b__0__PORT EQU 12
cs_1b__0__SHIFT EQU 1
cs_1b__AG EQU CYREG_PRT12_AG
cs_1b__BIE EQU CYREG_PRT12_BIE
cs_1b__BIT_MASK EQU CYREG_PRT12_BIT_MASK
cs_1b__BYP EQU CYREG_PRT12_BYP
cs_1b__DM0 EQU CYREG_PRT12_DM0
cs_1b__DM1 EQU CYREG_PRT12_DM1
cs_1b__DM2 EQU CYREG_PRT12_DM2
cs_1b__DR EQU CYREG_PRT12_DR
cs_1b__INP_DIS EQU CYREG_PRT12_INP_DIS
cs_1b__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
cs_1b__MASK EQU 0x02
cs_1b__PORT EQU 12
cs_1b__PRT EQU CYREG_PRT12_PRT
cs_1b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
cs_1b__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
cs_1b__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
cs_1b__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
cs_1b__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
cs_1b__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
cs_1b__PS EQU CYREG_PRT12_PS
cs_1b__SHIFT EQU 1
cs_1b__SIO_CFG EQU CYREG_PRT12_SIO_CFG
cs_1b__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
cs_1b__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
cs_1b__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
cs_1b__SLW EQU CYREG_PRT12_SLW

; cs_1c
cs_1c__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
cs_1c__0__MASK EQU 0x01
cs_1c__0__PC EQU CYREG_PRT12_PC0
cs_1c__0__PORT EQU 12
cs_1c__0__SHIFT EQU 0
cs_1c__AG EQU CYREG_PRT12_AG
cs_1c__BIE EQU CYREG_PRT12_BIE
cs_1c__BIT_MASK EQU CYREG_PRT12_BIT_MASK
cs_1c__BYP EQU CYREG_PRT12_BYP
cs_1c__DM0 EQU CYREG_PRT12_DM0
cs_1c__DM1 EQU CYREG_PRT12_DM1
cs_1c__DM2 EQU CYREG_PRT12_DM2
cs_1c__DR EQU CYREG_PRT12_DR
cs_1c__INP_DIS EQU CYREG_PRT12_INP_DIS
cs_1c__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
cs_1c__MASK EQU 0x01
cs_1c__PORT EQU 12
cs_1c__PRT EQU CYREG_PRT12_PRT
cs_1c__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
cs_1c__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
cs_1c__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
cs_1c__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
cs_1c__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
cs_1c__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
cs_1c__PS EQU CYREG_PRT12_PS
cs_1c__SHIFT EQU 0
cs_1c__SIO_CFG EQU CYREG_PRT12_SIO_CFG
cs_1c__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
cs_1c__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
cs_1c__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
cs_1c__SLW EQU CYREG_PRT12_SLW

; cs_2a
cs_2a__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
cs_2a__0__MASK EQU 0x80
cs_2a__0__PC EQU CYREG_PRT0_PC7
cs_2a__0__PORT EQU 0
cs_2a__0__SHIFT EQU 7
cs_2a__AG EQU CYREG_PRT0_AG
cs_2a__AMUX EQU CYREG_PRT0_AMUX
cs_2a__BIE EQU CYREG_PRT0_BIE
cs_2a__BIT_MASK EQU CYREG_PRT0_BIT_MASK
cs_2a__BYP EQU CYREG_PRT0_BYP
cs_2a__CTL EQU CYREG_PRT0_CTL
cs_2a__DM0 EQU CYREG_PRT0_DM0
cs_2a__DM1 EQU CYREG_PRT0_DM1
cs_2a__DM2 EQU CYREG_PRT0_DM2
cs_2a__DR EQU CYREG_PRT0_DR
cs_2a__INP_DIS EQU CYREG_PRT0_INP_DIS
cs_2a__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
cs_2a__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
cs_2a__LCD_EN EQU CYREG_PRT0_LCD_EN
cs_2a__MASK EQU 0x80
cs_2a__PORT EQU 0
cs_2a__PRT EQU CYREG_PRT0_PRT
cs_2a__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
cs_2a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
cs_2a__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
cs_2a__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
cs_2a__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
cs_2a__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
cs_2a__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
cs_2a__PS EQU CYREG_PRT0_PS
cs_2a__SHIFT EQU 7
cs_2a__SLW EQU CYREG_PRT0_SLW

; cs_2b
cs_2b__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
cs_2b__0__MASK EQU 0x40
cs_2b__0__PC EQU CYREG_PRT0_PC6
cs_2b__0__PORT EQU 0
cs_2b__0__SHIFT EQU 6
cs_2b__AG EQU CYREG_PRT0_AG
cs_2b__AMUX EQU CYREG_PRT0_AMUX
cs_2b__BIE EQU CYREG_PRT0_BIE
cs_2b__BIT_MASK EQU CYREG_PRT0_BIT_MASK
cs_2b__BYP EQU CYREG_PRT0_BYP
cs_2b__CTL EQU CYREG_PRT0_CTL
cs_2b__DM0 EQU CYREG_PRT0_DM0
cs_2b__DM1 EQU CYREG_PRT0_DM1
cs_2b__DM2 EQU CYREG_PRT0_DM2
cs_2b__DR EQU CYREG_PRT0_DR
cs_2b__INP_DIS EQU CYREG_PRT0_INP_DIS
cs_2b__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
cs_2b__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
cs_2b__LCD_EN EQU CYREG_PRT0_LCD_EN
cs_2b__MASK EQU 0x40
cs_2b__PORT EQU 0
cs_2b__PRT EQU CYREG_PRT0_PRT
cs_2b__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
cs_2b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
cs_2b__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
cs_2b__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
cs_2b__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
cs_2b__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
cs_2b__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
cs_2b__PS EQU CYREG_PRT0_PS
cs_2b__SHIFT EQU 6
cs_2b__SLW EQU CYREG_PRT0_SLW

; cs_2c
cs_2c__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
cs_2c__0__MASK EQU 0x20
cs_2c__0__PC EQU CYREG_PRT0_PC5
cs_2c__0__PORT EQU 0
cs_2c__0__SHIFT EQU 5
cs_2c__AG EQU CYREG_PRT0_AG
cs_2c__AMUX EQU CYREG_PRT0_AMUX
cs_2c__BIE EQU CYREG_PRT0_BIE
cs_2c__BIT_MASK EQU CYREG_PRT0_BIT_MASK
cs_2c__BYP EQU CYREG_PRT0_BYP
cs_2c__CTL EQU CYREG_PRT0_CTL
cs_2c__DM0 EQU CYREG_PRT0_DM0
cs_2c__DM1 EQU CYREG_PRT0_DM1
cs_2c__DM2 EQU CYREG_PRT0_DM2
cs_2c__DR EQU CYREG_PRT0_DR
cs_2c__INP_DIS EQU CYREG_PRT0_INP_DIS
cs_2c__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
cs_2c__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
cs_2c__LCD_EN EQU CYREG_PRT0_LCD_EN
cs_2c__MASK EQU 0x20
cs_2c__PORT EQU 0
cs_2c__PRT EQU CYREG_PRT0_PRT
cs_2c__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
cs_2c__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
cs_2c__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
cs_2c__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
cs_2c__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
cs_2c__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
cs_2c__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
cs_2c__PS EQU CYREG_PRT0_PS
cs_2c__SHIFT EQU 5
cs_2c__SLW EQU CYREG_PRT0_SLW

; Comp_1
Comp_1_ctComp__CLK EQU CYREG_CMP1_CLK
Comp_1_ctComp__CMP_MASK EQU 0x02
Comp_1_ctComp__CMP_NUMBER EQU 1
Comp_1_ctComp__CR EQU CYREG_CMP1_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT1_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x02
Comp_1_ctComp__LUT__MSK_SHIFT EQU 1
Comp_1_ctComp__LUT__MX EQU CYREG_LUT1_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x02
Comp_1_ctComp__LUT__SR_SHIFT EQU 1
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x02
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x02
Comp_1_ctComp__SW0 EQU CYREG_CMP1_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP1_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP1_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP1_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP1_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP1_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP1_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x02
Comp_1_ctComp__WRK_SHIFT EQU 1

; MISO_1
MISO_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
MISO_1__0__MASK EQU 0x40
MISO_1__0__PC EQU CYREG_PRT3_PC6
MISO_1__0__PORT EQU 3
MISO_1__0__SHIFT EQU 6
MISO_1__AG EQU CYREG_PRT3_AG
MISO_1__AMUX EQU CYREG_PRT3_AMUX
MISO_1__BIE EQU CYREG_PRT3_BIE
MISO_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MISO_1__BYP EQU CYREG_PRT3_BYP
MISO_1__CTL EQU CYREG_PRT3_CTL
MISO_1__DM0 EQU CYREG_PRT3_DM0
MISO_1__DM1 EQU CYREG_PRT3_DM1
MISO_1__DM2 EQU CYREG_PRT3_DM2
MISO_1__DR EQU CYREG_PRT3_DR
MISO_1__INP_DIS EQU CYREG_PRT3_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MISO_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT3_LCD_EN
MISO_1__MASK EQU 0x40
MISO_1__PORT EQU 3
MISO_1__PRT EQU CYREG_PRT3_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MISO_1__PS EQU CYREG_PRT3_PS
MISO_1__SHIFT EQU 6
MISO_1__SLW EQU CYREG_PRT3_SLW

; MOSI_1
MOSI_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
MOSI_1__0__MASK EQU 0x20
MOSI_1__0__PC EQU CYREG_PRT3_PC5
MOSI_1__0__PORT EQU 3
MOSI_1__0__SHIFT EQU 5
MOSI_1__AG EQU CYREG_PRT3_AG
MOSI_1__AMUX EQU CYREG_PRT3_AMUX
MOSI_1__BIE EQU CYREG_PRT3_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT3_BYP
MOSI_1__CTL EQU CYREG_PRT3_CTL
MOSI_1__DM0 EQU CYREG_PRT3_DM0
MOSI_1__DM1 EQU CYREG_PRT3_DM1
MOSI_1__DM2 EQU CYREG_PRT3_DM2
MOSI_1__DR EQU CYREG_PRT3_DR
MOSI_1__INP_DIS EQU CYREG_PRT3_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOSI_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOSI_1__LCD_EN EQU CYREG_PRT3_LCD_EN
MOSI_1__MASK EQU 0x20
MOSI_1__PORT EQU 3
MOSI_1__PRT EQU CYREG_PRT3_PRT
MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT3_PS
MOSI_1__SHIFT EQU 5
MOSI_1__SLW EQU CYREG_PRT3_SLW

; MOSI_2
MOSI_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
MOSI_2__0__MASK EQU 0x01
MOSI_2__0__PC EQU CYREG_PRT0_PC0
MOSI_2__0__PORT EQU 0
MOSI_2__0__SHIFT EQU 0
MOSI_2__AG EQU CYREG_PRT0_AG
MOSI_2__AMUX EQU CYREG_PRT0_AMUX
MOSI_2__BIE EQU CYREG_PRT0_BIE
MOSI_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOSI_2__BYP EQU CYREG_PRT0_BYP
MOSI_2__CTL EQU CYREG_PRT0_CTL
MOSI_2__DM0 EQU CYREG_PRT0_DM0
MOSI_2__DM1 EQU CYREG_PRT0_DM1
MOSI_2__DM2 EQU CYREG_PRT0_DM2
MOSI_2__DR EQU CYREG_PRT0_DR
MOSI_2__INP_DIS EQU CYREG_PRT0_INP_DIS
MOSI_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOSI_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOSI_2__LCD_EN EQU CYREG_PRT0_LCD_EN
MOSI_2__MASK EQU 0x01
MOSI_2__PORT EQU 0
MOSI_2__PRT EQU CYREG_PRT0_PRT
MOSI_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOSI_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOSI_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOSI_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOSI_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOSI_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOSI_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOSI_2__PS EQU CYREG_PRT0_PS
MOSI_2__SHIFT EQU 0
MOSI_2__SLW EQU CYREG_PRT0_SLW

; Rpi_ss
Rpi_ss__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Rpi_ss__0__MASK EQU 0x40
Rpi_ss__0__PC EQU CYREG_PRT2_PC6
Rpi_ss__0__PORT EQU 2
Rpi_ss__0__SHIFT EQU 6
Rpi_ss__AG EQU CYREG_PRT2_AG
Rpi_ss__AMUX EQU CYREG_PRT2_AMUX
Rpi_ss__BIE EQU CYREG_PRT2_BIE
Rpi_ss__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rpi_ss__BYP EQU CYREG_PRT2_BYP
Rpi_ss__CTL EQU CYREG_PRT2_CTL
Rpi_ss__DM0 EQU CYREG_PRT2_DM0
Rpi_ss__DM1 EQU CYREG_PRT2_DM1
Rpi_ss__DM2 EQU CYREG_PRT2_DM2
Rpi_ss__DR EQU CYREG_PRT2_DR
Rpi_ss__INP_DIS EQU CYREG_PRT2_INP_DIS
Rpi_ss__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rpi_ss__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rpi_ss__LCD_EN EQU CYREG_PRT2_LCD_EN
Rpi_ss__MASK EQU 0x40
Rpi_ss__PORT EQU 2
Rpi_ss__PRT EQU CYREG_PRT2_PRT
Rpi_ss__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rpi_ss__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rpi_ss__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rpi_ss__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rpi_ss__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rpi_ss__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rpi_ss__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rpi_ss__PS EQU CYREG_PRT2_PS
Rpi_ss__SHIFT EQU 6
Rpi_ss__SLW EQU CYREG_PRT2_SLW

; SCLK_1
SCLK_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
SCLK_1__0__MASK EQU 0x10
SCLK_1__0__PC EQU CYREG_PRT3_PC4
SCLK_1__0__PORT EQU 3
SCLK_1__0__SHIFT EQU 4
SCLK_1__AG EQU CYREG_PRT3_AG
SCLK_1__AMUX EQU CYREG_PRT3_AMUX
SCLK_1__BIE EQU CYREG_PRT3_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT3_BYP
SCLK_1__CTL EQU CYREG_PRT3_CTL
SCLK_1__DM0 EQU CYREG_PRT3_DM0
SCLK_1__DM1 EQU CYREG_PRT3_DM1
SCLK_1__DM2 EQU CYREG_PRT3_DM2
SCLK_1__DR EQU CYREG_PRT3_DR
SCLK_1__INP_DIS EQU CYREG_PRT3_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SCLK_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SCLK_1__LCD_EN EQU CYREG_PRT3_LCD_EN
SCLK_1__MASK EQU 0x10
SCLK_1__PORT EQU 3
SCLK_1__PRT EQU CYREG_PRT3_PRT
SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT3_PS
SCLK_1__SHIFT EQU 4
SCLK_1__SLW EQU CYREG_PRT3_SLW

; SCLK_2
SCLK_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
SCLK_2__0__MASK EQU 0x20
SCLK_2__0__PC EQU CYREG_IO_PC_PRT15_PC5
SCLK_2__0__PORT EQU 15
SCLK_2__0__SHIFT EQU 5
SCLK_2__AG EQU CYREG_PRT15_AG
SCLK_2__AMUX EQU CYREG_PRT15_AMUX
SCLK_2__BIE EQU CYREG_PRT15_BIE
SCLK_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SCLK_2__BYP EQU CYREG_PRT15_BYP
SCLK_2__CTL EQU CYREG_PRT15_CTL
SCLK_2__DM0 EQU CYREG_PRT15_DM0
SCLK_2__DM1 EQU CYREG_PRT15_DM1
SCLK_2__DM2 EQU CYREG_PRT15_DM2
SCLK_2__DR EQU CYREG_PRT15_DR
SCLK_2__INP_DIS EQU CYREG_PRT15_INP_DIS
SCLK_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SCLK_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SCLK_2__LCD_EN EQU CYREG_PRT15_LCD_EN
SCLK_2__MASK EQU 0x20
SCLK_2__PORT EQU 15
SCLK_2__PRT EQU CYREG_PRT15_PRT
SCLK_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SCLK_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SCLK_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SCLK_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SCLK_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SCLK_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SCLK_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SCLK_2__PS EQU CYREG_PRT15_PS
SCLK_2__SHIFT EQU 5
SCLK_2__SLW EQU CYREG_PRT15_SLW

; SPIM_1
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB04_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB04_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB04_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB04_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB04_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB04_F1
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x01
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x02
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x02

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x04
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x10
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x10

; Rpi_miso
Rpi_miso__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Rpi_miso__0__MASK EQU 0x10
Rpi_miso__0__PC EQU CYREG_PRT2_PC4
Rpi_miso__0__PORT EQU 2
Rpi_miso__0__SHIFT EQU 4
Rpi_miso__AG EQU CYREG_PRT2_AG
Rpi_miso__AMUX EQU CYREG_PRT2_AMUX
Rpi_miso__BIE EQU CYREG_PRT2_BIE
Rpi_miso__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rpi_miso__BYP EQU CYREG_PRT2_BYP
Rpi_miso__CTL EQU CYREG_PRT2_CTL
Rpi_miso__DM0 EQU CYREG_PRT2_DM0
Rpi_miso__DM1 EQU CYREG_PRT2_DM1
Rpi_miso__DM2 EQU CYREG_PRT2_DM2
Rpi_miso__DR EQU CYREG_PRT2_DR
Rpi_miso__INP_DIS EQU CYREG_PRT2_INP_DIS
Rpi_miso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rpi_miso__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rpi_miso__LCD_EN EQU CYREG_PRT2_LCD_EN
Rpi_miso__MASK EQU 0x10
Rpi_miso__PORT EQU 2
Rpi_miso__PRT EQU CYREG_PRT2_PRT
Rpi_miso__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rpi_miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rpi_miso__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rpi_miso__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rpi_miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rpi_miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rpi_miso__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rpi_miso__PS EQU CYREG_PRT2_PS
Rpi_miso__SHIFT EQU 4
Rpi_miso__SLW EQU CYREG_PRT2_SLW

; Rpi_mosi
Rpi_mosi__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Rpi_mosi__0__MASK EQU 0x08
Rpi_mosi__0__PC EQU CYREG_PRT2_PC3
Rpi_mosi__0__PORT EQU 2
Rpi_mosi__0__SHIFT EQU 3
Rpi_mosi__AG EQU CYREG_PRT2_AG
Rpi_mosi__AMUX EQU CYREG_PRT2_AMUX
Rpi_mosi__BIE EQU CYREG_PRT2_BIE
Rpi_mosi__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rpi_mosi__BYP EQU CYREG_PRT2_BYP
Rpi_mosi__CTL EQU CYREG_PRT2_CTL
Rpi_mosi__DM0 EQU CYREG_PRT2_DM0
Rpi_mosi__DM1 EQU CYREG_PRT2_DM1
Rpi_mosi__DM2 EQU CYREG_PRT2_DM2
Rpi_mosi__DR EQU CYREG_PRT2_DR
Rpi_mosi__INP_DIS EQU CYREG_PRT2_INP_DIS
Rpi_mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rpi_mosi__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rpi_mosi__LCD_EN EQU CYREG_PRT2_LCD_EN
Rpi_mosi__MASK EQU 0x08
Rpi_mosi__PORT EQU 2
Rpi_mosi__PRT EQU CYREG_PRT2_PRT
Rpi_mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rpi_mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rpi_mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rpi_mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rpi_mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rpi_mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rpi_mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rpi_mosi__PS EQU CYREG_PRT2_PS
Rpi_mosi__SHIFT EQU 3
Rpi_mosi__SLW EQU CYREG_PRT2_SLW

; Rpi_sclk
Rpi_sclk__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Rpi_sclk__0__MASK EQU 0x20
Rpi_sclk__0__PC EQU CYREG_PRT2_PC5
Rpi_sclk__0__PORT EQU 2
Rpi_sclk__0__SHIFT EQU 5
Rpi_sclk__AG EQU CYREG_PRT2_AG
Rpi_sclk__AMUX EQU CYREG_PRT2_AMUX
Rpi_sclk__BIE EQU CYREG_PRT2_BIE
Rpi_sclk__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rpi_sclk__BYP EQU CYREG_PRT2_BYP
Rpi_sclk__CTL EQU CYREG_PRT2_CTL
Rpi_sclk__DM0 EQU CYREG_PRT2_DM0
Rpi_sclk__DM1 EQU CYREG_PRT2_DM1
Rpi_sclk__DM2 EQU CYREG_PRT2_DM2
Rpi_sclk__DR EQU CYREG_PRT2_DR
Rpi_sclk__INP_DIS EQU CYREG_PRT2_INP_DIS
Rpi_sclk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rpi_sclk__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rpi_sclk__LCD_EN EQU CYREG_PRT2_LCD_EN
Rpi_sclk__MASK EQU 0x20
Rpi_sclk__PORT EQU 2
Rpi_sclk__PRT EQU CYREG_PRT2_PRT
Rpi_sclk__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rpi_sclk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rpi_sclk__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rpi_sclk__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rpi_sclk__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rpi_sclk__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rpi_sclk__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rpi_sclk__PS EQU CYREG_PRT2_PS
Rpi_sclk__SHIFT EQU 5
Rpi_sclk__SLW EQU CYREG_PRT2_SLW

; rpi_inta
rpi_inta__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
rpi_inta__0__MASK EQU 0x40
rpi_inta__0__PC EQU CYREG_PRT12_PC6
rpi_inta__0__PORT EQU 12
rpi_inta__0__SHIFT EQU 6
rpi_inta__AG EQU CYREG_PRT12_AG
rpi_inta__BIE EQU CYREG_PRT12_BIE
rpi_inta__BIT_MASK EQU CYREG_PRT12_BIT_MASK
rpi_inta__BYP EQU CYREG_PRT12_BYP
rpi_inta__DM0 EQU CYREG_PRT12_DM0
rpi_inta__DM1 EQU CYREG_PRT12_DM1
rpi_inta__DM2 EQU CYREG_PRT12_DM2
rpi_inta__DR EQU CYREG_PRT12_DR
rpi_inta__INP_DIS EQU CYREG_PRT12_INP_DIS
rpi_inta__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
rpi_inta__MASK EQU 0x40
rpi_inta__PORT EQU 12
rpi_inta__PRT EQU CYREG_PRT12_PRT
rpi_inta__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
rpi_inta__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
rpi_inta__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
rpi_inta__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
rpi_inta__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
rpi_inta__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
rpi_inta__PS EQU CYREG_PRT12_PS
rpi_inta__SHIFT EQU 6
rpi_inta__SIO_CFG EQU CYREG_PRT12_SIO_CFG
rpi_inta__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
rpi_inta__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
rpi_inta__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
rpi_inta__SLW EQU CYREG_PRT12_SLW

; rpi_intb
rpi_intb__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
rpi_intb__0__MASK EQU 0x20
rpi_intb__0__PC EQU CYREG_PRT12_PC5
rpi_intb__0__PORT EQU 12
rpi_intb__0__SHIFT EQU 5
rpi_intb__AG EQU CYREG_PRT12_AG
rpi_intb__BIE EQU CYREG_PRT12_BIE
rpi_intb__BIT_MASK EQU CYREG_PRT12_BIT_MASK
rpi_intb__BYP EQU CYREG_PRT12_BYP
rpi_intb__DM0 EQU CYREG_PRT12_DM0
rpi_intb__DM1 EQU CYREG_PRT12_DM1
rpi_intb__DM2 EQU CYREG_PRT12_DM2
rpi_intb__DR EQU CYREG_PRT12_DR
rpi_intb__INP_DIS EQU CYREG_PRT12_INP_DIS
rpi_intb__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
rpi_intb__MASK EQU 0x20
rpi_intb__PORT EQU 12
rpi_intb__PRT EQU CYREG_PRT12_PRT
rpi_intb__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
rpi_intb__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
rpi_intb__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
rpi_intb__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
rpi_intb__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
rpi_intb__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
rpi_intb__PS EQU CYREG_PRT12_PS
rpi_intb__SHIFT EQU 5
rpi_intb__SIO_CFG EQU CYREG_PRT12_SIO_CFG
rpi_intb__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
rpi_intb__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
rpi_intb__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
rpi_intb__SLW EQU CYREG_PRT12_SLW

; SPIM_SigGen
SPIM_SigGen_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_SigGen_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_SigGen_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_SigGen_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_SigGen_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_SigGen_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_SigGen_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_SigGen_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_SigGen_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_SigGen_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_SigGen_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
SPIM_SigGen_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_SigGen_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
SPIM_SigGen_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_SigGen_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_SigGen_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_SigGen_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
SPIM_SigGen_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_SigGen_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
SPIM_SigGen_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
SPIM_SigGen_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_SigGen_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_SigGen_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_SigGen_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_SigGen_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_SigGen_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
SPIM_SigGen_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_SigGen_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIM_SigGen_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_SigGen_BSPIM_RxStsReg__4__POS EQU 4
SPIM_SigGen_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_SigGen_BSPIM_RxStsReg__5__POS EQU 5
SPIM_SigGen_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_SigGen_BSPIM_RxStsReg__6__POS EQU 6
SPIM_SigGen_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_SigGen_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIM_SigGen_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_SigGen_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
SPIM_SigGen_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
SPIM_SigGen_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
SPIM_SigGen_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
SPIM_SigGen_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
SPIM_SigGen_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_SigGen_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
SPIM_SigGen_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
SPIM_SigGen_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
SPIM_SigGen_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB06_A0
SPIM_SigGen_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB06_A1
SPIM_SigGen_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
SPIM_SigGen_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB06_D0
SPIM_SigGen_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB06_D1
SPIM_SigGen_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_SigGen_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
SPIM_SigGen_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB06_F0
SPIM_SigGen_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB06_F1
SPIM_SigGen_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
SPIM_SigGen_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
SPIM_SigGen_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
SPIM_SigGen_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
SPIM_SigGen_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_SigGen_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
SPIM_SigGen_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
SPIM_SigGen_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
SPIM_SigGen_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB07_A0
SPIM_SigGen_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB07_A1
SPIM_SigGen_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
SPIM_SigGen_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB07_D0
SPIM_SigGen_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB07_D1
SPIM_SigGen_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_SigGen_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
SPIM_SigGen_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB07_F0
SPIM_SigGen_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB07_F1
SPIM_SigGen_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_SigGen_BSPIM_TxStsReg__0__POS EQU 0
SPIM_SigGen_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_SigGen_BSPIM_TxStsReg__1__POS EQU 1
SPIM_SigGen_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_SigGen_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SPIM_SigGen_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_SigGen_BSPIM_TxStsReg__2__POS EQU 2
SPIM_SigGen_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_SigGen_BSPIM_TxStsReg__3__POS EQU 3
SPIM_SigGen_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_SigGen_BSPIM_TxStsReg__4__POS EQU 4
SPIM_SigGen_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_SigGen_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
SPIM_SigGen_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPIM_SigGen_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPIM_SigGen_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_SigGen_BSPIM_TxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
SPIM_SigGen_BSPIM_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
SPIM_SigGen_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
SPIM_SigGen_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SPIM_SigGen_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SPIM_SigGen_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SPIM_SigGen_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_SigGen_IntClock__INDEX EQU 0x03
SPIM_SigGen_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_SigGen_IntClock__PM_ACT_MSK EQU 0x08
SPIM_SigGen_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_SigGen_IntClock__PM_STBY_MSK EQU 0x08

; isr_SS_Fall
isr_SS_Fall__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_SS_Fall__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_SS_Fall__INTC_MASK EQU 0x02
isr_SS_Fall__INTC_NUMBER EQU 1
isr_SS_Fall__INTC_PRIOR_NUM EQU 7
isr_SS_Fall__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_SS_Fall__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_SS_Fall__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_SS_Rise
isr_SS_Rise__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_SS_Rise__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_SS_Rise__INTC_MASK EQU 0x04
isr_SS_Rise__INTC_NUMBER EQU 2
isr_SS_Rise__INTC_PRIOR_NUM EQU 7
isr_SS_Rise__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_SS_Rise__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_SS_Rise__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Status_Reg_1
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Status_Reg_1_sts_sts_reg__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB01_MSK
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB01_ST

; EnableBattery
EnableBattery_Sync_ctrl_reg__0__MASK EQU 0x01
EnableBattery_Sync_ctrl_reg__0__POS EQU 0
EnableBattery_Sync_ctrl_reg__1__MASK EQU 0x02
EnableBattery_Sync_ctrl_reg__1__POS EQU 1
EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
EnableBattery_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
EnableBattery_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
EnableBattery_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
EnableBattery_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
EnableBattery_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
EnableBattery_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
EnableBattery_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
EnableBattery_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
EnableBattery_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
EnableBattery_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
EnableBattery_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
EnableBattery_Sync_ctrl_reg__MASK EQU 0x03
EnableBattery_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
EnableBattery_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
EnableBattery_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; RpiInterrupts
RpiInterrupts_Sync_ctrl_reg__0__MASK EQU 0x01
RpiInterrupts_Sync_ctrl_reg__0__POS EQU 0
RpiInterrupts_Sync_ctrl_reg__1__MASK EQU 0x02
RpiInterrupts_Sync_ctrl_reg__1__POS EQU 1
RpiInterrupts_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
RpiInterrupts_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
RpiInterrupts_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
RpiInterrupts_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
RpiInterrupts_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
RpiInterrupts_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
RpiInterrupts_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
RpiInterrupts_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
RpiInterrupts_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
RpiInterrupts_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
RpiInterrupts_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
RpiInterrupts_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
RpiInterrupts_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
RpiInterrupts_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
RpiInterrupts_Sync_ctrl_reg__MASK EQU 0x03
RpiInterrupts_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
RpiInterrupts_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
RpiInterrupts_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; Control_Reg_SS
Control_Reg_SS_SigGen_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_SS_SigGen_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_SS_SigGen_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_SS_SigGen_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_SS_SigGen_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Control_Reg_SS_SigGen_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_SS_SigGen_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_SS_SigGen_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_SS_SigGen_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_SS_SigGen_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_SS_SigGen_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_SS_SigGen_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_SS_SigGen_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_SS_SigGen_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Control_Reg_SS_SigGen_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_SS_SigGen_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_SS_SigGen_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_SS_SigGen_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_SS_SigGen_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_SS_SigGen_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_SS_SigGen_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_SS_SigGen_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Control_Reg_SS_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_SS_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_SS_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_SS_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_SS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Control_Reg_SS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_SS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_SS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_SS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_SS_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_SS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_SS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_SS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_SS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Control_Reg_SS_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_SS_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_SS_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_SS_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_SS_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_SS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_SS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_SS_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; GlitchFilter_1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B0_UDB01_A0
GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B0_UDB01_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B0_UDB01_D0
GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B0_UDB01_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B0_UDB01_F0
GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B0_UDB01_F1

; Supply_monitor
Supply_monitor__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Supply_monitor__0__MASK EQU 0x02
Supply_monitor__0__PC EQU CYREG_PRT3_PC1
Supply_monitor__0__PORT EQU 3
Supply_monitor__0__SHIFT EQU 1
Supply_monitor__AG EQU CYREG_PRT3_AG
Supply_monitor__AMUX EQU CYREG_PRT3_AMUX
Supply_monitor__BIE EQU CYREG_PRT3_BIE
Supply_monitor__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Supply_monitor__BYP EQU CYREG_PRT3_BYP
Supply_monitor__CTL EQU CYREG_PRT3_CTL
Supply_monitor__DM0 EQU CYREG_PRT3_DM0
Supply_monitor__DM1 EQU CYREG_PRT3_DM1
Supply_monitor__DM2 EQU CYREG_PRT3_DM2
Supply_monitor__DR EQU CYREG_PRT3_DR
Supply_monitor__INP_DIS EQU CYREG_PRT3_INP_DIS
Supply_monitor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Supply_monitor__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Supply_monitor__LCD_EN EQU CYREG_PRT3_LCD_EN
Supply_monitor__MASK EQU 0x02
Supply_monitor__PORT EQU 3
Supply_monitor__PRT EQU CYREG_PRT3_PRT
Supply_monitor__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Supply_monitor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Supply_monitor__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Supply_monitor__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Supply_monitor__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Supply_monitor__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Supply_monitor__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Supply_monitor__PS EQU CYREG_PRT3_PS
Supply_monitor__SHIFT EQU 1
Supply_monitor__SLW EQU CYREG_PRT3_SLW

; en_level_shift
en_level_shift__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
en_level_shift__0__MASK EQU 0x80
en_level_shift__0__PC EQU CYREG_PRT12_PC7
en_level_shift__0__PORT EQU 12
en_level_shift__0__SHIFT EQU 7
en_level_shift__AG EQU CYREG_PRT12_AG
en_level_shift__BIE EQU CYREG_PRT12_BIE
en_level_shift__BIT_MASK EQU CYREG_PRT12_BIT_MASK
en_level_shift__BYP EQU CYREG_PRT12_BYP
en_level_shift__DM0 EQU CYREG_PRT12_DM0
en_level_shift__DM1 EQU CYREG_PRT12_DM1
en_level_shift__DM2 EQU CYREG_PRT12_DM2
en_level_shift__DR EQU CYREG_PRT12_DR
en_level_shift__INP_DIS EQU CYREG_PRT12_INP_DIS
en_level_shift__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
en_level_shift__MASK EQU 0x80
en_level_shift__PORT EQU 12
en_level_shift__PRT EQU CYREG_PRT12_PRT
en_level_shift__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
en_level_shift__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
en_level_shift__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
en_level_shift__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
en_level_shift__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
en_level_shift__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
en_level_shift__PS EQU CYREG_PRT12_PS
en_level_shift__SHIFT EQU 7
en_level_shift__SIO_CFG EQU CYREG_PRT12_SIO_CFG
en_level_shift__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
en_level_shift__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
en_level_shift__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
en_level_shift__SLW EQU CYREG_PRT12_SLW

; enable_battery
enable_battery__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
enable_battery__0__MASK EQU 0x80
enable_battery__0__PC EQU CYREG_PRT2_PC7
enable_battery__0__PORT EQU 2
enable_battery__0__SHIFT EQU 7
enable_battery__AG EQU CYREG_PRT2_AG
enable_battery__AMUX EQU CYREG_PRT2_AMUX
enable_battery__BIE EQU CYREG_PRT2_BIE
enable_battery__BIT_MASK EQU CYREG_PRT2_BIT_MASK
enable_battery__BYP EQU CYREG_PRT2_BYP
enable_battery__CTL EQU CYREG_PRT2_CTL
enable_battery__DM0 EQU CYREG_PRT2_DM0
enable_battery__DM1 EQU CYREG_PRT2_DM1
enable_battery__DM2 EQU CYREG_PRT2_DM2
enable_battery__DR EQU CYREG_PRT2_DR
enable_battery__INP_DIS EQU CYREG_PRT2_INP_DIS
enable_battery__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
enable_battery__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
enable_battery__LCD_EN EQU CYREG_PRT2_LCD_EN
enable_battery__MASK EQU 0x80
enable_battery__PORT EQU 2
enable_battery__PRT EQU CYREG_PRT2_PRT
enable_battery__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
enable_battery__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
enable_battery__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
enable_battery__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
enable_battery__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
enable_battery__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
enable_battery__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
enable_battery__PS EQU CYREG_PRT2_PS
enable_battery__SHIFT EQU 7
enable_battery__SLW EQU CYREG_PRT2_SLW

; Control_Reg_LED
Control_Reg_LED_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_LED_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_LED_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Control_Reg_LED_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_LED_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_LED_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_LED_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_LED_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_LED_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_LED_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_LED_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_LED_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Control_Reg_LED_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Control_Reg_LED_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Control_Reg_LED_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Control_Reg_LED_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Control_Reg_LED_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_LED_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Control_Reg_LED_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Control_Reg_LED_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
