module lab_QMS2 (
    input  logic CLK,        
    input  logic aRSTin,     
    output logic [15:0] Dout 
);

    
    logic [7:0] cnt_q;
    logic [15:0] pwr_result;


    logic arst;


    always_ff @(posedge CLK or posedge aRSTin) begin
        if (aRSTin)
            arst <= 1'b1; 
        else
            arst <= 1'b0;
    end


    CNT CNT_inst (
        .clock(CLK),
        .aclr(aRSTin),  
        .q(cnt_q)       
    );



    PWR PWR_inst (
        .dataa(cnt_q),       
        .datab(cnt_q),       
        .result(pwr_result)  
    );

    


    always_ff @(posedge CLK or posedge arst) begin
        if (arst)
            Dout <= 16'h0; 
        else
            Dout <= pwr_result; 
    end

endmodule
