m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
vD_flip_flop
Z0 !s110 1516780778
!i10b 1
!s100 Ceb3mZ5Y_0mAdWD1gM@h>3
I<7nAl[;HQQ;lBeamhJ]BK1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/Verilog_HDL_codes_of_basic_logic_circuits/Serial_4_bit_shift_register
Z3 w1516780761
Z4 8C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/Verilog_HDL_codes_of_basic_logic_circuits/Serial_4_bit_shift_register/4_bit_serial_shift_register.v
Z5 FC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/Verilog_HDL_codes_of_basic_logic_circuits/Serial_4_bit_shift_register/4_bit_serial_shift_register.v
L0 5
Z6 OP;L;10.4a;61
r1
!s85 0
31
Z7 !s108 1516780778.000000
Z8 !s107 C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/Verilog_HDL_codes_of_basic_logic_circuits/Serial_4_bit_shift_register/4_bit_serial_shift_register.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/Verilog_HDL_codes_of_basic_logic_circuits/Serial_4_bit_shift_register/4_bit_serial_shift_register.v|
!s101 -O0
!i113 1
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@d_flip_flop
vshift_register
R0
!i10b 1
!s100 :i=L`K1dkoZD0:kzi7ROW0
IUGHZFZ;z]2W>P_1__SV`R3
R1
R2
R3
R4
R5
L0 12
R6
r1
!s85 0
31
R7
R8
R9
!s101 -O0
!i113 1
R10
vtest_shift_register
R0
!i10b 1
!s100 ViGfl]JzCo2eOO:9NGAhn0
I=zmGcKhifX44l4<NjA:oQ0
R1
R2
R3
R4
R5
L0 21
R6
r1
!s85 0
31
R7
R8
R9
!s101 -O0
!i113 1
R10
