{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Computer_System:The_System " "Starting Logic Optimization and Technology Mapping for Partition Computer_System:The_System" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 555 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1468597702846 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_CMD~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D4~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D5~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D6~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D7~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SDA~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SDA~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SCL~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SCL~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO09~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO09~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO35~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO35~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO40~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO40~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO41~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO41~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO48~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO48~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO53~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO53~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO54~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO54~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO61~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO61~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[4\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[4\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[5\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[5\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[6\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[6\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[7\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[7\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[8\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[8\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[9\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[9\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[10\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[10\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[11\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[11\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[12\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[12\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[13\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[13\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[14\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[14\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[15\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[15\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[16\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[16\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[17\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[17\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[18\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[18\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[19\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[19\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[20\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[20\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[21\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[21\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[22\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[22\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[23\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[23\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[24\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[24\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[25\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[25\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[26\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[26\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[27\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[27\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[28\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[28\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[29\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[29\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[30\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[30\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[31\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[31\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709457 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 1 1468597709457 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[16\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[16\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[17\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[17\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[18\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[18\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[19\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[19\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[20\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[20\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[21\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[21\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[22\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[22\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[23\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[23\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[24\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[24\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[25\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[25\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[26\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[26\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[27\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[27\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[28\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[28\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[29\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[29\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[30\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[30\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|external_master_external_interface_read_data\[31\] GND " "Pin \"Computer_System:The_System\|external_master_external_interface_read_data\[31\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1468597709460 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_read_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 1 1468597709460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System:The_System " "Timing-Driven Synthesis is running on partition \"Computer_System:The_System\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 1 1468597709656 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "73 " "73 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 1 1468597710037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "811 " "Implemented 811 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1468597710045 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1468597710045 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 1 1468597710045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "527 " "Implemented 527 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 1 1468597710045 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 1 1468597710045 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 1 1468597710045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1468597710045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1468597710157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 11:48:30 2016 " "Processing ended: Fri Jul 15 11:48:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1468597710157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1468597710157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1468597710157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1468597710157 ""}
