//MC{hide}
/***************************************************************************************
* Copyright (c) 2024 Beijing Institute of Open Source Chip (BOSC)
*
* ChiselAIA is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

package aia

import chisel3.util._

object pow2 {
  def apply(n: Int): Long = 1L << n
}

//MC æœ¬èŠ‚æ¦‚è¿°äº†APLICå’ŒIMSICçš„å¯é…ç½®å‚æ•°ã€‚
//MC è™½ç„¶æä¾›äº†é»˜è®¤å€¼ï¼Œä½†æˆ‘ä»¬å¼ºçƒˆå»ºè®®æ ¹æ®å…·ä½“çš„é›†æˆéœ€æ±‚ï¼Œè‡ªå®šä¹‰å¸¦æœ‰ðŸ‘‰æ ‡è®°çš„å‚æ•°ã€‚
//MC å…¶ä»–å‚æ•°è¦ä¹ˆæ˜¯æ´¾ç”Ÿçš„ï¼Œè¦ä¹ˆæ˜¯ç¡¬ç¼–ç çš„ï¼ˆè¯¦æƒ…å‚è§`Params.scala`ï¼‰ã€‚
//MC
//MC This section outlines the configurable parameters for APLIC and IMSIC.
//MC While defaul values are provided,
//MC we strongly recommend customizing parameters marked with ðŸ‘‰ to suit your specific integration needs.
//MC Other parameters are either derived or hard-coded, (see `Params.scala` for details).
//MC
//MC å‘½åçº¦å®šï¼š
//MC * `Num`åŽç¼€ï¼šæŸå®žä½“çš„æ•°é‡ï¼Œ
//MC * `Width`åŽç¼€ï¼šæŸå®žä½“çš„ä½å®½ï¼ˆé€šå¸¸æ˜¯`log2(å®žä½“æ•°é‡)`ï¼‰ï¼Œ
//MC * `Addr`åŽç¼€ï¼šæŸå®žä½“çš„åœ°å€ã€‚
//MC
//MC Naming conventions:
//MC
//MC * `Num` suffix: Number of the items.
//MC * `Width` suffix: Bit width of an item (typically `log2(number of the item)`).
//MC * `Addr` suffix: Address of an item.
//MC
//MC ### Class `IMSICParams`
case class IMSICParams(
  //MC
  //MC log2(IMSICä¸­æ–­æºçš„æ•°é‡)
  //MC é»˜è®¤å€¼8è¡¨ç¤ºIMSICæ”¯æŒæœ€å¤š256ï¼ˆ2^8ï¼‰ä¸ªä¸­æ–­æºï¼š
  //MC
  //MC log2(number of interrupt sources to IMSIC).
  //MC The default 8 means IMSIC support at most 256 (2^8) interrupt sources:
  //MC{visible}
  intSrcWidth     : Int  = 8          ,
  //MC
  //MC #### ä¸­æ–­æ–‡ä»¶çš„å‚æ•°ï¼ˆParameters for interrupt fileï¼‰
  //MC
  //MC **æ³¨æ„**ï¼šä¸­æ‹¬å·å†…çš„å˜é‡ä¸ŽAIAè§„èŒƒä¸­çš„ä¸€è‡´ï¼ˆç¬¬3.6èŠ‚ï¼šç”¨äºŽå¤šä¸ªä¸­æ–­æ–‡ä»¶çš„å†…å­˜åŒºåŸŸæŽ’åˆ—ï¼‰ã€‚
  //MC
  //MC **Note**: The variables in bracket align with the AIA specification (Section 3.6: Memory Region Arrangement for Multiple Interrupt Files).
  //MC
  //MC ðŸ‘‰ æ¯ä¸ªç»„çš„æˆå‘˜æ•°é‡ï¼ˆNumber of members per groupï¼‰[\\(h_{max}\\)]ï¼š
  membersNum      : Int  = 2           ,
  //MC ðŸ‘‰ æœºå™¨æ€ä¸­æ–­æ–‡ä»¶çš„åŸºåœ°å€ï¼ˆBase address of machine-level interrupt filesï¼‰[\\(A\\)]ï¼š
  mBaseAddr       : Long = 0x61000000L ,
  //MC ðŸ‘‰ ç›‘ç®¡æ€å’Œå®¢æˆ·æ€ä¸­æ–­æ–‡ä»¶çš„åŸºåœ°å€ï¼ˆBase addr for supervisor-level and guest-level interrupt files ï¼‰[\\(B\\)]:
  sgBaseAddr      : Long = 0x82900000L ,
  //MC ðŸ‘‰ å®¢æˆ·ä¸­æ–­æ–‡ä»¶çš„æ•°é‡ï¼ˆNumber of guest interrupt filesï¼‰:
  geilen          : Int  = 4           ,
  //MC ðŸ‘‰ ç»„çš„æ•°é‡ï¼ˆNumber of groups ï¼‰[\\(g_{max}\\)]:
  groupsNum       : Int  = 1           ,
  //MC
  //MC #### æŽ§åˆ¶çŠ¶æ€å¯„å­˜å™¨çš„å‚æ•°ï¼ˆParameters for CSRsï¼‰
  //MC
  //MC vgeinä¿¡å·çš„ä½å®½ï¼ˆThe width of the vgein signalï¼‰:
  vgeinWidth      : Int  = 6           ,
  //MC iselectä¿¡å·çš„ä½å®½(The width of iselect signal):
  iselectWidth    : Int  = 12          ,
  //MC{hide}
) {
  val xlen        : Int  = 64 // currently only support xlen = 64
  val xlenWidth = log2Ceil(xlen)
  require(intSrcWidth <= 11, f"intSrcWidth=${intSrcWidth}, must not greater than log2(2048)=11, as there are at most 2048 eip/eie bits")
  val privNum     : Int  = 3            // number of privilege modes: machine, supervisor, virtualized supervisor
  val intFilesNum : Int  = 2 + geilen   // number of interrupt files, m, s, vs0, vs1, ...
  val eixNum      : Int  = pow2(intSrcWidth).toInt / xlen // number of eip/eie registers

  val intFileMemWidth : Int  = 12        // interrupt file memory region width: 12-bit width => 4KB size
  val membersWidth    : Int = log2Ceil(membersNum) // k
  // require(mStrideWidth >= intFileMemWidth)
  val mStrideWidth    : Int  = intFileMemWidth // C: stride between each machine-level interrupt files
  require((mBaseAddr & (pow2(membersWidth + mStrideWidth) -1)) == 0, "mBaseAddr should be aligned to a 2^(k+C)")
  // require(sgStrideWidth >= log2Ceil(geilen+1) + intFileMemWidth)
  val sgStrideWidth   : Int = log2Ceil(geilen+1) + intFileMemWidth // D: stride between each supervisor- and guest-level interrupt files
  // require(groupStrideWidth >= k + math.max(mStrideWidth, sgStrideWidth))
  val groupStrideWidth: Int = membersWidth + math.max(mStrideWidth, sgStrideWidth) // E: stride between each interrupt file groups
  val groupsWidth     : Int = log2Ceil(groupsNum) // j
  require((sgBaseAddr & (pow2(membersWidth + sgStrideWidth) - 1)) == 0, "sgBaseAddr should be aligned to a 2^(k+D)")
  require(( ((pow2(groupsWidth)-1) * pow2(groupStrideWidth)) & mBaseAddr ) == 0)
  require(( ((pow2(groupsWidth)-1) * pow2(groupStrideWidth)) & sgBaseAddr) == 0)

  println(f"IMSICParams.membersWidth:      ${membersWidth    }%d")
  println(f"IMSICParams.groupsWidth:       ${groupsWidth     }%d")
  println(f"IMSICParams.membersNum:        ${membersNum      }%d")
  println(f"IMSICParams.mBaseAddr:       0x${mBaseAddr       }%x")
  println(f"IMSICParams.mStrideWidth:      ${mStrideWidth    }%d")
  println(f"IMSICParams.sgBaseAddr:      0x${sgBaseAddr      }%x")
  println(f"IMSICParams.sgStrideWidth:     ${sgStrideWidth   }%d")
  println(f"IMSICParams.geilen:            ${geilen          }%d")
  println(f"IMSICParams.groupsNum:         ${groupsNum       }%d")
  println(f"IMSICParams.groupStrideWidth:  ${groupStrideWidth}%d")

  require(vgeinWidth >= log2Ceil(geilen))
  require(iselectWidth >=8, f"iselectWidth=${iselectWidth} needs to be able to cover addr [0x70, 0xFF], that is from CSR eidelivery to CSR eie63")

  def hartIndex_to_gh(hartIndex: Int): (Int, Int) = {
    val g = (hartIndex>>membersWidth) & (pow2(groupsWidth)-1)
    val h = hartIndex & (pow2(membersWidth)-1)
    (g.toInt, h.toInt)
  }
  def gh_to_hartIndex(g: Int, h: Int): Int = {
    (g<<membersWidth) | h
  }
}

//MC ### Class `APLICParams`
case class APLICParams(
  //MC log2(APLICæŽ¥æ”¶çš„ä¸­æ–­æºæ•°é‡)ã€‚
  //MC é»˜è®¤å€¼7è¡¨ç¤ºAPLICæ”¯æŒæœ€å¤š128ï¼ˆ2^7ï¼‰ä¸ªä¸­æ–­æºã€‚
  //MC **æ³¨æ„**ï¼šAPLICçš„`intSrcWidth`å¿…é¡»å°äºŽIMSICçš„`intSrcWidth`ï¼Œ
  //MC å› ä¸ºAPLICçš„ä¸­æ–­æºå°†è¢«è½¬æ¢ä¸ºMSIï¼Œ
  //MC è€ŒAPLICè½¬æ¢æˆçš„MSIæ˜¯IMSICä¸­æ–­æºçš„å­é›†ã€‚
  //MC
  //MC log2(number of interrupt sources to APLIC):
  //MC The default 7 means APLIC support at most 128 (2^7) interrupt sources.
  //MC **Note**: APLIC's `intSrcWidth` must be **less than** IMSIC's `intSrcWidth`,
  //MC as APLIC interrupt sources are converted to MSIs,
  //MC which are a subset of IMSIC's interrupt sources.
  //MC{visible}
  intSrcWidth: Int = 7,
  //MC ðŸ‘‰ APLICåŸŸçš„åŸºåœ°å€ï¼ˆBase address of APLIC domainsï¼‰:
  baseAddr: Long = 0x19960000L,
  //MC{hide}
) {
  require(intSrcWidth <= 10, f"intSrcWidth=${intSrcWidth}, must not greater than log2(1024)=10, as there are at most 1023 sourcecfgs")
  val intSrcNum: Int = pow2(intSrcWidth).toInt
  val ixNum: Int = pow2(intSrcWidth).toInt / 32
  val domainMemWidth : Int  = 14 // interrupt file memory region width: 14-bit width => 16KB size
}
