
SR15_BMS_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c9a4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000804  0800cb90  0800cb90  0001cb90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d394  0800d394  00020344  2**0
                  CONTENTS
  4 .ARM          00000008  0800d394  0800d394  0001d394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d39c  0800d39c  00020344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d39c  0800d39c  0001d39c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d3a0  0800d3a0  0001d3a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000344  20000000  0800d3a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000174c  20000344  0800d6e8  00020344  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a90  0800d6e8  00021a90  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020344  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002036d  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a691  00000000  00000000  000203b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b0c  00000000  00000000  0003aa41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001930  00000000  00000000  0003f550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000133f  00000000  00000000  00040e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024756  00000000  00000000  000421bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020430  00000000  00000000  00066915  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c2da3  00000000  00000000  00086d45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007b24  00000000  00000000  00149ae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  0015160c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000344 	.word	0x20000344
 8000204:	00000000 	.word	0x00000000
 8000208:	0800cb74 	.word	0x0800cb74

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000348 	.word	0x20000348
 8000224:	0800cb74 	.word	0x0800cb74

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2f>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b68:	bf24      	itt	cs
 8000b6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b72:	d90d      	bls.n	8000b90 <__aeabi_d2f+0x30>
 8000b74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b88:	bf08      	it	eq
 8000b8a:	f020 0001 	biceq.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b94:	d121      	bne.n	8000bda <__aeabi_d2f+0x7a>
 8000b96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b9a:	bfbc      	itt	lt
 8000b9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	4770      	bxlt	lr
 8000ba2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000baa:	f1c2 0218 	rsb	r2, r2, #24
 8000bae:	f1c2 0c20 	rsb	ip, r2, #32
 8000bb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bba:	bf18      	it	ne
 8000bbc:	f040 0001 	orrne.w	r0, r0, #1
 8000bc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bcc:	ea40 000c 	orr.w	r0, r0, ip
 8000bd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd8:	e7cc      	b.n	8000b74 <__aeabi_d2f+0x14>
 8000bda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bde:	d107      	bne.n	8000bf0 <__aeabi_d2f+0x90>
 8000be0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be4:	bf1e      	ittt	ne
 8000be6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bee:	4770      	bxne	lr
 8000bf0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <__aeabi_frsub>:
 8000c00:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c04:	e002      	b.n	8000c0c <__addsf3>
 8000c06:	bf00      	nop

08000c08 <__aeabi_fsub>:
 8000c08:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c0c <__addsf3>:
 8000c0c:	0042      	lsls	r2, r0, #1
 8000c0e:	bf1f      	itttt	ne
 8000c10:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c14:	ea92 0f03 	teqne	r2, r3
 8000c18:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c1c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c20:	d06a      	beq.n	8000cf8 <__addsf3+0xec>
 8000c22:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c26:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c2a:	bfc1      	itttt	gt
 8000c2c:	18d2      	addgt	r2, r2, r3
 8000c2e:	4041      	eorgt	r1, r0
 8000c30:	4048      	eorgt	r0, r1
 8000c32:	4041      	eorgt	r1, r0
 8000c34:	bfb8      	it	lt
 8000c36:	425b      	neglt	r3, r3
 8000c38:	2b19      	cmp	r3, #25
 8000c3a:	bf88      	it	hi
 8000c3c:	4770      	bxhi	lr
 8000c3e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c46:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4240      	negne	r0, r0
 8000c4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c52:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c56:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c5a:	bf18      	it	ne
 8000c5c:	4249      	negne	r1, r1
 8000c5e:	ea92 0f03 	teq	r2, r3
 8000c62:	d03f      	beq.n	8000ce4 <__addsf3+0xd8>
 8000c64:	f1a2 0201 	sub.w	r2, r2, #1
 8000c68:	fa41 fc03 	asr.w	ip, r1, r3
 8000c6c:	eb10 000c 	adds.w	r0, r0, ip
 8000c70:	f1c3 0320 	rsb	r3, r3, #32
 8000c74:	fa01 f103 	lsl.w	r1, r1, r3
 8000c78:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c7c:	d502      	bpl.n	8000c84 <__addsf3+0x78>
 8000c7e:	4249      	negs	r1, r1
 8000c80:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c84:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c88:	d313      	bcc.n	8000cb2 <__addsf3+0xa6>
 8000c8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c8e:	d306      	bcc.n	8000c9e <__addsf3+0x92>
 8000c90:	0840      	lsrs	r0, r0, #1
 8000c92:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c96:	f102 0201 	add.w	r2, r2, #1
 8000c9a:	2afe      	cmp	r2, #254	; 0xfe
 8000c9c:	d251      	bcs.n	8000d42 <__addsf3+0x136>
 8000c9e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ca2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca6:	bf08      	it	eq
 8000ca8:	f020 0001 	biceq.w	r0, r0, #1
 8000cac:	ea40 0003 	orr.w	r0, r0, r3
 8000cb0:	4770      	bx	lr
 8000cb2:	0049      	lsls	r1, r1, #1
 8000cb4:	eb40 0000 	adc.w	r0, r0, r0
 8000cb8:	3a01      	subs	r2, #1
 8000cba:	bf28      	it	cs
 8000cbc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cc0:	d2ed      	bcs.n	8000c9e <__addsf3+0x92>
 8000cc2:	fab0 fc80 	clz	ip, r0
 8000cc6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cca:	ebb2 020c 	subs.w	r2, r2, ip
 8000cce:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cd2:	bfaa      	itet	ge
 8000cd4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd8:	4252      	neglt	r2, r2
 8000cda:	4318      	orrge	r0, r3
 8000cdc:	bfbc      	itt	lt
 8000cde:	40d0      	lsrlt	r0, r2
 8000ce0:	4318      	orrlt	r0, r3
 8000ce2:	4770      	bx	lr
 8000ce4:	f092 0f00 	teq	r2, #0
 8000ce8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cec:	bf06      	itte	eq
 8000cee:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cf2:	3201      	addeq	r2, #1
 8000cf4:	3b01      	subne	r3, #1
 8000cf6:	e7b5      	b.n	8000c64 <__addsf3+0x58>
 8000cf8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cfc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d00:	bf18      	it	ne
 8000d02:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d06:	d021      	beq.n	8000d4c <__addsf3+0x140>
 8000d08:	ea92 0f03 	teq	r2, r3
 8000d0c:	d004      	beq.n	8000d18 <__addsf3+0x10c>
 8000d0e:	f092 0f00 	teq	r2, #0
 8000d12:	bf08      	it	eq
 8000d14:	4608      	moveq	r0, r1
 8000d16:	4770      	bx	lr
 8000d18:	ea90 0f01 	teq	r0, r1
 8000d1c:	bf1c      	itt	ne
 8000d1e:	2000      	movne	r0, #0
 8000d20:	4770      	bxne	lr
 8000d22:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d26:	d104      	bne.n	8000d32 <__addsf3+0x126>
 8000d28:	0040      	lsls	r0, r0, #1
 8000d2a:	bf28      	it	cs
 8000d2c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d30:	4770      	bx	lr
 8000d32:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d36:	bf3c      	itt	cc
 8000d38:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d3c:	4770      	bxcc	lr
 8000d3e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d42:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d4a:	4770      	bx	lr
 8000d4c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d50:	bf16      	itet	ne
 8000d52:	4608      	movne	r0, r1
 8000d54:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d58:	4601      	movne	r1, r0
 8000d5a:	0242      	lsls	r2, r0, #9
 8000d5c:	bf06      	itte	eq
 8000d5e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d62:	ea90 0f01 	teqeq	r0, r1
 8000d66:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_ui2f>:
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	e004      	b.n	8000d7c <__aeabi_i2f+0x8>
 8000d72:	bf00      	nop

08000d74 <__aeabi_i2f>:
 8000d74:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d78:	bf48      	it	mi
 8000d7a:	4240      	negmi	r0, r0
 8000d7c:	ea5f 0c00 	movs.w	ip, r0
 8000d80:	bf08      	it	eq
 8000d82:	4770      	bxeq	lr
 8000d84:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d88:	4601      	mov	r1, r0
 8000d8a:	f04f 0000 	mov.w	r0, #0
 8000d8e:	e01c      	b.n	8000dca <__aeabi_l2f+0x2a>

08000d90 <__aeabi_ul2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	e00a      	b.n	8000db4 <__aeabi_l2f+0x14>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_l2f>:
 8000da0:	ea50 0201 	orrs.w	r2, r0, r1
 8000da4:	bf08      	it	eq
 8000da6:	4770      	bxeq	lr
 8000da8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dac:	d502      	bpl.n	8000db4 <__aeabi_l2f+0x14>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	ea5f 0c01 	movs.w	ip, r1
 8000db8:	bf02      	ittt	eq
 8000dba:	4684      	moveq	ip, r0
 8000dbc:	4601      	moveq	r1, r0
 8000dbe:	2000      	moveq	r0, #0
 8000dc0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dc4:	bf08      	it	eq
 8000dc6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dca:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dce:	fabc f28c 	clz	r2, ip
 8000dd2:	3a08      	subs	r2, #8
 8000dd4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd8:	db10      	blt.n	8000dfc <__aeabi_l2f+0x5c>
 8000dda:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dde:	4463      	add	r3, ip
 8000de0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dec:	fa20 f202 	lsr.w	r2, r0, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	f020 0001 	biceq.w	r0, r0, #1
 8000dfa:	4770      	bx	lr
 8000dfc:	f102 0220 	add.w	r2, r2, #32
 8000e00:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e04:	f1c2 0220 	rsb	r2, r2, #32
 8000e08:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e0c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e10:	eb43 0002 	adc.w	r0, r3, r2
 8000e14:	bf08      	it	eq
 8000e16:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1a:	4770      	bx	lr

08000e1c <__aeabi_fmul>:
 8000e1c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e20:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e24:	bf1e      	ittt	ne
 8000e26:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2a:	ea92 0f0c 	teqne	r2, ip
 8000e2e:	ea93 0f0c 	teqne	r3, ip
 8000e32:	d06f      	beq.n	8000f14 <__aeabi_fmul+0xf8>
 8000e34:	441a      	add	r2, r3
 8000e36:	ea80 0c01 	eor.w	ip, r0, r1
 8000e3a:	0240      	lsls	r0, r0, #9
 8000e3c:	bf18      	it	ne
 8000e3e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e42:	d01e      	beq.n	8000e82 <__aeabi_fmul+0x66>
 8000e44:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e48:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e4c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e50:	fba0 3101 	umull	r3, r1, r0, r1
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e5c:	bf3e      	ittt	cc
 8000e5e:	0049      	lslcc	r1, r1, #1
 8000e60:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e64:	005b      	lslcc	r3, r3, #1
 8000e66:	ea40 0001 	orr.w	r0, r0, r1
 8000e6a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e6e:	2afd      	cmp	r2, #253	; 0xfd
 8000e70:	d81d      	bhi.n	8000eae <__aeabi_fmul+0x92>
 8000e72:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e76:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e7a:	bf08      	it	eq
 8000e7c:	f020 0001 	biceq.w	r0, r0, #1
 8000e80:	4770      	bx	lr
 8000e82:	f090 0f00 	teq	r0, #0
 8000e86:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e8a:	bf08      	it	eq
 8000e8c:	0249      	lsleq	r1, r1, #9
 8000e8e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e92:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e96:	3a7f      	subs	r2, #127	; 0x7f
 8000e98:	bfc2      	ittt	gt
 8000e9a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e9e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ea2:	4770      	bxgt	lr
 8000ea4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	3a01      	subs	r2, #1
 8000eae:	dc5d      	bgt.n	8000f6c <__aeabi_fmul+0x150>
 8000eb0:	f112 0f19 	cmn.w	r2, #25
 8000eb4:	bfdc      	itt	le
 8000eb6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000eba:	4770      	bxle	lr
 8000ebc:	f1c2 0200 	rsb	r2, r2, #0
 8000ec0:	0041      	lsls	r1, r0, #1
 8000ec2:	fa21 f102 	lsr.w	r1, r1, r2
 8000ec6:	f1c2 0220 	rsb	r2, r2, #32
 8000eca:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ece:	ea5f 0031 	movs.w	r0, r1, rrx
 8000ed2:	f140 0000 	adc.w	r0, r0, #0
 8000ed6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eda:	bf08      	it	eq
 8000edc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee0:	4770      	bx	lr
 8000ee2:	f092 0f00 	teq	r2, #0
 8000ee6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eea:	bf02      	ittt	eq
 8000eec:	0040      	lsleq	r0, r0, #1
 8000eee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ef2:	3a01      	subeq	r2, #1
 8000ef4:	d0f9      	beq.n	8000eea <__aeabi_fmul+0xce>
 8000ef6:	ea40 000c 	orr.w	r0, r0, ip
 8000efa:	f093 0f00 	teq	r3, #0
 8000efe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0049      	lsleq	r1, r1, #1
 8000f06:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f0a:	3b01      	subeq	r3, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fmul+0xe6>
 8000f0e:	ea41 010c 	orr.w	r1, r1, ip
 8000f12:	e78f      	b.n	8000e34 <__aeabi_fmul+0x18>
 8000f14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f18:	ea92 0f0c 	teq	r2, ip
 8000f1c:	bf18      	it	ne
 8000f1e:	ea93 0f0c 	teqne	r3, ip
 8000f22:	d00a      	beq.n	8000f3a <__aeabi_fmul+0x11e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1d8      	bne.n	8000ee2 <__aeabi_fmul+0xc6>
 8000f30:	ea80 0001 	eor.w	r0, r0, r1
 8000f34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f38:	4770      	bx	lr
 8000f3a:	f090 0f00 	teq	r0, #0
 8000f3e:	bf17      	itett	ne
 8000f40:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f44:	4608      	moveq	r0, r1
 8000f46:	f091 0f00 	teqne	r1, #0
 8000f4a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f4e:	d014      	beq.n	8000f7a <__aeabi_fmul+0x15e>
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	d101      	bne.n	8000f5a <__aeabi_fmul+0x13e>
 8000f56:	0242      	lsls	r2, r0, #9
 8000f58:	d10f      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f5a:	ea93 0f0c 	teq	r3, ip
 8000f5e:	d103      	bne.n	8000f68 <__aeabi_fmul+0x14c>
 8000f60:	024b      	lsls	r3, r1, #9
 8000f62:	bf18      	it	ne
 8000f64:	4608      	movne	r0, r1
 8000f66:	d108      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f68:	ea80 0001 	eor.w	r0, r0, r1
 8000f6c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f78:	4770      	bx	lr
 8000f7a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f7e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f82:	4770      	bx	lr

08000f84 <__aeabi_fdiv>:
 8000f84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f8c:	bf1e      	ittt	ne
 8000f8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f92:	ea92 0f0c 	teqne	r2, ip
 8000f96:	ea93 0f0c 	teqne	r3, ip
 8000f9a:	d069      	beq.n	8001070 <__aeabi_fdiv+0xec>
 8000f9c:	eba2 0203 	sub.w	r2, r2, r3
 8000fa0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fa4:	0249      	lsls	r1, r1, #9
 8000fa6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000faa:	d037      	beq.n	800101c <__aeabi_fdiv+0x98>
 8000fac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fb0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fb4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fb8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fbc:	428b      	cmp	r3, r1
 8000fbe:	bf38      	it	cc
 8000fc0:	005b      	lslcc	r3, r3, #1
 8000fc2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fc6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fca:	428b      	cmp	r3, r1
 8000fcc:	bf24      	itt	cs
 8000fce:	1a5b      	subcs	r3, r3, r1
 8000fd0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fd4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fd8:	bf24      	itt	cs
 8000fda:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fde:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fe2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fe6:	bf24      	itt	cs
 8000fe8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ff0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ff4:	bf24      	itt	cs
 8000ff6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ffa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	bf18      	it	ne
 8001002:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001006:	d1e0      	bne.n	8000fca <__aeabi_fdiv+0x46>
 8001008:	2afd      	cmp	r2, #253	; 0xfd
 800100a:	f63f af50 	bhi.w	8000eae <__aeabi_fmul+0x92>
 800100e:	428b      	cmp	r3, r1
 8001010:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001014:	bf08      	it	eq
 8001016:	f020 0001 	biceq.w	r0, r0, #1
 800101a:	4770      	bx	lr
 800101c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001020:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001024:	327f      	adds	r2, #127	; 0x7f
 8001026:	bfc2      	ittt	gt
 8001028:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800102c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001030:	4770      	bxgt	lr
 8001032:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	3a01      	subs	r2, #1
 800103c:	e737      	b.n	8000eae <__aeabi_fmul+0x92>
 800103e:	f092 0f00 	teq	r2, #0
 8001042:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001046:	bf02      	ittt	eq
 8001048:	0040      	lsleq	r0, r0, #1
 800104a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800104e:	3a01      	subeq	r2, #1
 8001050:	d0f9      	beq.n	8001046 <__aeabi_fdiv+0xc2>
 8001052:	ea40 000c 	orr.w	r0, r0, ip
 8001056:	f093 0f00 	teq	r3, #0
 800105a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800105e:	bf02      	ittt	eq
 8001060:	0049      	lsleq	r1, r1, #1
 8001062:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001066:	3b01      	subeq	r3, #1
 8001068:	d0f9      	beq.n	800105e <__aeabi_fdiv+0xda>
 800106a:	ea41 010c 	orr.w	r1, r1, ip
 800106e:	e795      	b.n	8000f9c <__aeabi_fdiv+0x18>
 8001070:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001074:	ea92 0f0c 	teq	r2, ip
 8001078:	d108      	bne.n	800108c <__aeabi_fdiv+0x108>
 800107a:	0242      	lsls	r2, r0, #9
 800107c:	f47f af7d 	bne.w	8000f7a <__aeabi_fmul+0x15e>
 8001080:	ea93 0f0c 	teq	r3, ip
 8001084:	f47f af70 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 8001088:	4608      	mov	r0, r1
 800108a:	e776      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800108c:	ea93 0f0c 	teq	r3, ip
 8001090:	d104      	bne.n	800109c <__aeabi_fdiv+0x118>
 8001092:	024b      	lsls	r3, r1, #9
 8001094:	f43f af4c 	beq.w	8000f30 <__aeabi_fmul+0x114>
 8001098:	4608      	mov	r0, r1
 800109a:	e76e      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800109c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010a0:	bf18      	it	ne
 80010a2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010a6:	d1ca      	bne.n	800103e <__aeabi_fdiv+0xba>
 80010a8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ac:	f47f af5c 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 80010b0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010b4:	f47f af3c 	bne.w	8000f30 <__aeabi_fmul+0x114>
 80010b8:	e75f      	b.n	8000f7a <__aeabi_fmul+0x15e>
 80010ba:	bf00      	nop

080010bc <__aeabi_uldivmod>:
 80010bc:	b953      	cbnz	r3, 80010d4 <__aeabi_uldivmod+0x18>
 80010be:	b94a      	cbnz	r2, 80010d4 <__aeabi_uldivmod+0x18>
 80010c0:	2900      	cmp	r1, #0
 80010c2:	bf08      	it	eq
 80010c4:	2800      	cmpeq	r0, #0
 80010c6:	bf1c      	itt	ne
 80010c8:	f04f 31ff 	movne.w	r1, #4294967295
 80010cc:	f04f 30ff 	movne.w	r0, #4294967295
 80010d0:	f000 b972 	b.w	80013b8 <__aeabi_idiv0>
 80010d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80010d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010dc:	f000 f806 	bl	80010ec <__udivmoddi4>
 80010e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010e8:	b004      	add	sp, #16
 80010ea:	4770      	bx	lr

080010ec <__udivmoddi4>:
 80010ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010f0:	9e08      	ldr	r6, [sp, #32]
 80010f2:	460d      	mov	r5, r1
 80010f4:	4604      	mov	r4, r0
 80010f6:	468e      	mov	lr, r1
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d14c      	bne.n	8001196 <__udivmoddi4+0xaa>
 80010fc:	428a      	cmp	r2, r1
 80010fe:	4694      	mov	ip, r2
 8001100:	d967      	bls.n	80011d2 <__udivmoddi4+0xe6>
 8001102:	fab2 f382 	clz	r3, r2
 8001106:	b153      	cbz	r3, 800111e <__udivmoddi4+0x32>
 8001108:	fa02 fc03 	lsl.w	ip, r2, r3
 800110c:	f1c3 0220 	rsb	r2, r3, #32
 8001110:	fa01 fe03 	lsl.w	lr, r1, r3
 8001114:	fa20 f202 	lsr.w	r2, r0, r2
 8001118:	ea42 0e0e 	orr.w	lr, r2, lr
 800111c:	409c      	lsls	r4, r3
 800111e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001122:	fbbe f1f7 	udiv	r1, lr, r7
 8001126:	fa1f f58c 	uxth.w	r5, ip
 800112a:	fb07 ee11 	mls	lr, r7, r1, lr
 800112e:	fb01 f005 	mul.w	r0, r1, r5
 8001132:	0c22      	lsrs	r2, r4, #16
 8001134:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8001138:	4290      	cmp	r0, r2
 800113a:	d90a      	bls.n	8001152 <__udivmoddi4+0x66>
 800113c:	eb1c 0202 	adds.w	r2, ip, r2
 8001140:	f101 3eff 	add.w	lr, r1, #4294967295
 8001144:	f080 8119 	bcs.w	800137a <__udivmoddi4+0x28e>
 8001148:	4290      	cmp	r0, r2
 800114a:	f240 8116 	bls.w	800137a <__udivmoddi4+0x28e>
 800114e:	3902      	subs	r1, #2
 8001150:	4462      	add	r2, ip
 8001152:	1a12      	subs	r2, r2, r0
 8001154:	fbb2 f0f7 	udiv	r0, r2, r7
 8001158:	fb07 2210 	mls	r2, r7, r0, r2
 800115c:	fb00 f505 	mul.w	r5, r0, r5
 8001160:	b2a4      	uxth	r4, r4
 8001162:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001166:	42a5      	cmp	r5, r4
 8001168:	d90a      	bls.n	8001180 <__udivmoddi4+0x94>
 800116a:	eb1c 0404 	adds.w	r4, ip, r4
 800116e:	f100 32ff 	add.w	r2, r0, #4294967295
 8001172:	f080 8104 	bcs.w	800137e <__udivmoddi4+0x292>
 8001176:	42a5      	cmp	r5, r4
 8001178:	f240 8101 	bls.w	800137e <__udivmoddi4+0x292>
 800117c:	4464      	add	r4, ip
 800117e:	3802      	subs	r0, #2
 8001180:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001184:	2100      	movs	r1, #0
 8001186:	1b64      	subs	r4, r4, r5
 8001188:	b11e      	cbz	r6, 8001192 <__udivmoddi4+0xa6>
 800118a:	40dc      	lsrs	r4, r3
 800118c:	2300      	movs	r3, #0
 800118e:	e9c6 4300 	strd	r4, r3, [r6]
 8001192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001196:	428b      	cmp	r3, r1
 8001198:	d908      	bls.n	80011ac <__udivmoddi4+0xc0>
 800119a:	2e00      	cmp	r6, #0
 800119c:	f000 80ea 	beq.w	8001374 <__udivmoddi4+0x288>
 80011a0:	2100      	movs	r1, #0
 80011a2:	e9c6 0500 	strd	r0, r5, [r6]
 80011a6:	4608      	mov	r0, r1
 80011a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011ac:	fab3 f183 	clz	r1, r3
 80011b0:	2900      	cmp	r1, #0
 80011b2:	d148      	bne.n	8001246 <__udivmoddi4+0x15a>
 80011b4:	42ab      	cmp	r3, r5
 80011b6:	d302      	bcc.n	80011be <__udivmoddi4+0xd2>
 80011b8:	4282      	cmp	r2, r0
 80011ba:	f200 80f8 	bhi.w	80013ae <__udivmoddi4+0x2c2>
 80011be:	1a84      	subs	r4, r0, r2
 80011c0:	eb65 0203 	sbc.w	r2, r5, r3
 80011c4:	2001      	movs	r0, #1
 80011c6:	4696      	mov	lr, r2
 80011c8:	2e00      	cmp	r6, #0
 80011ca:	d0e2      	beq.n	8001192 <__udivmoddi4+0xa6>
 80011cc:	e9c6 4e00 	strd	r4, lr, [r6]
 80011d0:	e7df      	b.n	8001192 <__udivmoddi4+0xa6>
 80011d2:	b902      	cbnz	r2, 80011d6 <__udivmoddi4+0xea>
 80011d4:	deff      	udf	#255	; 0xff
 80011d6:	fab2 f382 	clz	r3, r2
 80011da:	2b00      	cmp	r3, #0
 80011dc:	f040 808e 	bne.w	80012fc <__udivmoddi4+0x210>
 80011e0:	1a88      	subs	r0, r1, r2
 80011e2:	2101      	movs	r1, #1
 80011e4:	0c17      	lsrs	r7, r2, #16
 80011e6:	fa1f fe82 	uxth.w	lr, r2
 80011ea:	fbb0 f5f7 	udiv	r5, r0, r7
 80011ee:	fb07 0015 	mls	r0, r7, r5, r0
 80011f2:	0c22      	lsrs	r2, r4, #16
 80011f4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80011f8:	fb0e f005 	mul.w	r0, lr, r5
 80011fc:	4290      	cmp	r0, r2
 80011fe:	d908      	bls.n	8001212 <__udivmoddi4+0x126>
 8001200:	eb1c 0202 	adds.w	r2, ip, r2
 8001204:	f105 38ff 	add.w	r8, r5, #4294967295
 8001208:	d202      	bcs.n	8001210 <__udivmoddi4+0x124>
 800120a:	4290      	cmp	r0, r2
 800120c:	f200 80cc 	bhi.w	80013a8 <__udivmoddi4+0x2bc>
 8001210:	4645      	mov	r5, r8
 8001212:	1a12      	subs	r2, r2, r0
 8001214:	fbb2 f0f7 	udiv	r0, r2, r7
 8001218:	fb07 2210 	mls	r2, r7, r0, r2
 800121c:	fb0e fe00 	mul.w	lr, lr, r0
 8001220:	b2a4      	uxth	r4, r4
 8001222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001226:	45a6      	cmp	lr, r4
 8001228:	d908      	bls.n	800123c <__udivmoddi4+0x150>
 800122a:	eb1c 0404 	adds.w	r4, ip, r4
 800122e:	f100 32ff 	add.w	r2, r0, #4294967295
 8001232:	d202      	bcs.n	800123a <__udivmoddi4+0x14e>
 8001234:	45a6      	cmp	lr, r4
 8001236:	f200 80b4 	bhi.w	80013a2 <__udivmoddi4+0x2b6>
 800123a:	4610      	mov	r0, r2
 800123c:	eba4 040e 	sub.w	r4, r4, lr
 8001240:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8001244:	e7a0      	b.n	8001188 <__udivmoddi4+0x9c>
 8001246:	f1c1 0720 	rsb	r7, r1, #32
 800124a:	408b      	lsls	r3, r1
 800124c:	fa22 fc07 	lsr.w	ip, r2, r7
 8001250:	ea4c 0c03 	orr.w	ip, ip, r3
 8001254:	fa25 fa07 	lsr.w	sl, r5, r7
 8001258:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800125c:	fbba f8f9 	udiv	r8, sl, r9
 8001260:	408d      	lsls	r5, r1
 8001262:	fa20 f307 	lsr.w	r3, r0, r7
 8001266:	fb09 aa18 	mls	sl, r9, r8, sl
 800126a:	fa1f fe8c 	uxth.w	lr, ip
 800126e:	432b      	orrs	r3, r5
 8001270:	fa00 f501 	lsl.w	r5, r0, r1
 8001274:	fb08 f00e 	mul.w	r0, r8, lr
 8001278:	0c1c      	lsrs	r4, r3, #16
 800127a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800127e:	42a0      	cmp	r0, r4
 8001280:	fa02 f201 	lsl.w	r2, r2, r1
 8001284:	d90b      	bls.n	800129e <__udivmoddi4+0x1b2>
 8001286:	eb1c 0404 	adds.w	r4, ip, r4
 800128a:	f108 3aff 	add.w	sl, r8, #4294967295
 800128e:	f080 8086 	bcs.w	800139e <__udivmoddi4+0x2b2>
 8001292:	42a0      	cmp	r0, r4
 8001294:	f240 8083 	bls.w	800139e <__udivmoddi4+0x2b2>
 8001298:	f1a8 0802 	sub.w	r8, r8, #2
 800129c:	4464      	add	r4, ip
 800129e:	1a24      	subs	r4, r4, r0
 80012a0:	b298      	uxth	r0, r3
 80012a2:	fbb4 f3f9 	udiv	r3, r4, r9
 80012a6:	fb09 4413 	mls	r4, r9, r3, r4
 80012aa:	fb03 fe0e 	mul.w	lr, r3, lr
 80012ae:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80012b2:	45a6      	cmp	lr, r4
 80012b4:	d908      	bls.n	80012c8 <__udivmoddi4+0x1dc>
 80012b6:	eb1c 0404 	adds.w	r4, ip, r4
 80012ba:	f103 30ff 	add.w	r0, r3, #4294967295
 80012be:	d26a      	bcs.n	8001396 <__udivmoddi4+0x2aa>
 80012c0:	45a6      	cmp	lr, r4
 80012c2:	d968      	bls.n	8001396 <__udivmoddi4+0x2aa>
 80012c4:	3b02      	subs	r3, #2
 80012c6:	4464      	add	r4, ip
 80012c8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80012cc:	fba0 9302 	umull	r9, r3, r0, r2
 80012d0:	eba4 040e 	sub.w	r4, r4, lr
 80012d4:	429c      	cmp	r4, r3
 80012d6:	46c8      	mov	r8, r9
 80012d8:	469e      	mov	lr, r3
 80012da:	d354      	bcc.n	8001386 <__udivmoddi4+0x29a>
 80012dc:	d051      	beq.n	8001382 <__udivmoddi4+0x296>
 80012de:	2e00      	cmp	r6, #0
 80012e0:	d067      	beq.n	80013b2 <__udivmoddi4+0x2c6>
 80012e2:	ebb5 0308 	subs.w	r3, r5, r8
 80012e6:	eb64 040e 	sbc.w	r4, r4, lr
 80012ea:	40cb      	lsrs	r3, r1
 80012ec:	fa04 f707 	lsl.w	r7, r4, r7
 80012f0:	431f      	orrs	r7, r3
 80012f2:	40cc      	lsrs	r4, r1
 80012f4:	e9c6 7400 	strd	r7, r4, [r6]
 80012f8:	2100      	movs	r1, #0
 80012fa:	e74a      	b.n	8001192 <__udivmoddi4+0xa6>
 80012fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8001300:	f1c3 0020 	rsb	r0, r3, #32
 8001304:	40c1      	lsrs	r1, r0
 8001306:	409d      	lsls	r5, r3
 8001308:	fa24 f000 	lsr.w	r0, r4, r0
 800130c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001310:	4328      	orrs	r0, r5
 8001312:	fbb1 f5f7 	udiv	r5, r1, r7
 8001316:	fb07 1115 	mls	r1, r7, r5, r1
 800131a:	fa1f fe8c 	uxth.w	lr, ip
 800131e:	0c02      	lsrs	r2, r0, #16
 8001320:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001324:	fb05 f10e 	mul.w	r1, r5, lr
 8001328:	4291      	cmp	r1, r2
 800132a:	fa04 f403 	lsl.w	r4, r4, r3
 800132e:	d908      	bls.n	8001342 <__udivmoddi4+0x256>
 8001330:	eb1c 0202 	adds.w	r2, ip, r2
 8001334:	f105 38ff 	add.w	r8, r5, #4294967295
 8001338:	d22f      	bcs.n	800139a <__udivmoddi4+0x2ae>
 800133a:	4291      	cmp	r1, r2
 800133c:	d92d      	bls.n	800139a <__udivmoddi4+0x2ae>
 800133e:	3d02      	subs	r5, #2
 8001340:	4462      	add	r2, ip
 8001342:	1a52      	subs	r2, r2, r1
 8001344:	fbb2 f1f7 	udiv	r1, r2, r7
 8001348:	fb07 2211 	mls	r2, r7, r1, r2
 800134c:	b280      	uxth	r0, r0
 800134e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8001352:	fb01 f20e 	mul.w	r2, r1, lr
 8001356:	4282      	cmp	r2, r0
 8001358:	d908      	bls.n	800136c <__udivmoddi4+0x280>
 800135a:	eb1c 0000 	adds.w	r0, ip, r0
 800135e:	f101 38ff 	add.w	r8, r1, #4294967295
 8001362:	d216      	bcs.n	8001392 <__udivmoddi4+0x2a6>
 8001364:	4282      	cmp	r2, r0
 8001366:	d914      	bls.n	8001392 <__udivmoddi4+0x2a6>
 8001368:	3902      	subs	r1, #2
 800136a:	4460      	add	r0, ip
 800136c:	1a80      	subs	r0, r0, r2
 800136e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8001372:	e73a      	b.n	80011ea <__udivmoddi4+0xfe>
 8001374:	4631      	mov	r1, r6
 8001376:	4630      	mov	r0, r6
 8001378:	e70b      	b.n	8001192 <__udivmoddi4+0xa6>
 800137a:	4671      	mov	r1, lr
 800137c:	e6e9      	b.n	8001152 <__udivmoddi4+0x66>
 800137e:	4610      	mov	r0, r2
 8001380:	e6fe      	b.n	8001180 <__udivmoddi4+0x94>
 8001382:	454d      	cmp	r5, r9
 8001384:	d2ab      	bcs.n	80012de <__udivmoddi4+0x1f2>
 8001386:	ebb9 0802 	subs.w	r8, r9, r2
 800138a:	eb63 0e0c 	sbc.w	lr, r3, ip
 800138e:	3801      	subs	r0, #1
 8001390:	e7a5      	b.n	80012de <__udivmoddi4+0x1f2>
 8001392:	4641      	mov	r1, r8
 8001394:	e7ea      	b.n	800136c <__udivmoddi4+0x280>
 8001396:	4603      	mov	r3, r0
 8001398:	e796      	b.n	80012c8 <__udivmoddi4+0x1dc>
 800139a:	4645      	mov	r5, r8
 800139c:	e7d1      	b.n	8001342 <__udivmoddi4+0x256>
 800139e:	46d0      	mov	r8, sl
 80013a0:	e77d      	b.n	800129e <__udivmoddi4+0x1b2>
 80013a2:	4464      	add	r4, ip
 80013a4:	3802      	subs	r0, #2
 80013a6:	e749      	b.n	800123c <__udivmoddi4+0x150>
 80013a8:	3d02      	subs	r5, #2
 80013aa:	4462      	add	r2, ip
 80013ac:	e731      	b.n	8001212 <__udivmoddi4+0x126>
 80013ae:	4608      	mov	r0, r1
 80013b0:	e70a      	b.n	80011c8 <__udivmoddi4+0xdc>
 80013b2:	4631      	mov	r1, r6
 80013b4:	e6ed      	b.n	8001192 <__udivmoddi4+0xa6>
 80013b6:	bf00      	nop

080013b8 <__aeabi_idiv0>:
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop

080013bc <LTC_PEC15_Calc>:
		0xba39, 0xb10b, 0x7492, 0x5368, 0x96f1, 0x9dc3, 0x585a, 0x8ba7, 0x4e3e,
		0x450c, 0x8095 };

uint16_t LTC_PEC15_Calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
		uint8_t *data //Array of data that will be used to calculate a PEC
		) {
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	6039      	str	r1, [r7, #0]
 80013c6:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16;	//Initialize the PEC to 0x10000
 80013c8:	2310      	movs	r3, #16
 80013ca:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 80013cc:	2300      	movs	r3, #0
 80013ce:	737b      	strb	r3, [r7, #13]
 80013d0:	e018      	b.n	8001404 <LTC_PEC15_Calc+0x48>
			{
		addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 80013d2:	89fb      	ldrh	r3, [r7, #14]
 80013d4:	09db      	lsrs	r3, r3, #7
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	7b7b      	ldrb	r3, [r7, #13]
 80013da:	6839      	ldr	r1, [r7, #0]
 80013dc:	440b      	add	r3, r1
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	4053      	eors	r3, r2
 80013e4:	b29b      	uxth	r3, r3
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc15Table[addr];
 80013ea:	89fb      	ldrh	r3, [r7, #14]
 80013ec:	021b      	lsls	r3, r3, #8
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	897b      	ldrh	r3, [r7, #10]
 80013f2:	490a      	ldr	r1, [pc, #40]	; (800141c <LTC_PEC15_Calc+0x60>)
 80013f4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	4053      	eors	r3, r2
 80013fc:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 80013fe:	7b7b      	ldrb	r3, [r7, #13]
 8001400:	3301      	adds	r3, #1
 8001402:	737b      	strb	r3, [r7, #13]
 8001404:	7b7a      	ldrb	r2, [r7, #13]
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	429a      	cmp	r2, r3
 800140a:	d3e2      	bcc.n	80013d2 <LTC_PEC15_Calc+0x16>
	}

	return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 800140c:	89fb      	ldrh	r3, [r7, #14]
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	b29b      	uxth	r3, r3
}
 8001412:	4618      	mov	r0, r3
 8001414:	3714      	adds	r7, #20
 8001416:	46bd      	mov	sp, r7
 8001418:	bc80      	pop	{r7}
 800141a:	4770      	bx	lr
 800141c:	0800cbe8 	.word	0x0800cbe8

08001420 <LTC_Set_Num_Devices>:

/* Set number of LTC6813/slave devices */
void LTC_Set_Num_Devices(uint8_t num) {
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
	if (num)
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d002      	beq.n	8001436 <LTC_Set_Num_Devices+0x16>
		num_devices = num; //Non-zero
 8001430:	4a03      	ldr	r2, [pc, #12]	; (8001440 <LTC_Set_Num_Devices+0x20>)
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	7013      	strb	r3, [r2, #0]
}
 8001436:	bf00      	nop
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr
 8001440:	20000360 	.word	0x20000360

08001444 <LTC_Get_Num_Devices>:

/* Get number of LTC6813/slave devices */
uint8_t LTC_Get_Num_Devices(void) {
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
	return num_devices;
 8001448:	4b02      	ldr	r3, [pc, #8]	; (8001454 <LTC_Get_Num_Devices+0x10>)
 800144a:	781b      	ldrb	r3, [r3, #0]
}
 800144c:	4618      	mov	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr
 8001454:	20000360 	.word	0x20000360

08001458 <LTC_Set_Num_Series_Groups>:

/* Set number of series groups per LTC6813/slave */
void LTC_Set_Num_Series_Groups(uint8_t num) {
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
	if (num && (num <= 18))
 8001462:	79fb      	ldrb	r3, [r7, #7]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d005      	beq.n	8001474 <LTC_Set_Num_Series_Groups+0x1c>
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	2b12      	cmp	r3, #18
 800146c:	d802      	bhi.n	8001474 <LTC_Set_Num_Series_Groups+0x1c>
		num_series_groups = num; //Non-zero and 18 or less
 800146e:	4a04      	ldr	r2, [pc, #16]	; (8001480 <LTC_Set_Num_Series_Groups+0x28>)
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	7013      	strb	r3, [r2, #0]
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	bc80      	pop	{r7}
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	20000361 	.word	0x20000361

08001484 <LTC_Wakeup_Idle>:
uint8_t LTC_Get_Num_Series_Groups(void) {
	return num_series_groups;
}

/* Wake LTC up from IDLE state into READY state */
LTC_SPI_StatusTypeDef LTC_Wakeup_Idle(void) {
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 800148a:	2300      	movs	r3, #0
 800148c:	73fb      	strb	r3, [r7, #15]
	LTC_SPI_StatusTypeDef hal_ret;
	uint8_t hex_ff = 0xFF;
 800148e:	23ff      	movs	r3, #255	; 0xff
 8001490:	71bb      	strb	r3, [r7, #6]

	LTC_nCS_Low(); //Pull CS low
 8001492:	f000 ff5b 	bl	800234c <LTC_nCS_Low>

	for (int i = 0; i < num_devices; i++) {
 8001496:	2300      	movs	r3, #0
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	e019      	b.n	80014d0 <LTC_Wakeup_Idle+0x4c>
		hal_ret = HAL_SPI_Transmit(&hspi1, &hex_ff, 1, 100); //Send byte 0xFF to wake LTC up
 800149c:	1db9      	adds	r1, r7, #6
 800149e:	2364      	movs	r3, #100	; 0x64
 80014a0:	2201      	movs	r2, #1
 80014a2:	4812      	ldr	r0, [pc, #72]	; (80014ec <LTC_Wakeup_Idle+0x68>)
 80014a4:	f004 f938 	bl	8005718 <HAL_SPI_Transmit>
 80014a8:	4603      	mov	r3, r0
 80014aa:	71fb      	strb	r3, [r7, #7]
		if (hal_ret) { //Non-zero means error
 80014ac:	79fb      	ldrb	r3, [r7, #7]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d00b      	beq.n	80014ca <LTC_Wakeup_Idle+0x46>
			//Shift 1 by returned HAL_StatusTypeDef value to get LTC_SPI_StatusTypeDef equivalent
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); //TX error
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	2200      	movs	r2, #0
 80014b6:	4413      	add	r3, r2
 80014b8:	2201      	movs	r2, #1
 80014ba:	fa02 f303 	lsl.w	r3, r2, r3
 80014be:	b25a      	sxtb	r2, r3
 80014c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	b25b      	sxtb	r3, r3
 80014c8:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < num_devices; i++) {
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	3301      	adds	r3, #1
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	4b07      	ldr	r3, [pc, #28]	; (80014f0 <LTC_Wakeup_Idle+0x6c>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	4293      	cmp	r3, r2
 80014da:	dbdf      	blt.n	800149c <LTC_Wakeup_Idle+0x18>
		}
	}

	LTC_nCS_High(); //Pull CS high
 80014dc:	f000 ff2a 	bl	8002334 <LTC_nCS_High>

	return ret;
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3710      	adds	r7, #16
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000420 	.word	0x20000420
 80014f0:	20000360 	.word	0x20000360

080014f4 <getActualTemps>:
	}

	return ret;
}

void getActualTemps(float *actual_temp, uint16_t *read_temp) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
	static float scalar;
	static float steinhart;

	for (uint8_t i = 0; i < 12; i++) {
 80014fe:	2300      	movs	r3, #0
 8001500:	73fb      	strb	r3, [r7, #15]
 8001502:	e071      	b.n	80015e8 <getActualTemps+0xf4>
		scalar = 30000.0f / (float) (read_temp[i]) - 1.0f;
 8001504:	7bfb      	ldrb	r3, [r7, #15]
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	4413      	add	r3, r2
 800150c:	881b      	ldrh	r3, [r3, #0]
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff fc2c 	bl	8000d6c <__aeabi_ui2f>
 8001514:	4603      	mov	r3, r0
 8001516:	4619      	mov	r1, r3
 8001518:	4837      	ldr	r0, [pc, #220]	; (80015f8 <getActualTemps+0x104>)
 800151a:	f7ff fd33 	bl	8000f84 <__aeabi_fdiv>
 800151e:	4603      	mov	r3, r0
 8001520:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fb6f 	bl	8000c08 <__aeabi_fsub>
 800152a:	4603      	mov	r3, r0
 800152c:	461a      	mov	r2, r3
 800152e:	4b33      	ldr	r3, [pc, #204]	; (80015fc <getActualTemps+0x108>)
 8001530:	601a      	str	r2, [r3, #0]
		scalar = (float) ntcSeriesResistance / scalar;
 8001532:	4b32      	ldr	r3, [pc, #200]	; (80015fc <getActualTemps+0x108>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4619      	mov	r1, r3
 8001538:	4831      	ldr	r0, [pc, #196]	; (8001600 <getActualTemps+0x10c>)
 800153a:	f7ff fd23 	bl	8000f84 <__aeabi_fdiv>
 800153e:	4603      	mov	r3, r0
 8001540:	461a      	mov	r2, r3
 8001542:	4b2e      	ldr	r3, [pc, #184]	; (80015fc <getActualTemps+0x108>)
 8001544:	601a      	str	r2, [r3, #0]
		steinhart = scalar / (float) ntcNominal;               // (R/Ro)
 8001546:	4b2d      	ldr	r3, [pc, #180]	; (80015fc <getActualTemps+0x108>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	492d      	ldr	r1, [pc, #180]	; (8001600 <getActualTemps+0x10c>)
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff fd19 	bl	8000f84 <__aeabi_fdiv>
 8001552:	4603      	mov	r3, r0
 8001554:	461a      	mov	r2, r3
 8001556:	4b2b      	ldr	r3, [pc, #172]	; (8001604 <getActualTemps+0x110>)
 8001558:	601a      	str	r2, [r3, #0]
		steinhart = log(steinhart);                           // ln(R/Ro)
 800155a:	4b2a      	ldr	r3, [pc, #168]	; (8001604 <getActualTemps+0x110>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f7fe ffce 	bl	8000500 <__aeabi_f2d>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	4610      	mov	r0, r2
 800156a:	4619      	mov	r1, r3
 800156c:	f00b f918 	bl	800c7a0 <log>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4610      	mov	r0, r2
 8001576:	4619      	mov	r1, r3
 8001578:	f7ff faf2 	bl	8000b60 <__aeabi_d2f>
 800157c:	4603      	mov	r3, r0
 800157e:	4a21      	ldr	r2, [pc, #132]	; (8001604 <getActualTemps+0x110>)
 8001580:	6013      	str	r3, [r2, #0]
		steinhart /= (float) ntcBetaFactor;                    // 1/B * ln(R/Ro)
 8001582:	4b20      	ldr	r3, [pc, #128]	; (8001604 <getActualTemps+0x110>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4920      	ldr	r1, [pc, #128]	; (8001608 <getActualTemps+0x114>)
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fcfb 	bl	8000f84 <__aeabi_fdiv>
 800158e:	4603      	mov	r3, r0
 8001590:	461a      	mov	r2, r3
 8001592:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <getActualTemps+0x110>)
 8001594:	601a      	str	r2, [r3, #0]
		steinhart += 1.0f / ((float) ntcNominalTemp + 273.15f);      // + (1/To)
 8001596:	4b1b      	ldr	r3, [pc, #108]	; (8001604 <getActualTemps+0x110>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	491c      	ldr	r1, [pc, #112]	; (800160c <getActualTemps+0x118>)
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff fb35 	bl	8000c0c <__addsf3>
 80015a2:	4603      	mov	r3, r0
 80015a4:	461a      	mov	r2, r3
 80015a6:	4b17      	ldr	r3, [pc, #92]	; (8001604 <getActualTemps+0x110>)
 80015a8:	601a      	str	r2, [r3, #0]
		steinhart = 1.0f / steinhart;                         // Invert
 80015aa:	4b16      	ldr	r3, [pc, #88]	; (8001604 <getActualTemps+0x110>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4619      	mov	r1, r3
 80015b0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80015b4:	f7ff fce6 	bl	8000f84 <__aeabi_fdiv>
 80015b8:	4603      	mov	r3, r0
 80015ba:	461a      	mov	r2, r3
 80015bc:	4b11      	ldr	r3, [pc, #68]	; (8001604 <getActualTemps+0x110>)
 80015be:	601a      	str	r2, [r3, #0]
		steinhart -= 273.15f;    // convert to degree
 80015c0:	4b10      	ldr	r3, [pc, #64]	; (8001604 <getActualTemps+0x110>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4912      	ldr	r1, [pc, #72]	; (8001610 <getActualTemps+0x11c>)
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff fb1e 	bl	8000c08 <__aeabi_fsub>
 80015cc:	4603      	mov	r3, r0
 80015ce:	461a      	mov	r2, r3
 80015d0:	4b0c      	ldr	r3, [pc, #48]	; (8001604 <getActualTemps+0x110>)
 80015d2:	601a      	str	r2, [r3, #0]

		actual_temp[i] = steinhart;
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	4413      	add	r3, r2
 80015dc:	4a09      	ldr	r2, [pc, #36]	; (8001604 <getActualTemps+0x110>)
 80015de:	6812      	ldr	r2, [r2, #0]
 80015e0:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < 12; i++) {
 80015e2:	7bfb      	ldrb	r3, [r7, #15]
 80015e4:	3301      	adds	r3, #1
 80015e6:	73fb      	strb	r3, [r7, #15]
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
 80015ea:	2b0b      	cmp	r3, #11
 80015ec:	d98a      	bls.n	8001504 <getActualTemps+0x10>
	}
}
 80015ee:	bf00      	nop
 80015f0:	bf00      	nop
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	46ea6000 	.word	0x46ea6000
 80015fc:	20000364 	.word	0x20000364
 8001600:	47c35000 	.word	0x47c35000
 8001604:	20000368 	.word	0x20000368
 8001608:	4584d000 	.word	0x4584d000
 800160c:	3b5bcf0f 	.word	0x3b5bcf0f
 8001610:	43889333 	.word	0x43889333

08001614 <LTC_ReadRawCellTemps>:

LTC_SPI_StatusTypeDef LTC_ReadRawCellTemps(uint16_t *read_auxiliary) {
 8001614:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001618:	b089      	sub	sp, #36	; 0x24
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
 800161e:	466b      	mov	r3, sp
 8001620:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 8001622:	2300      	movs	r3, #0
 8001624:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = LTC_Get_Num_Devices() * REG_LEN;
 8001626:	f7ff ff0d 	bl	8001444 <LTC_Get_Num_Devices>
 800162a:	4603      	mov	r3, r0
 800162c:	461a      	mov	r2, r3
 800162e:	2308      	movs	r3, #8
 8001630:	fb02 f303 	mul.w	r3, r2, r3
 8001634:	773b      	strb	r3, [r7, #28]
	uint8_t read_auxiliary_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 8001636:	7f3b      	ldrb	r3, [r7, #28]
 8001638:	3b01      	subs	r3, #1
 800163a:	61bb      	str	r3, [r7, #24]
 800163c:	7f3b      	ldrb	r3, [r7, #28]
 800163e:	2200      	movs	r2, #0
 8001640:	4698      	mov	r8, r3
 8001642:	4691      	mov	r9, r2
 8001644:	f04f 0200 	mov.w	r2, #0
 8001648:	f04f 0300 	mov.w	r3, #0
 800164c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001650:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001654:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001658:	7f3b      	ldrb	r3, [r7, #28]
 800165a:	2200      	movs	r2, #0
 800165c:	461c      	mov	r4, r3
 800165e:	4615      	mov	r5, r2
 8001660:	f04f 0200 	mov.w	r2, #0
 8001664:	f04f 0300 	mov.w	r3, #0
 8001668:	00eb      	lsls	r3, r5, #3
 800166a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800166e:	00e2      	lsls	r2, r4, #3
 8001670:	7f3b      	ldrb	r3, [r7, #28]
 8001672:	3307      	adds	r3, #7
 8001674:	08db      	lsrs	r3, r3, #3
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	ebad 0d03 	sub.w	sp, sp, r3
 800167c:	466b      	mov	r3, sp
 800167e:	3300      	adds	r3, #0
 8001680:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	77bb      	strb	r3, [r7, #30]
 8001686:	e081      	b.n	800178c <LTC_ReadRawCellTemps+0x178>
			i < (num_aux_series_groups / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_AUXREG[i] >> 8)); //RDCV Register
 8001688:	7fbb      	ldrb	r3, [r7, #30]
 800168a:	4a48      	ldr	r2, [pc, #288]	; (80017ac <LTC_ReadRawCellTemps+0x198>)
 800168c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001690:	0a1b      	lsrs	r3, r3, #8
 8001692:	b29b      	uxth	r3, r3
 8001694:	b2db      	uxtb	r3, r3
 8001696:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_AUXREG[i])); //RDCV Register
 8001698:	7fbb      	ldrb	r3, [r7, #30]
 800169a:	4a44      	ldr	r2, [pc, #272]	; (80017ac <LTC_ReadRawCellTemps+0x198>)
 800169c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_PEC15_Calc(2, cmd);
 80016a4:	f107 0308 	add.w	r3, r7, #8
 80016a8:	4619      	mov	r1, r3
 80016aa:	2002      	movs	r0, #2
 80016ac:	f7ff fe86 	bl	80013bc <LTC_PEC15_Calc>
 80016b0:	4603      	mov	r3, r0
 80016b2:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 80016b4:	8a7b      	ldrh	r3, [r7, #18]
 80016b6:	0a1b      	lsrs	r3, r3, #8
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 80016be:	8a7b      	ldrh	r3, [r7, #18]
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	72fb      	strb	r3, [r7, #11]

		ret |= LTC_Wakeup_Idle(); //Wake LTC up
 80016c4:	f7ff fede 	bl	8001484 <LTC_Wakeup_Idle>
 80016c8:	4603      	mov	r3, r0
 80016ca:	461a      	mov	r2, r3
 80016cc:	7ffb      	ldrb	r3, [r7, #31]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	77fb      	strb	r3, [r7, #31]

		LTC_nCS_Low(); //Pull CS low
 80016d2:	f000 fe3b 	bl	800234c <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 80016d6:	f107 0108 	add.w	r1, r7, #8
 80016da:	2364      	movs	r3, #100	; 0x64
 80016dc:	2204      	movs	r2, #4
 80016de:	4834      	ldr	r0, [pc, #208]	; (80017b0 <LTC_ReadRawCellTemps+0x19c>)
 80016e0:	f004 f81a 	bl	8005718 <HAL_SPI_Transmit>
 80016e4:	4603      	mov	r3, r0
 80016e6:	747b      	strb	r3, [r7, #17]
		if (hal_ret) { //Non-zero means error
 80016e8:	7c7b      	ldrb	r3, [r7, #17]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d00b      	beq.n	8001706 <LTC_ReadRawCellTemps+0xf2>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); //TX error
 80016ee:	7c7b      	ldrb	r3, [r7, #17]
 80016f0:	2200      	movs	r2, #0
 80016f2:	4413      	add	r3, r2
 80016f4:	2201      	movs	r2, #1
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	b25a      	sxtb	r2, r3
 80016fc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001700:	4313      	orrs	r3, r2
 8001702:	b25b      	sxtb	r3, r3
 8001704:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive(&hspi1, (uint8_t*) read_auxiliary_reg,
 8001706:	7f3b      	ldrb	r3, [r7, #28]
 8001708:	b29a      	uxth	r2, r3
 800170a:	2364      	movs	r3, #100	; 0x64
 800170c:	6979      	ldr	r1, [r7, #20]
 800170e:	4828      	ldr	r0, [pc, #160]	; (80017b0 <LTC_ReadRawCellTemps+0x19c>)
 8001710:	f004 f945 	bl	800599e <HAL_SPI_Receive>
 8001714:	4603      	mov	r3, r0
 8001716:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG, 100);
		if (hal_ret) { //Non-zero means error
 8001718:	7c7b      	ldrb	r3, [r7, #17]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d00b      	beq.n	8001736 <LTC_ReadRawCellTemps+0x122>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); //RX error
 800171e:	7c7b      	ldrb	r3, [r7, #17]
 8001720:	2204      	movs	r2, #4
 8001722:	4413      	add	r3, r2
 8001724:	2201      	movs	r2, #1
 8001726:	fa02 f303 	lsl.w	r3, r2, r3
 800172a:	b25a      	sxtb	r2, r3
 800172c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001730:	4313      	orrs	r3, r2
 8001732:	b25b      	sxtb	r3, r3
 8001734:	77fb      	strb	r3, [r7, #31]
		}

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 8001736:	2300      	movs	r3, #0
 8001738:	777b      	strb	r3, [r7, #29]
 800173a:	e01b      	b.n	8001774 <LTC_ReadRawCellTemps+0x160>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_auxiliary_reg[dev_idx * REG_LEN];
 800173c:	7f7b      	ldrb	r3, [r7, #29]
 800173e:	2208      	movs	r2, #8
 8001740:	fb02 f303 	mul.w	r3, r2, r3
 8001744:	697a      	ldr	r2, [r7, #20]
 8001746:	4413      	add	r3, r2
 8001748:	60fb      	str	r3, [r7, #12]

			memcpy(
					&read_auxiliary[dev_idx * num_aux_series_groups
 800174a:	7f7b      	ldrb	r3, [r7, #29]
 800174c:	2206      	movs	r2, #6
 800174e:	fb03 f202 	mul.w	r2, r3, r2
							+ i * LTC_SERIES_GROUPS_PER_RDAUX], data_ptr,
 8001752:	7fbb      	ldrb	r3, [r7, #30]
 8001754:	2103      	movs	r1, #3
 8001756:	fb01 f303 	mul.w	r3, r1, r3
 800175a:	4413      	add	r3, r2
					&read_auxiliary[dev_idx * num_aux_series_groups
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	4413      	add	r3, r2
					REG_LEN - 2);
 8001762:	2208      	movs	r2, #8
 8001764:	3a02      	subs	r2, #2
			memcpy(
 8001766:	68f9      	ldr	r1, [r7, #12]
 8001768:	4618      	mov	r0, r3
 800176a:	f008 ffbc 	bl	800a6e6 <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 800176e:	7f7b      	ldrb	r3, [r7, #29]
 8001770:	3301      	adds	r3, #1
 8001772:	777b      	strb	r3, [r7, #29]
 8001774:	f7ff fe66 	bl	8001444 <LTC_Get_Num_Devices>
 8001778:	4603      	mov	r3, r0
 800177a:	461a      	mov	r2, r3
 800177c:	7f7b      	ldrb	r3, [r7, #29]
 800177e:	4293      	cmp	r3, r2
 8001780:	d3dc      	bcc.n	800173c <LTC_ReadRawCellTemps+0x128>
		}

		LTC_nCS_High(); //Pull CS high
 8001782:	f000 fdd7 	bl	8002334 <LTC_nCS_High>
			i < (num_aux_series_groups / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
 8001786:	7fbb      	ldrb	r3, [r7, #30]
 8001788:	3301      	adds	r3, #1
 800178a:	77bb      	strb	r3, [r7, #30]
 800178c:	2206      	movs	r2, #6
 800178e:	2303      	movs	r3, #3
 8001790:	fbb2 f3f3 	udiv	r3, r2, r3
 8001794:	b2db      	uxtb	r3, r3
 8001796:	7fba      	ldrb	r2, [r7, #30]
 8001798:	429a      	cmp	r2, r3
 800179a:	f4ff af75 	bcc.w	8001688 <LTC_ReadRawCellTemps+0x74>
	}

	return ret;
 800179e:	7ffb      	ldrb	r3, [r7, #31]
 80017a0:	46b5      	mov	sp, r6
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3724      	adds	r7, #36	; 0x24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80017ac:	0800cbe4 	.word	0x0800cbe4
 80017b0:	20000420 	.word	0x20000420

080017b4 <LTC_ADAX>:
	LTC_nCS_High();
}

void LTC_ADAX(uint8_t MD, //ADC Mode
		uint8_t CHG //GPIO Channels to be measured)
		) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	460a      	mov	r2, r1
 80017be:	71fb      	strb	r3, [r7, #7]
 80017c0:	4613      	mov	r3, r2
 80017c2:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	105b      	asrs	r3, r3, #1
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	f003 0301 	and.w	r3, r3, #1
 80017ce:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
 80017d2:	3304      	adds	r3, #4
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	01db      	lsls	r3, r3, #7
 80017dc:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG;
 80017de:	7bfa      	ldrb	r2, [r7, #15]
 80017e0:	79bb      	ldrb	r3, [r7, #6]
 80017e2:	4413      	add	r3, r2
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	3360      	adds	r3, #96	; 0x60
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 80017ec:	f107 0308 	add.w	r3, r7, #8
 80017f0:	4619      	mov	r1, r3
 80017f2:	2002      	movs	r0, #2
 80017f4:	f7ff fde2 	bl	80013bc <LTC_PEC15_Calc>
 80017f8:	4603      	mov	r3, r0
 80017fa:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 80017fc:	89bb      	ldrh	r3, [r7, #12]
 80017fe:	0a1b      	lsrs	r3, r3, #8
 8001800:	b29b      	uxth	r3, r3
 8001802:	b2db      	uxtb	r3, r3
 8001804:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 8001806:	89bb      	ldrh	r3, [r7, #12]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	72fb      	strb	r3, [r7, #11]
	 wakeup_idle (); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
	 output_low(LTC6811_CS);
	 spi_write_array(4,cmd);
	 output_high(LTC6811_CS);
	 */
	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 800180c:	f7ff fe3a 	bl	8001484 <LTC_Wakeup_Idle>
	LTC_nCS_Low();
 8001810:	f000 fd9c 	bl	800234c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001814:	f107 0108 	add.w	r1, r7, #8
 8001818:	2364      	movs	r3, #100	; 0x64
 800181a:	2204      	movs	r2, #4
 800181c:	4804      	ldr	r0, [pc, #16]	; (8001830 <LTC_ADAX+0x7c>)
 800181e:	f003 ff7b 	bl	8005718 <HAL_SPI_Transmit>
	LTC_nCS_High();
 8001822:	f000 fd87 	bl	8002334 <LTC_nCS_High>
}
 8001826:	bf00      	nop
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	20000420 	.word	0x20000420

08001834 <LTC_PollAdc>:

int32_t LTC_PollAdc() {
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
	uint32_t counter = 0;
 800183a:	2300      	movs	r3, #0
 800183c:	60fb      	str	r3, [r7, #12]
	uint8_t finished = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	72fb      	strb	r3, [r7, #11]
	uint8_t current_time = 0;
 8001842:	2300      	movs	r3, #0
 8001844:	72bb      	strb	r3, [r7, #10]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 8001846:	2307      	movs	r3, #7
 8001848:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x14;
 800184a:	2314      	movs	r3, #20
 800184c:	717b      	strb	r3, [r7, #5]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 800184e:	1d3b      	adds	r3, r7, #4
 8001850:	4619      	mov	r1, r3
 8001852:	2002      	movs	r0, #2
 8001854:	f7ff fdb2 	bl	80013bc <LTC_PEC15_Calc>
 8001858:	4603      	mov	r3, r0
 800185a:	813b      	strh	r3, [r7, #8]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 800185c:	893b      	ldrh	r3, [r7, #8]
 800185e:	0a1b      	lsrs	r3, r3, #8
 8001860:	b29b      	uxth	r3, r3
 8001862:	b2db      	uxtb	r3, r3
 8001864:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t) (cmd_pec);
 8001866:	893b      	ldrh	r3, [r7, #8]
 8001868:	b2db      	uxtb	r3, r3
 800186a:	71fb      	strb	r3, [r7, #7]

	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 800186c:	f7ff fe0a 	bl	8001484 <LTC_Wakeup_Idle>

	LTC_nCS_Low();
 8001870:	f000 fd6c 	bl	800234c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001874:	1d39      	adds	r1, r7, #4
 8001876:	2364      	movs	r3, #100	; 0x64
 8001878:	2204      	movs	r2, #4
 800187a:	480f      	ldr	r0, [pc, #60]	; (80018b8 <LTC_PollAdc+0x84>)
 800187c:	f003 ff4c 	bl	8005718 <HAL_SPI_Transmit>

	while ((counter < 200000) && (finished == 0)) {
 8001880:	e00c      	b.n	800189c <LTC_PollAdc+0x68>
		current_time = HAL_GetTick();
 8001882:	f001 f845 	bl	8002910 <HAL_GetTick>
 8001886:	4603      	mov	r3, r0
 8001888:	72bb      	strb	r3, [r7, #10]
		if (current_time > 0) {
 800188a:	7abb      	ldrb	r3, [r7, #10]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d002      	beq.n	8001896 <LTC_PollAdc+0x62>
			finished = 1;
 8001890:	2301      	movs	r3, #1
 8001892:	72fb      	strb	r3, [r7, #11]
 8001894:	e002      	b.n	800189c <LTC_PollAdc+0x68>
		} else {
			counter = counter + 10;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	330a      	adds	r3, #10
 800189a:	60fb      	str	r3, [r7, #12]
	while ((counter < 200000) && (finished == 0)) {
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	4a07      	ldr	r2, [pc, #28]	; (80018bc <LTC_PollAdc+0x88>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d802      	bhi.n	80018aa <LTC_PollAdc+0x76>
 80018a4:	7afb      	ldrb	r3, [r7, #11]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d0eb      	beq.n	8001882 <LTC_PollAdc+0x4e>
		}
	}
	LTC_nCS_High();
 80018aa:	f000 fd43 	bl	8002334 <LTC_nCS_High>
	return (counter);
 80018ae:	68fb      	ldr	r3, [r7, #12]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000420 	.word	0x20000420
 80018bc:	00030d3f 	.word	0x00030d3f

080018c0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018c6:	1d3b      	adds	r3, r7, #4
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80018d0:	4b18      	ldr	r3, [pc, #96]	; (8001934 <MX_ADC1_Init+0x74>)
 80018d2:	4a19      	ldr	r2, [pc, #100]	; (8001938 <MX_ADC1_Init+0x78>)
 80018d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80018d6:	4b17      	ldr	r3, [pc, #92]	; (8001934 <MX_ADC1_Init+0x74>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018dc:	4b15      	ldr	r3, [pc, #84]	; (8001934 <MX_ADC1_Init+0x74>)
 80018de:	2200      	movs	r2, #0
 80018e0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018e2:	4b14      	ldr	r3, [pc, #80]	; (8001934 <MX_ADC1_Init+0x74>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018e8:	4b12      	ldr	r3, [pc, #72]	; (8001934 <MX_ADC1_Init+0x74>)
 80018ea:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80018ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018f0:	4b10      	ldr	r3, [pc, #64]	; (8001934 <MX_ADC1_Init+0x74>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80018f6:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <MX_ADC1_Init+0x74>)
 80018f8:	2201      	movs	r2, #1
 80018fa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018fc:	480d      	ldr	r0, [pc, #52]	; (8001934 <MX_ADC1_Init+0x74>)
 80018fe:	f001 f835 	bl	800296c <HAL_ADC_Init>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001908:	f000 fc8e 	bl	8002228 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800190c:	230e      	movs	r3, #14
 800190e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001910:	2301      	movs	r3, #1
 8001912:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001914:	2300      	movs	r3, #0
 8001916:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001918:	1d3b      	adds	r3, r7, #4
 800191a:	4619      	mov	r1, r3
 800191c:	4805      	ldr	r0, [pc, #20]	; (8001934 <MX_ADC1_Init+0x74>)
 800191e:	f001 f8fd 	bl	8002b1c <HAL_ADC_ConfigChannel>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001928:	f000 fc7e 	bl	8002228 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800192c:	bf00      	nop
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	2000036c 	.word	0x2000036c
 8001938:	40012400 	.word	0x40012400

0800193c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001942:	1d3b      	adds	r3, r7, #4
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800194c:	4b18      	ldr	r3, [pc, #96]	; (80019b0 <MX_ADC2_Init+0x74>)
 800194e:	4a19      	ldr	r2, [pc, #100]	; (80019b4 <MX_ADC2_Init+0x78>)
 8001950:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001952:	4b17      	ldr	r3, [pc, #92]	; (80019b0 <MX_ADC2_Init+0x74>)
 8001954:	2200      	movs	r2, #0
 8001956:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001958:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <MX_ADC2_Init+0x74>)
 800195a:	2200      	movs	r2, #0
 800195c:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800195e:	4b14      	ldr	r3, [pc, #80]	; (80019b0 <MX_ADC2_Init+0x74>)
 8001960:	2200      	movs	r2, #0
 8001962:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001964:	4b12      	ldr	r3, [pc, #72]	; (80019b0 <MX_ADC2_Init+0x74>)
 8001966:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800196a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800196c:	4b10      	ldr	r3, [pc, #64]	; (80019b0 <MX_ADC2_Init+0x74>)
 800196e:	2200      	movs	r2, #0
 8001970:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001972:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <MX_ADC2_Init+0x74>)
 8001974:	2201      	movs	r2, #1
 8001976:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001978:	480d      	ldr	r0, [pc, #52]	; (80019b0 <MX_ADC2_Init+0x74>)
 800197a:	f000 fff7 	bl	800296c <HAL_ADC_Init>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001984:	f000 fc50 	bl	8002228 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001988:	230a      	movs	r3, #10
 800198a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800198c:	2301      	movs	r3, #1
 800198e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001990:	2300      	movs	r3, #0
 8001992:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001994:	1d3b      	adds	r3, r7, #4
 8001996:	4619      	mov	r1, r3
 8001998:	4805      	ldr	r0, [pc, #20]	; (80019b0 <MX_ADC2_Init+0x74>)
 800199a:	f001 f8bf 	bl	8002b1c <HAL_ADC_ConfigChannel>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80019a4:	f000 fc40 	bl	8002228 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80019a8:	bf00      	nop
 80019aa:	3710      	adds	r7, #16
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	2000039c 	.word	0x2000039c
 80019b4:	40012800 	.word	0x40012800

080019b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08a      	sub	sp, #40	; 0x28
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 0318 	add.w	r3, r7, #24
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a28      	ldr	r2, [pc, #160]	; (8001a74 <HAL_ADC_MspInit+0xbc>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d122      	bne.n	8001a1e <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019d8:	4b27      	ldr	r3, [pc, #156]	; (8001a78 <HAL_ADC_MspInit+0xc0>)
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	4a26      	ldr	r2, [pc, #152]	; (8001a78 <HAL_ADC_MspInit+0xc0>)
 80019de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019e2:	6193      	str	r3, [r2, #24]
 80019e4:	4b24      	ldr	r3, [pc, #144]	; (8001a78 <HAL_ADC_MspInit+0xc0>)
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019ec:	617b      	str	r3, [r7, #20]
 80019ee:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f0:	4b21      	ldr	r3, [pc, #132]	; (8001a78 <HAL_ADC_MspInit+0xc0>)
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	4a20      	ldr	r2, [pc, #128]	; (8001a78 <HAL_ADC_MspInit+0xc0>)
 80019f6:	f043 0310 	orr.w	r3, r3, #16
 80019fa:	6193      	str	r3, [r2, #24]
 80019fc:	4b1e      	ldr	r3, [pc, #120]	; (8001a78 <HAL_ADC_MspInit+0xc0>)
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	f003 0310 	and.w	r3, r3, #16
 8001a04:	613b      	str	r3, [r7, #16]
 8001a06:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001a08:	2330      	movs	r3, #48	; 0x30
 8001a0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a10:	f107 0318 	add.w	r3, r7, #24
 8001a14:	4619      	mov	r1, r3
 8001a16:	4819      	ldr	r0, [pc, #100]	; (8001a7c <HAL_ADC_MspInit+0xc4>)
 8001a18:	f001 fcd6 	bl	80033c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001a1c:	e026      	b.n	8001a6c <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a17      	ldr	r2, [pc, #92]	; (8001a80 <HAL_ADC_MspInit+0xc8>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d121      	bne.n	8001a6c <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001a28:	4b13      	ldr	r3, [pc, #76]	; (8001a78 <HAL_ADC_MspInit+0xc0>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	4a12      	ldr	r2, [pc, #72]	; (8001a78 <HAL_ADC_MspInit+0xc0>)
 8001a2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a32:	6193      	str	r3, [r2, #24]
 8001a34:	4b10      	ldr	r3, [pc, #64]	; (8001a78 <HAL_ADC_MspInit+0xc0>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a40:	4b0d      	ldr	r3, [pc, #52]	; (8001a78 <HAL_ADC_MspInit+0xc0>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	4a0c      	ldr	r2, [pc, #48]	; (8001a78 <HAL_ADC_MspInit+0xc0>)
 8001a46:	f043 0310 	orr.w	r3, r3, #16
 8001a4a:	6193      	str	r3, [r2, #24]
 8001a4c:	4b0a      	ldr	r3, [pc, #40]	; (8001a78 <HAL_ADC_MspInit+0xc0>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	f003 0310 	and.w	r3, r3, #16
 8001a54:	60bb      	str	r3, [r7, #8]
 8001a56:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001a58:	230f      	movs	r3, #15
 8001a5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a60:	f107 0318 	add.w	r3, r7, #24
 8001a64:	4619      	mov	r1, r3
 8001a66:	4805      	ldr	r0, [pc, #20]	; (8001a7c <HAL_ADC_MspInit+0xc4>)
 8001a68:	f001 fcae 	bl	80033c8 <HAL_GPIO_Init>
}
 8001a6c:	bf00      	nop
 8001a6e:	3728      	adds	r7, #40	; 0x28
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	40012400 	.word	0x40012400
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	40011000 	.word	0x40011000
 8001a80:	40012800 	.word	0x40012800

08001a84 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001a88:	4b16      	ldr	r3, [pc, #88]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001a8a:	4a17      	ldr	r2, [pc, #92]	; (8001ae8 <MX_CAN1_Init+0x64>)
 8001a8c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001a8e:	4b15      	ldr	r3, [pc, #84]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001a90:	2210      	movs	r2, #16
 8001a92:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001a94:	4b13      	ldr	r3, [pc, #76]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a9a:	4b12      	ldr	r3, [pc, #72]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001aa0:	4b10      	ldr	r3, [pc, #64]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001aa6:	4b0f      	ldr	r3, [pc, #60]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001aac:	4b0d      	ldr	r3, [pc, #52]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001ab2:	4b0c      	ldr	r3, [pc, #48]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001ab8:	4b0a      	ldr	r3, [pc, #40]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001abe:	4b09      	ldr	r3, [pc, #36]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001ac4:	4b07      	ldr	r3, [pc, #28]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001aca:	4b06      	ldr	r3, [pc, #24]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001ad0:	4804      	ldr	r0, [pc, #16]	; (8001ae4 <MX_CAN1_Init+0x60>)
 8001ad2:	f001 f95c 	bl	8002d8e <HAL_CAN_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8001adc:	f000 fba4 	bl	8002228 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	200003cc 	.word	0x200003cc
 8001ae8:	40006400 	.word	0x40006400

08001aec <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001af0:	4b16      	ldr	r3, [pc, #88]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001af2:	4a17      	ldr	r2, [pc, #92]	; (8001b50 <MX_CAN2_Init+0x64>)
 8001af4:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8001af6:	4b15      	ldr	r3, [pc, #84]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001af8:	2210      	movs	r2, #16
 8001afa:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001afc:	4b13      	ldr	r3, [pc, #76]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001b02:	4b12      	ldr	r3, [pc, #72]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001b08:	4b10      	ldr	r3, [pc, #64]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001b0e:	4b0f      	ldr	r3, [pc, #60]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001b14:	4b0d      	ldr	r3, [pc, #52]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001b1a:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001b20:	4b0a      	ldr	r3, [pc, #40]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001b26:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001b2c:	4b07      	ldr	r3, [pc, #28]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001b32:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001b38:	4804      	ldr	r0, [pc, #16]	; (8001b4c <MX_CAN2_Init+0x60>)
 8001b3a:	f001 f928 	bl	8002d8e <HAL_CAN_Init>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8001b44:	f000 fb70 	bl	8002228 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8001b48:	bf00      	nop
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	200003f4 	.word	0x200003f4
 8001b50:	40006800 	.word	0x40006800

08001b54 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08c      	sub	sp, #48	; 0x30
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5c:	f107 031c 	add.w	r3, r7, #28
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a50      	ldr	r2, [pc, #320]	; (8001cb0 <HAL_CAN_MspInit+0x15c>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d14d      	bne.n	8001c10 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001b74:	4b4f      	ldr	r3, [pc, #316]	; (8001cb4 <HAL_CAN_MspInit+0x160>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	4a4e      	ldr	r2, [pc, #312]	; (8001cb4 <HAL_CAN_MspInit+0x160>)
 8001b7c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001b7e:	4b4d      	ldr	r3, [pc, #308]	; (8001cb4 <HAL_CAN_MspInit+0x160>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d10b      	bne.n	8001b9e <HAL_CAN_MspInit+0x4a>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001b86:	4b4c      	ldr	r3, [pc, #304]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	4a4b      	ldr	r2, [pc, #300]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001b8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b90:	61d3      	str	r3, [r2, #28]
 8001b92:	4b49      	ldr	r3, [pc, #292]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b9a:	61bb      	str	r3, [r7, #24]
 8001b9c:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9e:	4b46      	ldr	r3, [pc, #280]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001ba0:	699b      	ldr	r3, [r3, #24]
 8001ba2:	4a45      	ldr	r2, [pc, #276]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001ba4:	f043 0308 	orr.w	r3, r3, #8
 8001ba8:	6193      	str	r3, [r2, #24]
 8001baa:	4b43      	ldr	r3, [pc, #268]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001bac:	699b      	ldr	r3, [r3, #24]
 8001bae:	f003 0308 	and.w	r3, r3, #8
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001bb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc4:	f107 031c 	add.w	r3, r7, #28
 8001bc8:	4619      	mov	r1, r3
 8001bca:	483c      	ldr	r0, [pc, #240]	; (8001cbc <HAL_CAN_MspInit+0x168>)
 8001bcc:	f001 fbfc 	bl	80033c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001bd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bde:	f107 031c 	add.w	r3, r7, #28
 8001be2:	4619      	mov	r1, r3
 8001be4:	4835      	ldr	r0, [pc, #212]	; (8001cbc <HAL_CAN_MspInit+0x168>)
 8001be6:	f001 fbef 	bl	80033c8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8001bea:	4b35      	ldr	r3, [pc, #212]	; (8001cc0 <HAL_CAN_MspInit+0x16c>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001bf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bf2:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8001bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bfa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c02:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c08:	4a2d      	ldr	r2, [pc, #180]	; (8001cc0 <HAL_CAN_MspInit+0x16c>)
 8001c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c0c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8001c0e:	e04b      	b.n	8001ca8 <HAL_CAN_MspInit+0x154>
  else if(canHandle->Instance==CAN2)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a2b      	ldr	r2, [pc, #172]	; (8001cc4 <HAL_CAN_MspInit+0x170>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d146      	bne.n	8001ca8 <HAL_CAN_MspInit+0x154>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001c1a:	4b27      	ldr	r3, [pc, #156]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	4a26      	ldr	r2, [pc, #152]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001c20:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001c24:	61d3      	str	r3, [r2, #28]
 8001c26:	4b24      	ldr	r3, [pc, #144]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001c2e:	613b      	str	r3, [r7, #16]
 8001c30:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001c32:	4b20      	ldr	r3, [pc, #128]	; (8001cb4 <HAL_CAN_MspInit+0x160>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	3301      	adds	r3, #1
 8001c38:	4a1e      	ldr	r2, [pc, #120]	; (8001cb4 <HAL_CAN_MspInit+0x160>)
 8001c3a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001c3c:	4b1d      	ldr	r3, [pc, #116]	; (8001cb4 <HAL_CAN_MspInit+0x160>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d10b      	bne.n	8001c5c <HAL_CAN_MspInit+0x108>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001c44:	4b1c      	ldr	r3, [pc, #112]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001c46:	69db      	ldr	r3, [r3, #28]
 8001c48:	4a1b      	ldr	r2, [pc, #108]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001c4a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c4e:	61d3      	str	r3, [r2, #28]
 8001c50:	4b19      	ldr	r3, [pc, #100]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001c52:	69db      	ldr	r3, [r3, #28]
 8001c54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c58:	60fb      	str	r3, [r7, #12]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c5c:	4b16      	ldr	r3, [pc, #88]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	4a15      	ldr	r2, [pc, #84]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001c62:	f043 0308 	orr.w	r3, r3, #8
 8001c66:	6193      	str	r3, [r2, #24]
 8001c68:	4b13      	ldr	r3, [pc, #76]	; (8001cb8 <HAL_CAN_MspInit+0x164>)
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	f003 0308 	and.w	r3, r3, #8
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001c74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c82:	f107 031c 	add.w	r3, r7, #28
 8001c86:	4619      	mov	r1, r3
 8001c88:	480c      	ldr	r0, [pc, #48]	; (8001cbc <HAL_CAN_MspInit+0x168>)
 8001c8a:	f001 fb9d 	bl	80033c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001c8e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c94:	2302      	movs	r3, #2
 8001c96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c9c:	f107 031c 	add.w	r3, r7, #28
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4806      	ldr	r0, [pc, #24]	; (8001cbc <HAL_CAN_MspInit+0x168>)
 8001ca4:	f001 fb90 	bl	80033c8 <HAL_GPIO_Init>
}
 8001ca8:	bf00      	nop
 8001caa:	3730      	adds	r7, #48	; 0x30
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	40006400 	.word	0x40006400
 8001cb4:	2000041c 	.word	0x2000041c
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	40010c00 	.word	0x40010c00
 8001cc0:	40010000 	.word	0x40010000
 8001cc4:	40006800 	.word	0x40006800

08001cc8 <CAN1_Start>:
  /* USER CODE END CAN2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
HAL_StatusTypeDef CAN1_Start() {
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
	return HAL_CAN_Start(&hcan1);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <CAN1_Start+0x10>)
 8001cce:	f001 f959 	bl	8002f84 <HAL_CAN_Start>
 8001cd2:	4603      	mov	r3, r0
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	200003cc 	.word	0x200003cc

08001cdc <CAN1_Tx>:

HAL_StatusTypeDef CAN1_Tx(const CAN_TxHeaderTypeDef *pHeader, const uint8_t aData[], uint32_t *pTxMailbox) {
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
	return HAL_CAN_AddTxMessage(&hcan1, pHeader, aData, pTxMailbox);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	68ba      	ldr	r2, [r7, #8]
 8001cec:	68f9      	ldr	r1, [r7, #12]
 8001cee:	4804      	ldr	r0, [pc, #16]	; (8001d00 <CAN1_Tx+0x24>)
 8001cf0:	f001 f98c 	bl	800300c <HAL_CAN_AddTxMessage>
 8001cf4:	4603      	mov	r3, r0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	200003cc 	.word	0x200003cc

08001d04 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b088      	sub	sp, #32
 8001d08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0a:	f107 0310 	add.w	r3, r7, #16
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	609a      	str	r2, [r3, #8]
 8001d16:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d18:	4b33      	ldr	r3, [pc, #204]	; (8001de8 <MX_GPIO_Init+0xe4>)
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	4a32      	ldr	r2, [pc, #200]	; (8001de8 <MX_GPIO_Init+0xe4>)
 8001d1e:	f043 0310 	orr.w	r3, r3, #16
 8001d22:	6193      	str	r3, [r2, #24]
 8001d24:	4b30      	ldr	r3, [pc, #192]	; (8001de8 <MX_GPIO_Init+0xe4>)
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	f003 0310 	and.w	r3, r3, #16
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d30:	4b2d      	ldr	r3, [pc, #180]	; (8001de8 <MX_GPIO_Init+0xe4>)
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	4a2c      	ldr	r2, [pc, #176]	; (8001de8 <MX_GPIO_Init+0xe4>)
 8001d36:	f043 0320 	orr.w	r3, r3, #32
 8001d3a:	6193      	str	r3, [r2, #24]
 8001d3c:	4b2a      	ldr	r3, [pc, #168]	; (8001de8 <MX_GPIO_Init+0xe4>)
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	f003 0320 	and.w	r3, r3, #32
 8001d44:	60bb      	str	r3, [r7, #8]
 8001d46:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d48:	4b27      	ldr	r3, [pc, #156]	; (8001de8 <MX_GPIO_Init+0xe4>)
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	4a26      	ldr	r2, [pc, #152]	; (8001de8 <MX_GPIO_Init+0xe4>)
 8001d4e:	f043 0304 	orr.w	r3, r3, #4
 8001d52:	6193      	str	r3, [r2, #24]
 8001d54:	4b24      	ldr	r3, [pc, #144]	; (8001de8 <MX_GPIO_Init+0xe4>)
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	f003 0304 	and.w	r3, r3, #4
 8001d5c:	607b      	str	r3, [r7, #4]
 8001d5e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d60:	4b21      	ldr	r3, [pc, #132]	; (8001de8 <MX_GPIO_Init+0xe4>)
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	4a20      	ldr	r2, [pc, #128]	; (8001de8 <MX_GPIO_Init+0xe4>)
 8001d66:	f043 0308 	orr.w	r3, r3, #8
 8001d6a:	6193      	str	r3, [r2, #24]
 8001d6c:	4b1e      	ldr	r3, [pc, #120]	; (8001de8 <MX_GPIO_Init+0xe4>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	f003 0308 	and.w	r3, r3, #8
 8001d74:	603b      	str	r3, [r7, #0]
 8001d76:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET);
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2110      	movs	r1, #16
 8001d7c:	481b      	ldr	r0, [pc, #108]	; (8001dec <MX_GPIO_Init+0xe8>)
 8001d7e:	f001 fca7 	bl	80036d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_HEARTBEAT_LED_GPIO_Port, MCU_HEARTBEAT_LED_Pin, GPIO_PIN_RESET);
 8001d82:	2200      	movs	r2, #0
 8001d84:	2140      	movs	r1, #64	; 0x40
 8001d86:	481a      	ldr	r0, [pc, #104]	; (8001df0 <MX_GPIO_Init+0xec>)
 8001d88:	f001 fca2 	bl	80036d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LTC_nCS_Pin;
 8001d8c:	2310      	movs	r3, #16
 8001d8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d90:	2301      	movs	r3, #1
 8001d92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LTC_nCS_GPIO_Port, &GPIO_InitStruct);
 8001d9c:	f107 0310 	add.w	r3, r7, #16
 8001da0:	4619      	mov	r1, r3
 8001da2:	4812      	ldr	r0, [pc, #72]	; (8001dec <MX_GPIO_Init+0xe8>)
 8001da4:	f001 fb10 	bl	80033c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MCU_HEARTBEAT_LED_Pin;
 8001da8:	2340      	movs	r3, #64	; 0x40
 8001daa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dac:	2301      	movs	r3, #1
 8001dae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db0:	2300      	movs	r3, #0
 8001db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db4:	2302      	movs	r3, #2
 8001db6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MCU_HEARTBEAT_LED_GPIO_Port, &GPIO_InitStruct);
 8001db8:	f107 0310 	add.w	r3, r7, #16
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	480c      	ldr	r0, [pc, #48]	; (8001df0 <MX_GPIO_Init+0xec>)
 8001dc0:	f001 fb02 	bl	80033c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PMUX_ST_Pin;
 8001dc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PMUX_ST_GPIO_Port, &GPIO_InitStruct);
 8001dd2:	f107 0310 	add.w	r3, r7, #16
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	4805      	ldr	r0, [pc, #20]	; (8001df0 <MX_GPIO_Init+0xec>)
 8001dda:	f001 faf5 	bl	80033c8 <HAL_GPIO_Init>

}
 8001dde:	bf00      	nop
 8001de0:	3720      	adds	r7, #32
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40010800 	.word	0x40010800
 8001df0:	40011000 	.word	0x40011000

08001df4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	f5ad 5d88 	sub.w	sp, sp, #4352	; 0x1100
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dfe:	f000 fd2f 	bl	8002860 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e02:	f000 f935 	bl	8002070 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e06:	f7ff ff7d 	bl	8001d04 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001e0a:	f7ff fd59 	bl	80018c0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001e0e:	f7ff fd95 	bl	800193c <MX_ADC2_Init>
  MX_CAN1_Init();
 8001e12:	f7ff fe37 	bl	8001a84 <MX_CAN1_Init>
  MX_CAN2_Init();
 8001e16:	f7ff fe69 	bl	8001aec <MX_CAN2_Init>
  MX_TIM7_Init();
 8001e1a:	f000 fbcd 	bl	80025b8 <MX_TIM7_Init>
  MX_SPI1_Init();
 8001e1e:	f000 fa09 	bl	8002234 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001e22:	f000 fc1d 	bl	8002660 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001e26:	f000 fc45 	bl	80026b4 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8001e2a:	f007 f951 	bl	80090d0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  //Start timer
  GpioTimePacket_Init(&tp_led_heartbeat, MCU_HEARTBEAT_LED_GPIO_Port, MCU_HEARTBEAT_LED_Pin);
 8001e2e:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8001e32:	f103 0314 	add.w	r3, r3, #20
 8001e36:	2240      	movs	r2, #64	; 0x40
 8001e38:	498b      	ldr	r1, [pc, #556]	; (8002068 <main+0x274>)
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f000 f984 	bl	8002148 <GpioTimePacket_Init>
  TimerPacket_Init(&timerpacket_ltc, LTC_DELAY);
 8001e40:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8001e44:	f103 0308 	add.w	r3, r3, #8
 8001e48:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f000 f9bb 	bl	80021c8 <TimerPacket_Init>

  //Pull SPI1 nCS HIGH (deselect)
  LTC_nCS_High();
 8001e52:	f000 fa6f 	bl	8002334 <LTC_nCS_High>
  LTC_Set_Num_Devices(NUM_DEVICES);
 8001e56:	2002      	movs	r0, #2
 8001e58:	f7ff fae2 	bl	8001420 <LTC_Set_Num_Devices>
  LTC_Set_Num_Series_Groups(NUM_SERIES_GROUP);
 8001e5c:	200c      	movs	r0, #12
 8001e5e:	f7ff fafb 	bl	8001458 <LTC_Set_Num_Series_Groups>

  uint8_t startErr = (uint8_t)CAN1_Start();
 8001e62:	f7ff ff31 	bl	8001cc8 <CAN1_Start>
 8001e66:	4603      	mov	r3, r0
 8001e68:	f507 5288 	add.w	r2, r7, #4352	; 0x1100
 8001e6c:	f102 020e 	add.w	r2, r2, #14
 8001e70:	7013      	strb	r3, [r2, #0]

  	uint32_t testTxMailbox;
  	uint8_t msg[8];

  	msg[0] = 0xde;
 8001e72:	23de      	movs	r3, #222	; 0xde
 8001e74:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8001e78:	f102 0204 	add.w	r2, r2, #4
 8001e7c:	7013      	strb	r3, [r2, #0]
  	msg[1] = 0xad;
 8001e7e:	23ad      	movs	r3, #173	; 0xad
 8001e80:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8001e84:	f102 0205 	add.w	r2, r2, #5
 8001e88:	7013      	strb	r3, [r2, #0]
  	msg[2] = 0xbe;
 8001e8a:	23be      	movs	r3, #190	; 0xbe
 8001e8c:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8001e90:	f102 0206 	add.w	r2, r2, #6
 8001e94:	7013      	strb	r3, [r2, #0]
  	msg[3] = 0xef;
 8001e96:	23ef      	movs	r3, #239	; 0xef
 8001e98:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8001e9c:	f102 0207 	add.w	r2, r2, #7
 8001ea0:	7013      	strb	r3, [r2, #0]

  	CAN_TxHeaderTypeDef testTx;
  	testTx.IDE = CAN_ID_STD;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8001ea8:	f102 0214 	add.w	r2, r2, #20
 8001eac:	6013      	str	r3, [r2, #0]
  	testTx.StdId = 0x123;
 8001eae:	f240 1323 	movw	r3, #291	; 0x123
 8001eb2:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8001eb6:	f102 020c 	add.w	r2, r2, #12
 8001eba:	6013      	str	r3, [r2, #0]
  	testTx.RTR = CAN_RTR_DATA;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8001ec2:	f102 0218 	add.w	r2, r2, #24
 8001ec6:	6013      	str	r3, [r2, #0]
  	testTx.DLC = 4;
 8001ec8:	2304      	movs	r3, #4
 8001eca:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8001ece:	f102 021c 	add.w	r2, r2, #28
 8001ed2:	6013      	str	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 8001ed4:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8001ed8:	f103 0314 	add.w	r3, r3, #20
 8001edc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f000 f94e 	bl	8002182 <GpioFixedToggle>

		if (TimerPacket_FixedPulse(&timerpacket_ltc)) {
 8001ee6:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8001eea:	f103 0308 	add.w	r3, r3, #8
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f000 f97d 	bl	80021ee <TimerPacket_FixedPulse>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0ec      	beq.n	8001ed4 <main+0xe0>
			char packV[30];
			char buf[20];
			char out_buf[2048] = "";
 8001efa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001efe:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001f02:	2200      	movs	r2, #0
 8001f04:	601a      	str	r2, [r3, #0]
 8001f06:	3304      	adds	r3, #4
 8001f08:	f240 72fc 	movw	r2, #2044	; 0x7fc
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f008 fb49 	bl	800a5a6 <memset>
			char char_to_str[2];
			int packvoltage = 0;
 8001f14:	2300      	movs	r3, #0
 8001f16:	f507 5288 	add.w	r2, r7, #4352	; 0x1100
 8001f1a:	f102 0208 	add.w	r2, r2, #8
 8001f1e:	6013      	str	r3, [r2, #0]
			uint8_t err;
			err = (uint8_t)CAN1_Tx(&testTx, msg, &testTxMailbox);
 8001f20:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8001f24:	f102 020c 	add.w	r2, r2, #12
 8001f28:	f507 5183 	add.w	r1, r7, #4192	; 0x1060
 8001f2c:	f101 0104 	add.w	r1, r1, #4
 8001f30:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8001f34:	f103 030c 	add.w	r3, r3, #12
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff fecf 	bl	8001cdc <CAN1_Tx>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	f507 5288 	add.w	r2, r7, #4352	; 0x1100
 8001f44:	f102 0207 	add.w	r2, r2, #7
 8001f48:	7013      	strb	r3, [r2, #0]
//			sprintf(packV, "Pack Voltage: %d/10000 V", packvoltage);
//			strncat(out_buf, packV, 30);
//			strncat(out_buf, char_to_str, 2);
//
//
			char_to_str[0] = '\n';
 8001f4a:	230a      	movs	r3, #10
 8001f4c:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001f50:	f102 0214 	add.w	r2, r2, #20
 8001f54:	7013      	strb	r3, [r2, #0]
			char_to_str[1] = '\0';
 8001f56:	2300      	movs	r3, #0
 8001f58:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001f5c:	f102 0215 	add.w	r2, r2, #21
 8001f60:	7013      	strb	r3, [r2, #0]
//			strncat(out_buf, char_to_str, 2);
//
//			USB_Transmit(out_buf, strlen(out_buf));

			char buf2[20];
			char out_buf2[2048] = "";
 8001f62:	f507 5388 	add.w	r3, r7, #4352	; 0x1100
 8001f66:	f103 0310 	add.w	r3, r3, #16
 8001f6a:	f5a3 6311 	sub.w	r3, r3, #2320	; 0x910
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	3304      	adds	r3, #4
 8001f74:	f240 72fc 	movw	r2, #2044	; 0x7fc
 8001f78:	2100      	movs	r1, #0
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f008 fb13 	bl	800a5a6 <memset>
			// CAN TX test

			LTC_Wakeup_Idle();
 8001f80:	f7ff fa80 	bl	8001484 <LTC_Wakeup_Idle>
			LTC_ADAX(MD_7KHZ_3KHZ, AUX_CH_ALL);
 8001f84:	2302      	movs	r3, #2
 8001f86:	2200      	movs	r2, #0
 8001f88:	4611      	mov	r1, r2
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff fc12 	bl	80017b4 <LTC_ADAX>
			LTC_PollAdc();
 8001f90:	f7ff fc50 	bl	8001834 <LTC_PollAdc>
			LTC_ReadRawCellTemps((uint16_t *) read_temp); // Set to read back all aux registers
 8001f94:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff fb3b 	bl	8001614 <LTC_ReadRawCellTemps>
			for (uint8_t i = 0; i < 12; i++) {
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	f507 5288 	add.w	r2, r7, #4352	; 0x1100
 8001fa4:	f102 020f 	add.w	r2, r2, #15
 8001fa8:	7013      	strb	r3, [r2, #0]
 8001faa:	e03d      	b.n	8002028 <main+0x234>
				getActualTemps(actual_temp, read_temp);
 8001fac:	f507 5285 	add.w	r2, r7, #4256	; 0x10a0
 8001fb0:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8001fb4:	f103 0310 	add.w	r3, r3, #16
 8001fb8:	4611      	mov	r1, r2
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff fa9a 	bl	80014f4 <getActualTemps>
				//sprintf(buf2, "Vref:%u", read_temp[i]);
				sprintf(buf2, "temp: %0.2f", actual_temp[i]);
 8001fc0:	f507 5388 	add.w	r3, r7, #4352	; 0x1100
 8001fc4:	f103 030f 	add.w	r3, r3, #15
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001fd0:	f103 0310 	add.w	r3, r3, #16
 8001fd4:	443b      	add	r3, r7
 8001fd6:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7fe fa90 	bl	8000500 <__aeabi_f2d>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	f507 5080 	add.w	r0, r7, #4096	; 0x1000
 8001fe8:	4920      	ldr	r1, [pc, #128]	; (800206c <main+0x278>)
 8001fea:	f008 fa79 	bl	800a4e0 <siprintf>
				strncat(out_buf2, buf2, 20);
 8001fee:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8001ff2:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8001ff6:	2214      	movs	r2, #20
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f008 fadc 	bl	800a5b6 <strncat>
				strncat(out_buf2, char_to_str, 2);
 8001ffe:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8002002:	f101 0114 	add.w	r1, r1, #20
 8002006:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 800200a:	2202      	movs	r2, #2
 800200c:	4618      	mov	r0, r3
 800200e:	f008 fad2 	bl	800a5b6 <strncat>
			for (uint8_t i = 0; i < 12; i++) {
 8002012:	f507 5388 	add.w	r3, r7, #4352	; 0x1100
 8002016:	f103 030f 	add.w	r3, r3, #15
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	3301      	adds	r3, #1
 800201e:	f507 5288 	add.w	r2, r7, #4352	; 0x1100
 8002022:	f102 020f 	add.w	r2, r2, #15
 8002026:	7013      	strb	r3, [r2, #0]
 8002028:	f507 5388 	add.w	r3, r7, #4352	; 0x1100
 800202c:	f103 030f 	add.w	r3, r3, #15
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b0b      	cmp	r3, #11
 8002034:	d9ba      	bls.n	8001fac <main+0x1b8>
			}
			strncat(out_buf2, char_to_str, 2);
 8002036:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 800203a:	f101 0114 	add.w	r1, r1, #20
 800203e:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8002042:	2202      	movs	r2, #2
 8002044:	4618      	mov	r0, r3
 8002046:	f008 fab6 	bl	800a5b6 <strncat>
			USB_Transmit(out_buf2, strlen(out_buf2));
 800204a:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe f8ea 	bl	8000228 <strlen>
 8002054:	4603      	mov	r3, r0
 8002056:	b29a      	uxth	r2, r3
 8002058:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 800205c:	4611      	mov	r1, r2
 800205e:	4618      	mov	r0, r3
 8002060:	f007 f827 	bl	80090b2 <USB_Transmit>
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 8002064:	e736      	b.n	8001ed4 <main+0xe0>
 8002066:	bf00      	nop
 8002068:	40011000 	.word	0x40011000
 800206c:	0800cb90 	.word	0x0800cb90

08002070 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b09c      	sub	sp, #112	; 0x70
 8002074:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002076:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800207a:	2238      	movs	r2, #56	; 0x38
 800207c:	2100      	movs	r1, #0
 800207e:	4618      	mov	r0, r3
 8002080:	f008 fa91 	bl	800a5a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002084:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]
 800208e:	609a      	str	r2, [r3, #8]
 8002090:	60da      	str	r2, [r3, #12]
 8002092:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002094:	1d3b      	adds	r3, r7, #4
 8002096:	2220      	movs	r2, #32
 8002098:	2100      	movs	r1, #0
 800209a:	4618      	mov	r0, r3
 800209c:	f008 fa83 	bl	800a5a6 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020a0:	2301      	movs	r3, #1
 80020a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020a8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 80020aa:	2304      	movs	r3, #4
 80020ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020ae:	2301      	movs	r3, #1
 80020b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 80020b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020b8:	2302      	movs	r3, #2
 80020ba:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020c0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80020c2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80020c6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 80020c8:	2302      	movs	r3, #2
 80020ca:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 80020cc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80020d0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 80020d2:	2340      	movs	r3, #64	; 0x40
 80020d4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80020da:	4618      	mov	r0, r3
 80020dc:	f002 fc5a 	bl	8004994 <HAL_RCC_OscConfig>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80020e6:	f000 f89f 	bl	8002228 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020ea:	230f      	movs	r3, #15
 80020ec:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020ee:	2302      	movs	r3, #2
 80020f0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020f2:	2300      	movs	r3, #0
 80020f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020fc:	2300      	movs	r3, #0
 80020fe:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002100:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002104:	2102      	movs	r1, #2
 8002106:	4618      	mov	r0, r3
 8002108:	f002 ff5a 	bl	8004fc0 <HAL_RCC_ClockConfig>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002112:	f000 f889 	bl	8002228 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8002116:	2312      	movs	r3, #18
 8002118:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800211a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800211e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV3;
 8002120:	2300      	movs	r3, #0
 8002122:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002124:	1d3b      	adds	r3, r7, #4
 8002126:	4618      	mov	r0, r3
 8002128:	f003 f940 	bl	80053ac <HAL_RCCEx_PeriphCLKConfig>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002132:	f000 f879 	bl	8002228 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8002136:	4b03      	ldr	r3, [pc, #12]	; (8002144 <SystemClock_Config+0xd4>)
 8002138:	2201      	movs	r2, #1
 800213a:	601a      	str	r2, [r3, #0]
}
 800213c:	bf00      	nop
 800213e:	3770      	adds	r7, #112	; 0x70
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	42420070 	.word	0x42420070

08002148 <GpioTimePacket_Init>:
/* USER CODE BEGIN 4 */

//Initialize struct values
//Will initialize GPIO to LOW!
void GpioTimePacket_Init(GpioTimePacket *gtp, GPIO_TypeDef *port, uint16_t pin)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	4613      	mov	r3, r2
 8002154:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET); //Set GPIO LOW
 8002156:	88fb      	ldrh	r3, [r7, #6]
 8002158:	2200      	movs	r2, #0
 800215a:	4619      	mov	r1, r3
 800215c:	68b8      	ldr	r0, [r7, #8]
 800215e:	f001 fab7 	bl	80036d0 <HAL_GPIO_WritePin>
	gtp->gpio_port	= port;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	68ba      	ldr	r2, [r7, #8]
 8002166:	601a      	str	r2, [r3, #0]
	gtp->gpio_pin	= pin;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	88fa      	ldrh	r2, [r7, #6]
 800216c:	809a      	strh	r2, [r3, #4]
	gtp->ts_prev 	= 0; //Init to 0
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
	gtp->ts_curr 	= 0; //Init to 0
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2200      	movs	r2, #0
 8002178:	60da      	str	r2, [r3, #12]
}
 800217a:	bf00      	nop
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <GpioFixedToggle>:

//update_ms = update after X ms
void GpioFixedToggle(GpioTimePacket *gtp, uint16_t update_ms)
{
 8002182:	b580      	push	{r7, lr}
 8002184:	b082      	sub	sp, #8
 8002186:	af00      	add	r7, sp, #0
 8002188:	6078      	str	r0, [r7, #4]
 800218a:	460b      	mov	r3, r1
 800218c:	807b      	strh	r3, [r7, #2]
	gtp->ts_curr = HAL_GetTick(); //Record current timestamp
 800218e:	f000 fbbf 	bl	8002910 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	60da      	str	r2, [r3, #12]

	if (gtp->ts_curr - gtp->ts_prev > update_ms) {
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	68da      	ldr	r2, [r3, #12]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	1ad2      	subs	r2, r2, r3
 80021a2:	887b      	ldrh	r3, [r7, #2]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d90b      	bls.n	80021c0 <GpioFixedToggle+0x3e>
		HAL_GPIO_TogglePin(gtp->gpio_port, gtp->gpio_pin); // Toggle GPIO
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	889b      	ldrh	r3, [r3, #4]
 80021b0:	4619      	mov	r1, r3
 80021b2:	4610      	mov	r0, r2
 80021b4:	f001 faa4 	bl	8003700 <HAL_GPIO_TogglePin>
		gtp->ts_prev = gtp->ts_curr;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68da      	ldr	r2, [r3, #12]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	609a      	str	r2, [r3, #8]
	}
}
 80021c0:	bf00      	nop
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <TimerPacket_Init>:

//Initialize struct values
//Will initialize GPIO to LOW!
void TimerPacket_Init(TimerPacket *tp, uint32_t delay)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	6039      	str	r1, [r7, #0]
	tp->ts_prev 	= 0;		//Init to 0
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
	tp->ts_curr 	= 0; 		//Init to 0
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	605a      	str	r2, [r3, #4]
	tp->delay		= delay;	//Init to user value
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	683a      	ldr	r2, [r7, #0]
 80021e2:	609a      	str	r2, [r3, #8]
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr

080021ee <TimerPacket_FixedPulse>:

//update_ms = update after X ms
uint8_t TimerPacket_FixedPulse(TimerPacket *tp)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b082      	sub	sp, #8
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
	tp->ts_curr = HAL_GetTick(); //Record current timestamp
 80021f6:	f000 fb8b 	bl	8002910 <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	605a      	str	r2, [r3, #4]

	if (tp->ts_curr - tp->ts_prev > tp->delay) {
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685a      	ldr	r2, [r3, #4]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	1ad2      	subs	r2, r2, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	429a      	cmp	r2, r3
 8002210:	d905      	bls.n	800221e <TimerPacket_FixedPulse+0x30>
		tp->ts_prev = tp->ts_curr; //Update prev timestamp to current
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685a      	ldr	r2, [r3, #4]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	601a      	str	r2, [r3, #0]
		return 1; //Enact event (time interval is a go)
 800221a:	2301      	movs	r3, #1
 800221c:	e000      	b.n	8002220 <TimerPacket_FixedPulse+0x32>
	}
	return 0; //Do not enact event
 800221e:	2300      	movs	r3, #0
}
 8002220:	4618      	mov	r0, r3
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800222c:	b672      	cpsid	i
}
 800222e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8002230:	e7fe      	b.n	8002230 <Error_Handler+0x8>
	...

08002234 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002238:	4b17      	ldr	r3, [pc, #92]	; (8002298 <MX_SPI1_Init+0x64>)
 800223a:	4a18      	ldr	r2, [pc, #96]	; (800229c <MX_SPI1_Init+0x68>)
 800223c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800223e:	4b16      	ldr	r3, [pc, #88]	; (8002298 <MX_SPI1_Init+0x64>)
 8002240:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002244:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002246:	4b14      	ldr	r3, [pc, #80]	; (8002298 <MX_SPI1_Init+0x64>)
 8002248:	2200      	movs	r2, #0
 800224a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800224c:	4b12      	ldr	r3, [pc, #72]	; (8002298 <MX_SPI1_Init+0x64>)
 800224e:	2200      	movs	r2, #0
 8002250:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002252:	4b11      	ldr	r3, [pc, #68]	; (8002298 <MX_SPI1_Init+0x64>)
 8002254:	2200      	movs	r2, #0
 8002256:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002258:	4b0f      	ldr	r3, [pc, #60]	; (8002298 <MX_SPI1_Init+0x64>)
 800225a:	2200      	movs	r2, #0
 800225c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800225e:	4b0e      	ldr	r3, [pc, #56]	; (8002298 <MX_SPI1_Init+0x64>)
 8002260:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002264:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002266:	4b0c      	ldr	r3, [pc, #48]	; (8002298 <MX_SPI1_Init+0x64>)
 8002268:	2228      	movs	r2, #40	; 0x28
 800226a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800226c:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <MX_SPI1_Init+0x64>)
 800226e:	2200      	movs	r2, #0
 8002270:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002272:	4b09      	ldr	r3, [pc, #36]	; (8002298 <MX_SPI1_Init+0x64>)
 8002274:	2200      	movs	r2, #0
 8002276:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002278:	4b07      	ldr	r3, [pc, #28]	; (8002298 <MX_SPI1_Init+0x64>)
 800227a:	2200      	movs	r2, #0
 800227c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800227e:	4b06      	ldr	r3, [pc, #24]	; (8002298 <MX_SPI1_Init+0x64>)
 8002280:	220a      	movs	r2, #10
 8002282:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002284:	4804      	ldr	r0, [pc, #16]	; (8002298 <MX_SPI1_Init+0x64>)
 8002286:	f003 f9c3 	bl	8005610 <HAL_SPI_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002290:	f7ff ffca 	bl	8002228 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002294:	bf00      	nop
 8002296:	bd80      	pop	{r7, pc}
 8002298:	20000420 	.word	0x20000420
 800229c:	40013000 	.word	0x40013000

080022a0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b088      	sub	sp, #32
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a8:	f107 0310 	add.w	r3, r7, #16
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a1b      	ldr	r2, [pc, #108]	; (8002328 <HAL_SPI_MspInit+0x88>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d12f      	bne.n	8002320 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022c0:	4b1a      	ldr	r3, [pc, #104]	; (800232c <HAL_SPI_MspInit+0x8c>)
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	4a19      	ldr	r2, [pc, #100]	; (800232c <HAL_SPI_MspInit+0x8c>)
 80022c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022ca:	6193      	str	r3, [r2, #24]
 80022cc:	4b17      	ldr	r3, [pc, #92]	; (800232c <HAL_SPI_MspInit+0x8c>)
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d8:	4b14      	ldr	r3, [pc, #80]	; (800232c <HAL_SPI_MspInit+0x8c>)
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	4a13      	ldr	r2, [pc, #76]	; (800232c <HAL_SPI_MspInit+0x8c>)
 80022de:	f043 0304 	orr.w	r3, r3, #4
 80022e2:	6193      	str	r3, [r2, #24]
 80022e4:	4b11      	ldr	r3, [pc, #68]	; (800232c <HAL_SPI_MspInit+0x8c>)
 80022e6:	699b      	ldr	r3, [r3, #24]
 80022e8:	f003 0304 	and.w	r3, r3, #4
 80022ec:	60bb      	str	r3, [r7, #8]
 80022ee:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80022f0:	23a0      	movs	r3, #160	; 0xa0
 80022f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f4:	2302      	movs	r3, #2
 80022f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022f8:	2303      	movs	r3, #3
 80022fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022fc:	f107 0310 	add.w	r3, r7, #16
 8002300:	4619      	mov	r1, r3
 8002302:	480b      	ldr	r0, [pc, #44]	; (8002330 <HAL_SPI_MspInit+0x90>)
 8002304:	f001 f860 	bl	80033c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002308:	2340      	movs	r3, #64	; 0x40
 800230a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800230c:	2300      	movs	r3, #0
 800230e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002310:	2300      	movs	r3, #0
 8002312:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002314:	f107 0310 	add.w	r3, r7, #16
 8002318:	4619      	mov	r1, r3
 800231a:	4805      	ldr	r0, [pc, #20]	; (8002330 <HAL_SPI_MspInit+0x90>)
 800231c:	f001 f854 	bl	80033c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002320:	bf00      	nop
 8002322:	3720      	adds	r7, #32
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40013000 	.word	0x40013000
 800232c:	40021000 	.word	0x40021000
 8002330:	40010800 	.word	0x40010800

08002334 <LTC_nCS_High>:
  }
}

/* USER CODE BEGIN 1 */
/* Pull nCS line to SPI1 HIGH */
void LTC_nCS_High(void) {
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_SET); //Pull CS high
 8002338:	2201      	movs	r2, #1
 800233a:	2110      	movs	r1, #16
 800233c:	4802      	ldr	r0, [pc, #8]	; (8002348 <LTC_nCS_High+0x14>)
 800233e:	f001 f9c7 	bl	80036d0 <HAL_GPIO_WritePin>
}
 8002342:	bf00      	nop
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	40010800 	.word	0x40010800

0800234c <LTC_nCS_Low>:

/* Pull nCS line to SPI1 LOW */
void LTC_nCS_Low(void) {
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET); //Pull CS high
 8002350:	2200      	movs	r2, #0
 8002352:	2110      	movs	r1, #16
 8002354:	4802      	ldr	r0, [pc, #8]	; (8002360 <LTC_nCS_Low+0x14>)
 8002356:	f001 f9bb 	bl	80036d0 <HAL_GPIO_WritePin>
}
 800235a:	bf00      	nop
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40010800 	.word	0x40010800

08002364 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002364:	b480      	push	{r7}
 8002366:	b085      	sub	sp, #20
 8002368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800236a:	4b15      	ldr	r3, [pc, #84]	; (80023c0 <HAL_MspInit+0x5c>)
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	4a14      	ldr	r2, [pc, #80]	; (80023c0 <HAL_MspInit+0x5c>)
 8002370:	f043 0301 	orr.w	r3, r3, #1
 8002374:	6193      	str	r3, [r2, #24]
 8002376:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <HAL_MspInit+0x5c>)
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	60bb      	str	r3, [r7, #8]
 8002380:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002382:	4b0f      	ldr	r3, [pc, #60]	; (80023c0 <HAL_MspInit+0x5c>)
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	4a0e      	ldr	r2, [pc, #56]	; (80023c0 <HAL_MspInit+0x5c>)
 8002388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800238c:	61d3      	str	r3, [r2, #28]
 800238e:	4b0c      	ldr	r3, [pc, #48]	; (80023c0 <HAL_MspInit+0x5c>)
 8002390:	69db      	ldr	r3, [r3, #28]
 8002392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002396:	607b      	str	r3, [r7, #4]
 8002398:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800239a:	4b0a      	ldr	r3, [pc, #40]	; (80023c4 <HAL_MspInit+0x60>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80023a6:	60fb      	str	r3, [r7, #12]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	4a04      	ldr	r2, [pc, #16]	; (80023c4 <HAL_MspInit+0x60>)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023b6:	bf00      	nop
 80023b8:	3714      	adds	r7, #20
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr
 80023c0:	40021000 	.word	0x40021000
 80023c4:	40010000 	.word	0x40010000

080023c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023cc:	e7fe      	b.n	80023cc <NMI_Handler+0x4>

080023ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023d2:	e7fe      	b.n	80023d2 <HardFault_Handler+0x4>

080023d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023d8:	e7fe      	b.n	80023d8 <MemManage_Handler+0x4>

080023da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023de:	e7fe      	b.n	80023de <BusFault_Handler+0x4>

080023e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023e4:	e7fe      	b.n	80023e4 <UsageFault_Handler+0x4>

080023e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023e6:	b480      	push	{r7}
 80023e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr

080023f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023f2:	b480      	push	{r7}
 80023f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023f6:	bf00      	nop
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bc80      	pop	{r7}
 80023fc:	4770      	bx	lr

080023fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023fe:	b480      	push	{r7}
 8002400:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr

0800240a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800240e:	f000 fa6d 	bl	80028ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
	...

08002418 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800241c:	4802      	ldr	r0, [pc, #8]	; (8002428 <OTG_FS_IRQHandler+0x10>)
 800241e:	f001 fac7 	bl	80039b0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002422:	bf00      	nop
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	20001220 	.word	0x20001220

0800242c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  return 1;
 8002430:	2301      	movs	r3, #1
}
 8002432:	4618      	mov	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	bc80      	pop	{r7}
 8002438:	4770      	bx	lr

0800243a <_kill>:

int _kill(int pid, int sig)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b082      	sub	sp, #8
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
 8002442:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002444:	f008 f914 	bl	800a670 <__errno>
 8002448:	4603      	mov	r3, r0
 800244a:	2216      	movs	r2, #22
 800244c:	601a      	str	r2, [r3, #0]
  return -1;
 800244e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <_exit>:

void _exit (int status)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b082      	sub	sp, #8
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002462:	f04f 31ff 	mov.w	r1, #4294967295
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7ff ffe7 	bl	800243a <_kill>
  while (1) {}    /* Make sure we hang here */
 800246c:	e7fe      	b.n	800246c <_exit+0x12>

0800246e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b086      	sub	sp, #24
 8002472:	af00      	add	r7, sp, #0
 8002474:	60f8      	str	r0, [r7, #12]
 8002476:	60b9      	str	r1, [r7, #8]
 8002478:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800247a:	2300      	movs	r3, #0
 800247c:	617b      	str	r3, [r7, #20]
 800247e:	e00a      	b.n	8002496 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002480:	f3af 8000 	nop.w
 8002484:	4601      	mov	r1, r0
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	1c5a      	adds	r2, r3, #1
 800248a:	60ba      	str	r2, [r7, #8]
 800248c:	b2ca      	uxtb	r2, r1
 800248e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	3301      	adds	r3, #1
 8002494:	617b      	str	r3, [r7, #20]
 8002496:	697a      	ldr	r2, [r7, #20]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	429a      	cmp	r2, r3
 800249c:	dbf0      	blt.n	8002480 <_read+0x12>
  }

  return len;
 800249e:	687b      	ldr	r3, [r7, #4]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3718      	adds	r7, #24
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]
 80024b8:	e009      	b.n	80024ce <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	1c5a      	adds	r2, r3, #1
 80024be:	60ba      	str	r2, [r7, #8]
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	3301      	adds	r3, #1
 80024cc:	617b      	str	r3, [r7, #20]
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	dbf1      	blt.n	80024ba <_write+0x12>
  }
  return len;
 80024d6:	687b      	ldr	r3, [r7, #4]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <_close>:

int _close(int file)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr

080024f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024f6:	b480      	push	{r7}
 80024f8:	b083      	sub	sp, #12
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
 80024fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002506:	605a      	str	r2, [r3, #4]
  return 0;
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	bc80      	pop	{r7}
 8002512:	4770      	bx	lr

08002514 <_isatty>:

int _isatty(int file)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800251c:	2301      	movs	r3, #1
}
 800251e:	4618      	mov	r0, r3
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	bc80      	pop	{r7}
 8002526:	4770      	bx	lr

08002528 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3714      	adds	r7, #20
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr

08002540 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002548:	4a14      	ldr	r2, [pc, #80]	; (800259c <_sbrk+0x5c>)
 800254a:	4b15      	ldr	r3, [pc, #84]	; (80025a0 <_sbrk+0x60>)
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002554:	4b13      	ldr	r3, [pc, #76]	; (80025a4 <_sbrk+0x64>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d102      	bne.n	8002562 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800255c:	4b11      	ldr	r3, [pc, #68]	; (80025a4 <_sbrk+0x64>)
 800255e:	4a12      	ldr	r2, [pc, #72]	; (80025a8 <_sbrk+0x68>)
 8002560:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002562:	4b10      	ldr	r3, [pc, #64]	; (80025a4 <_sbrk+0x64>)
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4413      	add	r3, r2
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	429a      	cmp	r2, r3
 800256e:	d207      	bcs.n	8002580 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002570:	f008 f87e 	bl	800a670 <__errno>
 8002574:	4603      	mov	r3, r0
 8002576:	220c      	movs	r2, #12
 8002578:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800257a:	f04f 33ff 	mov.w	r3, #4294967295
 800257e:	e009      	b.n	8002594 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002580:	4b08      	ldr	r3, [pc, #32]	; (80025a4 <_sbrk+0x64>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002586:	4b07      	ldr	r3, [pc, #28]	; (80025a4 <_sbrk+0x64>)
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4413      	add	r3, r2
 800258e:	4a05      	ldr	r2, [pc, #20]	; (80025a4 <_sbrk+0x64>)
 8002590:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002592:	68fb      	ldr	r3, [r7, #12]
}
 8002594:	4618      	mov	r0, r3
 8002596:	3718      	adds	r7, #24
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20010000 	.word	0x20010000
 80025a0:	00000400 	.word	0x00000400
 80025a4:	20000478 	.word	0x20000478
 80025a8:	20001a90 	.word	0x20001a90

080025ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025b0:	bf00      	nop
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bc80      	pop	{r7}
 80025b6:	4770      	bx	lr

080025b8 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025be:	463b      	mov	r3, r7
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80025c6:	4b15      	ldr	r3, [pc, #84]	; (800261c <MX_TIM7_Init+0x64>)
 80025c8:	4a15      	ldr	r2, [pc, #84]	; (8002620 <MX_TIM7_Init+0x68>)
 80025ca:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 80025cc:	4b13      	ldr	r3, [pc, #76]	; (800261c <MX_TIM7_Init+0x64>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d2:	4b12      	ldr	r3, [pc, #72]	; (800261c <MX_TIM7_Init+0x64>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80025d8:	4b10      	ldr	r3, [pc, #64]	; (800261c <MX_TIM7_Init+0x64>)
 80025da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025de:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025e0:	4b0e      	ldr	r3, [pc, #56]	; (800261c <MX_TIM7_Init+0x64>)
 80025e2:	2280      	movs	r2, #128	; 0x80
 80025e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80025e6:	480d      	ldr	r0, [pc, #52]	; (800261c <MX_TIM7_Init+0x64>)
 80025e8:	f003 fd9a 	bl	8006120 <HAL_TIM_Base_Init>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80025f2:	f7ff fe19 	bl	8002228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025f6:	2300      	movs	r3, #0
 80025f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025fa:	2300      	movs	r3, #0
 80025fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80025fe:	463b      	mov	r3, r7
 8002600:	4619      	mov	r1, r3
 8002602:	4806      	ldr	r0, [pc, #24]	; (800261c <MX_TIM7_Init+0x64>)
 8002604:	f003 fe48 	bl	8006298 <HAL_TIMEx_MasterConfigSynchronization>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800260e:	f7ff fe0b 	bl	8002228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002612:	bf00      	nop
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	2000047c 	.word	0x2000047c
 8002620:	40001400 	.word	0x40001400

08002624 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a09      	ldr	r2, [pc, #36]	; (8002658 <HAL_TIM_Base_MspInit+0x34>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d10b      	bne.n	800264e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002636:	4b09      	ldr	r3, [pc, #36]	; (800265c <HAL_TIM_Base_MspInit+0x38>)
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	4a08      	ldr	r2, [pc, #32]	; (800265c <HAL_TIM_Base_MspInit+0x38>)
 800263c:	f043 0320 	orr.w	r3, r3, #32
 8002640:	61d3      	str	r3, [r2, #28]
 8002642:	4b06      	ldr	r3, [pc, #24]	; (800265c <HAL_TIM_Base_MspInit+0x38>)
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	f003 0320 	and.w	r3, r3, #32
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800264e:	bf00      	nop
 8002650:	3714      	adds	r7, #20
 8002652:	46bd      	mov	sp, r7
 8002654:	bc80      	pop	{r7}
 8002656:	4770      	bx	lr
 8002658:	40001400 	.word	0x40001400
 800265c:	40021000 	.word	0x40021000

08002660 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002664:	4b11      	ldr	r3, [pc, #68]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 8002666:	4a12      	ldr	r2, [pc, #72]	; (80026b0 <MX_USART2_UART_Init+0x50>)
 8002668:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800266a:	4b10      	ldr	r3, [pc, #64]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 800266c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002670:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002672:	4b0e      	ldr	r3, [pc, #56]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 8002674:	2200      	movs	r2, #0
 8002676:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002678:	4b0c      	ldr	r3, [pc, #48]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 800267a:	2200      	movs	r2, #0
 800267c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800267e:	4b0b      	ldr	r3, [pc, #44]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 8002680:	2200      	movs	r2, #0
 8002682:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002684:	4b09      	ldr	r3, [pc, #36]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 8002686:	220c      	movs	r2, #12
 8002688:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800268a:	4b08      	ldr	r3, [pc, #32]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 800268c:	2200      	movs	r2, #0
 800268e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002690:	4b06      	ldr	r3, [pc, #24]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 8002692:	2200      	movs	r2, #0
 8002694:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002696:	4805      	ldr	r0, [pc, #20]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 8002698:	f003 fe64 	bl	8006364 <HAL_UART_Init>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80026a2:	f7ff fdc1 	bl	8002228 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	200004c4 	.word	0x200004c4
 80026b0:	40004400 	.word	0x40004400

080026b4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80026b8:	4b11      	ldr	r3, [pc, #68]	; (8002700 <MX_USART3_UART_Init+0x4c>)
 80026ba:	4a12      	ldr	r2, [pc, #72]	; (8002704 <MX_USART3_UART_Init+0x50>)
 80026bc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80026be:	4b10      	ldr	r3, [pc, #64]	; (8002700 <MX_USART3_UART_Init+0x4c>)
 80026c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026c4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80026c6:	4b0e      	ldr	r3, [pc, #56]	; (8002700 <MX_USART3_UART_Init+0x4c>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80026cc:	4b0c      	ldr	r3, [pc, #48]	; (8002700 <MX_USART3_UART_Init+0x4c>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80026d2:	4b0b      	ldr	r3, [pc, #44]	; (8002700 <MX_USART3_UART_Init+0x4c>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80026d8:	4b09      	ldr	r3, [pc, #36]	; (8002700 <MX_USART3_UART_Init+0x4c>)
 80026da:	220c      	movs	r2, #12
 80026dc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026de:	4b08      	ldr	r3, [pc, #32]	; (8002700 <MX_USART3_UART_Init+0x4c>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80026e4:	4b06      	ldr	r3, [pc, #24]	; (8002700 <MX_USART3_UART_Init+0x4c>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80026ea:	4805      	ldr	r0, [pc, #20]	; (8002700 <MX_USART3_UART_Init+0x4c>)
 80026ec:	f003 fe3a 	bl	8006364 <HAL_UART_Init>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80026f6:	f7ff fd97 	bl	8002228 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80026fa:	bf00      	nop
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	2000050c 	.word	0x2000050c
 8002704:	40004800 	.word	0x40004800

08002708 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08a      	sub	sp, #40	; 0x28
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002710:	f107 0318 	add.w	r3, r7, #24
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	605a      	str	r2, [r3, #4]
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a37      	ldr	r2, [pc, #220]	; (8002800 <HAL_UART_MspInit+0xf8>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d130      	bne.n	800278a <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002728:	4b36      	ldr	r3, [pc, #216]	; (8002804 <HAL_UART_MspInit+0xfc>)
 800272a:	69db      	ldr	r3, [r3, #28]
 800272c:	4a35      	ldr	r2, [pc, #212]	; (8002804 <HAL_UART_MspInit+0xfc>)
 800272e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002732:	61d3      	str	r3, [r2, #28]
 8002734:	4b33      	ldr	r3, [pc, #204]	; (8002804 <HAL_UART_MspInit+0xfc>)
 8002736:	69db      	ldr	r3, [r3, #28]
 8002738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800273c:	617b      	str	r3, [r7, #20]
 800273e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002740:	4b30      	ldr	r3, [pc, #192]	; (8002804 <HAL_UART_MspInit+0xfc>)
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	4a2f      	ldr	r2, [pc, #188]	; (8002804 <HAL_UART_MspInit+0xfc>)
 8002746:	f043 0304 	orr.w	r3, r3, #4
 800274a:	6193      	str	r3, [r2, #24]
 800274c:	4b2d      	ldr	r3, [pc, #180]	; (8002804 <HAL_UART_MspInit+0xfc>)
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	f003 0304 	and.w	r3, r3, #4
 8002754:	613b      	str	r3, [r7, #16]
 8002756:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002758:	2304      	movs	r3, #4
 800275a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275c:	2302      	movs	r3, #2
 800275e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002760:	2303      	movs	r3, #3
 8002762:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002764:	f107 0318 	add.w	r3, r7, #24
 8002768:	4619      	mov	r1, r3
 800276a:	4827      	ldr	r0, [pc, #156]	; (8002808 <HAL_UART_MspInit+0x100>)
 800276c:	f000 fe2c 	bl	80033c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002770:	2308      	movs	r3, #8
 8002772:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002774:	2300      	movs	r3, #0
 8002776:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002778:	2300      	movs	r3, #0
 800277a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800277c:	f107 0318 	add.w	r3, r7, #24
 8002780:	4619      	mov	r1, r3
 8002782:	4821      	ldr	r0, [pc, #132]	; (8002808 <HAL_UART_MspInit+0x100>)
 8002784:	f000 fe20 	bl	80033c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002788:	e036      	b.n	80027f8 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART3)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a1f      	ldr	r2, [pc, #124]	; (800280c <HAL_UART_MspInit+0x104>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d131      	bne.n	80027f8 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002794:	4b1b      	ldr	r3, [pc, #108]	; (8002804 <HAL_UART_MspInit+0xfc>)
 8002796:	69db      	ldr	r3, [r3, #28]
 8002798:	4a1a      	ldr	r2, [pc, #104]	; (8002804 <HAL_UART_MspInit+0xfc>)
 800279a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800279e:	61d3      	str	r3, [r2, #28]
 80027a0:	4b18      	ldr	r3, [pc, #96]	; (8002804 <HAL_UART_MspInit+0xfc>)
 80027a2:	69db      	ldr	r3, [r3, #28]
 80027a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027a8:	60fb      	str	r3, [r7, #12]
 80027aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ac:	4b15      	ldr	r3, [pc, #84]	; (8002804 <HAL_UART_MspInit+0xfc>)
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	4a14      	ldr	r2, [pc, #80]	; (8002804 <HAL_UART_MspInit+0xfc>)
 80027b2:	f043 0308 	orr.w	r3, r3, #8
 80027b6:	6193      	str	r3, [r2, #24]
 80027b8:	4b12      	ldr	r3, [pc, #72]	; (8002804 <HAL_UART_MspInit+0xfc>)
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	f003 0308 	and.w	r3, r3, #8
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80027c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ca:	2302      	movs	r3, #2
 80027cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027ce:	2303      	movs	r3, #3
 80027d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d2:	f107 0318 	add.w	r3, r7, #24
 80027d6:	4619      	mov	r1, r3
 80027d8:	480d      	ldr	r0, [pc, #52]	; (8002810 <HAL_UART_MspInit+0x108>)
 80027da:	f000 fdf5 	bl	80033c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80027de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80027e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027e4:	2300      	movs	r3, #0
 80027e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e8:	2300      	movs	r3, #0
 80027ea:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ec:	f107 0318 	add.w	r3, r7, #24
 80027f0:	4619      	mov	r1, r3
 80027f2:	4807      	ldr	r0, [pc, #28]	; (8002810 <HAL_UART_MspInit+0x108>)
 80027f4:	f000 fde8 	bl	80033c8 <HAL_GPIO_Init>
}
 80027f8:	bf00      	nop
 80027fa:	3728      	adds	r7, #40	; 0x28
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40004400 	.word	0x40004400
 8002804:	40021000 	.word	0x40021000
 8002808:	40010800 	.word	0x40010800
 800280c:	40004800 	.word	0x40004800
 8002810:	40010c00 	.word	0x40010c00

08002814 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002814:	f7ff feca 	bl	80025ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002818:	480b      	ldr	r0, [pc, #44]	; (8002848 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800281a:	490c      	ldr	r1, [pc, #48]	; (800284c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800281c:	4a0c      	ldr	r2, [pc, #48]	; (8002850 <LoopFillZerobss+0x16>)
  movs r3, #0
 800281e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002820:	e002      	b.n	8002828 <LoopCopyDataInit>

08002822 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002822:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002824:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002826:	3304      	adds	r3, #4

08002828 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002828:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800282a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800282c:	d3f9      	bcc.n	8002822 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800282e:	4a09      	ldr	r2, [pc, #36]	; (8002854 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002830:	4c09      	ldr	r4, [pc, #36]	; (8002858 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002832:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002834:	e001      	b.n	800283a <LoopFillZerobss>

08002836 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002836:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002838:	3204      	adds	r2, #4

0800283a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800283a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800283c:	d3fb      	bcc.n	8002836 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800283e:	f007 ff1d 	bl	800a67c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002842:	f7ff fad7 	bl	8001df4 <main>
  bx lr
 8002846:	4770      	bx	lr
  ldr r0, =_sdata
 8002848:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800284c:	20000344 	.word	0x20000344
  ldr r2, =_sidata
 8002850:	0800d3a4 	.word	0x0800d3a4
  ldr r2, =_sbss
 8002854:	20000344 	.word	0x20000344
  ldr r4, =_ebss
 8002858:	20001a90 	.word	0x20001a90

0800285c <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800285c:	e7fe      	b.n	800285c <ADC1_2_IRQHandler>
	...

08002860 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002864:	4b08      	ldr	r3, [pc, #32]	; (8002888 <HAL_Init+0x28>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a07      	ldr	r2, [pc, #28]	; (8002888 <HAL_Init+0x28>)
 800286a:	f043 0310 	orr.w	r3, r3, #16
 800286e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002870:	2003      	movs	r0, #3
 8002872:	f000 fd67 	bl	8003344 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002876:	200f      	movs	r0, #15
 8002878:	f000 f808 	bl	800288c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800287c:	f7ff fd72 	bl	8002364 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002880:	2300      	movs	r3, #0
}
 8002882:	4618      	mov	r0, r3
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	40022000 	.word	0x40022000

0800288c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002894:	4b12      	ldr	r3, [pc, #72]	; (80028e0 <HAL_InitTick+0x54>)
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	4b12      	ldr	r3, [pc, #72]	; (80028e4 <HAL_InitTick+0x58>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	4619      	mov	r1, r3
 800289e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80028a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028aa:	4618      	mov	r0, r3
 80028ac:	f000 fd7f 	bl	80033ae <HAL_SYSTICK_Config>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e00e      	b.n	80028d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2b0f      	cmp	r3, #15
 80028be:	d80a      	bhi.n	80028d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028c0:	2200      	movs	r2, #0
 80028c2:	6879      	ldr	r1, [r7, #4]
 80028c4:	f04f 30ff 	mov.w	r0, #4294967295
 80028c8:	f000 fd47 	bl	800335a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028cc:	4a06      	ldr	r2, [pc, #24]	; (80028e8 <HAL_InitTick+0x5c>)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
 80028d4:	e000      	b.n	80028d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3708      	adds	r7, #8
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	20000000 	.word	0x20000000
 80028e4:	20000008 	.word	0x20000008
 80028e8:	20000004 	.word	0x20000004

080028ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028f0:	4b05      	ldr	r3, [pc, #20]	; (8002908 <HAL_IncTick+0x1c>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	461a      	mov	r2, r3
 80028f6:	4b05      	ldr	r3, [pc, #20]	; (800290c <HAL_IncTick+0x20>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4413      	add	r3, r2
 80028fc:	4a03      	ldr	r2, [pc, #12]	; (800290c <HAL_IncTick+0x20>)
 80028fe:	6013      	str	r3, [r2, #0]
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr
 8002908:	20000008 	.word	0x20000008
 800290c:	20000554 	.word	0x20000554

08002910 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  return uwTick;
 8002914:	4b02      	ldr	r3, [pc, #8]	; (8002920 <HAL_GetTick+0x10>)
 8002916:	681b      	ldr	r3, [r3, #0]
}
 8002918:	4618      	mov	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr
 8002920:	20000554 	.word	0x20000554

08002924 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800292c:	f7ff fff0 	bl	8002910 <HAL_GetTick>
 8002930:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800293c:	d005      	beq.n	800294a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800293e:	4b0a      	ldr	r3, [pc, #40]	; (8002968 <HAL_Delay+0x44>)
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	461a      	mov	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	4413      	add	r3, r2
 8002948:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800294a:	bf00      	nop
 800294c:	f7ff ffe0 	bl	8002910 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	429a      	cmp	r2, r3
 800295a:	d8f7      	bhi.n	800294c <HAL_Delay+0x28>
  {
  }
}
 800295c:	bf00      	nop
 800295e:	bf00      	nop
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	20000008 	.word	0x20000008

0800296c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002974:	2300      	movs	r3, #0
 8002976:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002978:	2300      	movs	r3, #0
 800297a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800297c:	2300      	movs	r3, #0
 800297e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002980:	2300      	movs	r3, #0
 8002982:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e0be      	b.n	8002b0c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002998:	2b00      	cmp	r3, #0
 800299a:	d109      	bne.n	80029b0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f7ff f804 	bl	80019b8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f000 f9ab 	bl	8002d0c <ADC_ConversionStop_Disable>
 80029b6:	4603      	mov	r3, r0
 80029b8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029be:	f003 0310 	and.w	r3, r3, #16
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f040 8099 	bne.w	8002afa <HAL_ADC_Init+0x18e>
 80029c8:	7dfb      	ldrb	r3, [r7, #23]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f040 8095 	bne.w	8002afa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80029d8:	f023 0302 	bic.w	r3, r3, #2
 80029dc:	f043 0202 	orr.w	r2, r3, #2
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80029ec:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	7b1b      	ldrb	r3, [r3, #12]
 80029f2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80029f4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a04:	d003      	beq.n	8002a0e <HAL_ADC_Init+0xa2>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d102      	bne.n	8002a14 <HAL_ADC_Init+0xa8>
 8002a0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a12:	e000      	b.n	8002a16 <HAL_ADC_Init+0xaa>
 8002a14:	2300      	movs	r3, #0
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	7d1b      	ldrb	r3, [r3, #20]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d119      	bne.n	8002a58 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	7b1b      	ldrb	r3, [r3, #12]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d109      	bne.n	8002a40 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	3b01      	subs	r3, #1
 8002a32:	035a      	lsls	r2, r3, #13
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a3c:	613b      	str	r3, [r7, #16]
 8002a3e:	e00b      	b.n	8002a58 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a44:	f043 0220 	orr.w	r2, r3, #32
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a50:	f043 0201 	orr.w	r2, r3, #1
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689a      	ldr	r2, [r3, #8]
 8002a72:	4b28      	ldr	r3, [pc, #160]	; (8002b14 <HAL_ADC_Init+0x1a8>)
 8002a74:	4013      	ands	r3, r2
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	6812      	ldr	r2, [r2, #0]
 8002a7a:	68b9      	ldr	r1, [r7, #8]
 8002a7c:	430b      	orrs	r3, r1
 8002a7e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a88:	d003      	beq.n	8002a92 <HAL_ADC_Init+0x126>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d104      	bne.n	8002a9c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	3b01      	subs	r3, #1
 8002a98:	051b      	lsls	r3, r3, #20
 8002a9a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	68fa      	ldr	r2, [r7, #12]
 8002aac:	430a      	orrs	r2, r1
 8002aae:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	4b18      	ldr	r3, [pc, #96]	; (8002b18 <HAL_ADC_Init+0x1ac>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	68ba      	ldr	r2, [r7, #8]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d10b      	bne.n	8002ad8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aca:	f023 0303 	bic.w	r3, r3, #3
 8002ace:	f043 0201 	orr.w	r2, r3, #1
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ad6:	e018      	b.n	8002b0a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002adc:	f023 0312 	bic.w	r3, r3, #18
 8002ae0:	f043 0210 	orr.w	r2, r3, #16
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aec:	f043 0201 	orr.w	r2, r3, #1
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002af8:	e007      	b.n	8002b0a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002afe:	f043 0210 	orr.w	r2, r3, #16
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3718      	adds	r7, #24
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	ffe1f7fd 	.word	0xffe1f7fd
 8002b18:	ff1f0efe 	.word	0xff1f0efe

08002b1c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b26:	2300      	movs	r3, #0
 8002b28:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d101      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x20>
 8002b38:	2302      	movs	r3, #2
 8002b3a:	e0dc      	b.n	8002cf6 <HAL_ADC_ConfigChannel+0x1da>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	2b06      	cmp	r3, #6
 8002b4a:	d81c      	bhi.n	8002b86 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	4413      	add	r3, r2
 8002b5c:	3b05      	subs	r3, #5
 8002b5e:	221f      	movs	r2, #31
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	43db      	mvns	r3, r3
 8002b66:	4019      	ands	r1, r3
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	6818      	ldr	r0, [r3, #0]
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	4613      	mov	r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	4413      	add	r3, r2
 8002b76:	3b05      	subs	r3, #5
 8002b78:	fa00 f203 	lsl.w	r2, r0, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	430a      	orrs	r2, r1
 8002b82:	635a      	str	r2, [r3, #52]	; 0x34
 8002b84:	e03c      	b.n	8002c00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	2b0c      	cmp	r3, #12
 8002b8c:	d81c      	bhi.n	8002bc8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	4413      	add	r3, r2
 8002b9e:	3b23      	subs	r3, #35	; 0x23
 8002ba0:	221f      	movs	r2, #31
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	4019      	ands	r1, r3
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	6818      	ldr	r0, [r3, #0]
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685a      	ldr	r2, [r3, #4]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	4413      	add	r3, r2
 8002bb8:	3b23      	subs	r3, #35	; 0x23
 8002bba:	fa00 f203 	lsl.w	r2, r0, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	631a      	str	r2, [r3, #48]	; 0x30
 8002bc6:	e01b      	b.n	8002c00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	4413      	add	r3, r2
 8002bd8:	3b41      	subs	r3, #65	; 0x41
 8002bda:	221f      	movs	r2, #31
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	43db      	mvns	r3, r3
 8002be2:	4019      	ands	r1, r3
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	6818      	ldr	r0, [r3, #0]
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	4613      	mov	r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	4413      	add	r3, r2
 8002bf2:	3b41      	subs	r3, #65	; 0x41
 8002bf4:	fa00 f203 	lsl.w	r2, r0, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2b09      	cmp	r3, #9
 8002c06:	d91c      	bls.n	8002c42 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68d9      	ldr	r1, [r3, #12]
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	4613      	mov	r3, r2
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	4413      	add	r3, r2
 8002c18:	3b1e      	subs	r3, #30
 8002c1a:	2207      	movs	r2, #7
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	43db      	mvns	r3, r3
 8002c22:	4019      	ands	r1, r3
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	6898      	ldr	r0, [r3, #8]
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	4413      	add	r3, r2
 8002c32:	3b1e      	subs	r3, #30
 8002c34:	fa00 f203 	lsl.w	r2, r0, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	60da      	str	r2, [r3, #12]
 8002c40:	e019      	b.n	8002c76 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	6919      	ldr	r1, [r3, #16]
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	4413      	add	r3, r2
 8002c52:	2207      	movs	r2, #7
 8002c54:	fa02 f303 	lsl.w	r3, r2, r3
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	4019      	ands	r1, r3
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	6898      	ldr	r0, [r3, #8]
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	4613      	mov	r3, r2
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	4413      	add	r3, r2
 8002c6a:	fa00 f203 	lsl.w	r2, r0, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	430a      	orrs	r2, r1
 8002c74:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2b10      	cmp	r3, #16
 8002c7c:	d003      	beq.n	8002c86 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c82:	2b11      	cmp	r3, #17
 8002c84:	d132      	bne.n	8002cec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a1d      	ldr	r2, [pc, #116]	; (8002d00 <HAL_ADC_ConfigChannel+0x1e4>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d125      	bne.n	8002cdc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d126      	bne.n	8002cec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	689a      	ldr	r2, [r3, #8]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002cac:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2b10      	cmp	r3, #16
 8002cb4:	d11a      	bne.n	8002cec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cb6:	4b13      	ldr	r3, [pc, #76]	; (8002d04 <HAL_ADC_ConfigChannel+0x1e8>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a13      	ldr	r2, [pc, #76]	; (8002d08 <HAL_ADC_ConfigChannel+0x1ec>)
 8002cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc0:	0c9a      	lsrs	r2, r3, #18
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	4413      	add	r3, r2
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ccc:	e002      	b.n	8002cd4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1f9      	bne.n	8002cce <HAL_ADC_ConfigChannel+0x1b2>
 8002cda:	e007      	b.n	8002cec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce0:	f043 0220 	orr.w	r2, r3, #32
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3714      	adds	r7, #20
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bc80      	pop	{r7}
 8002cfe:	4770      	bx	lr
 8002d00:	40012400 	.word	0x40012400
 8002d04:	20000000 	.word	0x20000000
 8002d08:	431bde83 	.word	0x431bde83

08002d0c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d14:	2300      	movs	r3, #0
 8002d16:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 0301 	and.w	r3, r3, #1
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d12e      	bne.n	8002d84 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f022 0201 	bic.w	r2, r2, #1
 8002d34:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d36:	f7ff fdeb 	bl	8002910 <HAL_GetTick>
 8002d3a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d3c:	e01b      	b.n	8002d76 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d3e:	f7ff fde7 	bl	8002910 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d914      	bls.n	8002d76 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d10d      	bne.n	8002d76 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5e:	f043 0210 	orr.w	r2, r3, #16
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d6a:	f043 0201 	orr.w	r2, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e007      	b.n	8002d86 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d0dc      	beq.n	8002d3e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b084      	sub	sp, #16
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e0ed      	b.n	8002f7c <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d102      	bne.n	8002db2 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f7fe fed1 	bl	8001b54 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f042 0201 	orr.w	r2, r2, #1
 8002dc0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002dc2:	f7ff fda5 	bl	8002910 <HAL_GetTick>
 8002dc6:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002dc8:	e012      	b.n	8002df0 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002dca:	f7ff fda1 	bl	8002910 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b0a      	cmp	r3, #10
 8002dd6:	d90b      	bls.n	8002df0 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ddc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2205      	movs	r2, #5
 8002de8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e0c5      	b.n	8002f7c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0e5      	beq.n	8002dca <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f022 0202 	bic.w	r2, r2, #2
 8002e0c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e0e:	f7ff fd7f 	bl	8002910 <HAL_GetTick>
 8002e12:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002e14:	e012      	b.n	8002e3c <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e16:	f7ff fd7b 	bl	8002910 <HAL_GetTick>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	2b0a      	cmp	r3, #10
 8002e22:	d90b      	bls.n	8002e3c <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e28:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2205      	movs	r2, #5
 8002e34:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e09f      	b.n	8002f7c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1e5      	bne.n	8002e16 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	7e1b      	ldrb	r3, [r3, #24]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d108      	bne.n	8002e64 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	e007      	b.n	8002e74 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e72:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	7e5b      	ldrb	r3, [r3, #25]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d108      	bne.n	8002e8e <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e8a:	601a      	str	r2, [r3, #0]
 8002e8c:	e007      	b.n	8002e9e <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e9c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	7e9b      	ldrb	r3, [r3, #26]
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d108      	bne.n	8002eb8 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f042 0220 	orr.w	r2, r2, #32
 8002eb4:	601a      	str	r2, [r3, #0]
 8002eb6:	e007      	b.n	8002ec8 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f022 0220 	bic.w	r2, r2, #32
 8002ec6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	7edb      	ldrb	r3, [r3, #27]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d108      	bne.n	8002ee2 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f022 0210 	bic.w	r2, r2, #16
 8002ede:	601a      	str	r2, [r3, #0]
 8002ee0:	e007      	b.n	8002ef2 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f042 0210 	orr.w	r2, r2, #16
 8002ef0:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	7f1b      	ldrb	r3, [r3, #28]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d108      	bne.n	8002f0c <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f042 0208 	orr.w	r2, r2, #8
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	e007      	b.n	8002f1c <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f022 0208 	bic.w	r2, r2, #8
 8002f1a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	7f5b      	ldrb	r3, [r3, #29]
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d108      	bne.n	8002f36 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f042 0204 	orr.w	r2, r2, #4
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	e007      	b.n	8002f46 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 0204 	bic.w	r2, r2, #4
 8002f44:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	689a      	ldr	r2, [r3, #8]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	431a      	orrs	r2, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	ea42 0103 	orr.w	r1, r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	1e5a      	subs	r2, r3, #1
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002f7a:	2300      	movs	r3, #0
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3710      	adds	r7, #16
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d12e      	bne.n	8002ff6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0201 	bic.w	r2, r2, #1
 8002fae:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002fb0:	f7ff fcae 	bl	8002910 <HAL_GetTick>
 8002fb4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002fb6:	e012      	b.n	8002fde <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002fb8:	f7ff fcaa 	bl	8002910 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	2b0a      	cmp	r3, #10
 8002fc4:	d90b      	bls.n	8002fde <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2205      	movs	r2, #5
 8002fd6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e012      	b.n	8003004 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1e5      	bne.n	8002fb8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	e006      	b.n	8003004 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
  }
}
 8003004:	4618      	mov	r0, r3
 8003006:	3710      	adds	r7, #16
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800300c:	b480      	push	{r7}
 800300e:	b089      	sub	sp, #36	; 0x24
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
 8003018:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003020:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800302a:	7ffb      	ldrb	r3, [r7, #31]
 800302c:	2b01      	cmp	r3, #1
 800302e:	d003      	beq.n	8003038 <HAL_CAN_AddTxMessage+0x2c>
 8003030:	7ffb      	ldrb	r3, [r7, #31]
 8003032:	2b02      	cmp	r3, #2
 8003034:	f040 80ad 	bne.w	8003192 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d10a      	bne.n	8003058 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003048:	2b00      	cmp	r3, #0
 800304a:	d105      	bne.n	8003058 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003052:	2b00      	cmp	r3, #0
 8003054:	f000 8095 	beq.w	8003182 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	0e1b      	lsrs	r3, r3, #24
 800305c:	f003 0303 	and.w	r3, r3, #3
 8003060:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003062:	2201      	movs	r2, #1
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	409a      	lsls	r2, r3
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d10d      	bne.n	8003090 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800307e:	68f9      	ldr	r1, [r7, #12]
 8003080:	6809      	ldr	r1, [r1, #0]
 8003082:	431a      	orrs	r2, r3
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	3318      	adds	r3, #24
 8003088:	011b      	lsls	r3, r3, #4
 800308a:	440b      	add	r3, r1
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	e00f      	b.n	80030b0 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800309a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80030a0:	68f9      	ldr	r1, [r7, #12]
 80030a2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80030a4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	3318      	adds	r3, #24
 80030aa:	011b      	lsls	r3, r3, #4
 80030ac:	440b      	add	r3, r1
 80030ae:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6819      	ldr	r1, [r3, #0]
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	691a      	ldr	r2, [r3, #16]
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	3318      	adds	r3, #24
 80030bc:	011b      	lsls	r3, r3, #4
 80030be:	440b      	add	r3, r1
 80030c0:	3304      	adds	r3, #4
 80030c2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	7d1b      	ldrb	r3, [r3, #20]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d111      	bne.n	80030f0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	3318      	adds	r3, #24
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	4413      	add	r3, r2
 80030d8:	3304      	adds	r3, #4
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	6811      	ldr	r1, [r2, #0]
 80030e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	3318      	adds	r3, #24
 80030e8:	011b      	lsls	r3, r3, #4
 80030ea:	440b      	add	r3, r1
 80030ec:	3304      	adds	r3, #4
 80030ee:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	3307      	adds	r3, #7
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	061a      	lsls	r2, r3, #24
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	3306      	adds	r3, #6
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	041b      	lsls	r3, r3, #16
 8003100:	431a      	orrs	r2, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	3305      	adds	r3, #5
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	021b      	lsls	r3, r3, #8
 800310a:	4313      	orrs	r3, r2
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	3204      	adds	r2, #4
 8003110:	7812      	ldrb	r2, [r2, #0]
 8003112:	4610      	mov	r0, r2
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	6811      	ldr	r1, [r2, #0]
 8003118:	ea43 0200 	orr.w	r2, r3, r0
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	011b      	lsls	r3, r3, #4
 8003120:	440b      	add	r3, r1
 8003122:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003126:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	3303      	adds	r3, #3
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	061a      	lsls	r2, r3, #24
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	3302      	adds	r3, #2
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	041b      	lsls	r3, r3, #16
 8003138:	431a      	orrs	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	3301      	adds	r3, #1
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	021b      	lsls	r3, r3, #8
 8003142:	4313      	orrs	r3, r2
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	7812      	ldrb	r2, [r2, #0]
 8003148:	4610      	mov	r0, r2
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	6811      	ldr	r1, [r2, #0]
 800314e:	ea43 0200 	orr.w	r2, r3, r0
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	011b      	lsls	r3, r3, #4
 8003156:	440b      	add	r3, r1
 8003158:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800315c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	3318      	adds	r3, #24
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	4413      	add	r3, r2
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	6811      	ldr	r1, [r2, #0]
 8003170:	f043 0201 	orr.w	r2, r3, #1
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	3318      	adds	r3, #24
 8003178:	011b      	lsls	r3, r3, #4
 800317a:	440b      	add	r3, r1
 800317c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800317e:	2300      	movs	r3, #0
 8003180:	e00e      	b.n	80031a0 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003186:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e006      	b.n	80031a0 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003196:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
  }
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3724      	adds	r7, #36	; 0x24
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bc80      	pop	{r7}
 80031a8:	4770      	bx	lr
	...

080031ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f003 0307 	and.w	r3, r3, #7
 80031ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031bc:	4b0c      	ldr	r3, [pc, #48]	; (80031f0 <__NVIC_SetPriorityGrouping+0x44>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031c8:	4013      	ands	r3, r2
 80031ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031de:	4a04      	ldr	r2, [pc, #16]	; (80031f0 <__NVIC_SetPriorityGrouping+0x44>)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	60d3      	str	r3, [r2, #12]
}
 80031e4:	bf00      	nop
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bc80      	pop	{r7}
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	e000ed00 	.word	0xe000ed00

080031f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031f8:	4b04      	ldr	r3, [pc, #16]	; (800320c <__NVIC_GetPriorityGrouping+0x18>)
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	0a1b      	lsrs	r3, r3, #8
 80031fe:	f003 0307 	and.w	r3, r3, #7
}
 8003202:	4618      	mov	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	bc80      	pop	{r7}
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	e000ed00 	.word	0xe000ed00

08003210 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	4603      	mov	r3, r0
 8003218:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800321a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321e:	2b00      	cmp	r3, #0
 8003220:	db0b      	blt.n	800323a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003222:	79fb      	ldrb	r3, [r7, #7]
 8003224:	f003 021f 	and.w	r2, r3, #31
 8003228:	4906      	ldr	r1, [pc, #24]	; (8003244 <__NVIC_EnableIRQ+0x34>)
 800322a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322e:	095b      	lsrs	r3, r3, #5
 8003230:	2001      	movs	r0, #1
 8003232:	fa00 f202 	lsl.w	r2, r0, r2
 8003236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800323a:	bf00      	nop
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	bc80      	pop	{r7}
 8003242:	4770      	bx	lr
 8003244:	e000e100 	.word	0xe000e100

08003248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	4603      	mov	r3, r0
 8003250:	6039      	str	r1, [r7, #0]
 8003252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003258:	2b00      	cmp	r3, #0
 800325a:	db0a      	blt.n	8003272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	b2da      	uxtb	r2, r3
 8003260:	490c      	ldr	r1, [pc, #48]	; (8003294 <__NVIC_SetPriority+0x4c>)
 8003262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003266:	0112      	lsls	r2, r2, #4
 8003268:	b2d2      	uxtb	r2, r2
 800326a:	440b      	add	r3, r1
 800326c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003270:	e00a      	b.n	8003288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	b2da      	uxtb	r2, r3
 8003276:	4908      	ldr	r1, [pc, #32]	; (8003298 <__NVIC_SetPriority+0x50>)
 8003278:	79fb      	ldrb	r3, [r7, #7]
 800327a:	f003 030f 	and.w	r3, r3, #15
 800327e:	3b04      	subs	r3, #4
 8003280:	0112      	lsls	r2, r2, #4
 8003282:	b2d2      	uxtb	r2, r2
 8003284:	440b      	add	r3, r1
 8003286:	761a      	strb	r2, [r3, #24]
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	bc80      	pop	{r7}
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	e000e100 	.word	0xe000e100
 8003298:	e000ed00 	.word	0xe000ed00

0800329c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800329c:	b480      	push	{r7}
 800329e:	b089      	sub	sp, #36	; 0x24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f003 0307 	and.w	r3, r3, #7
 80032ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	f1c3 0307 	rsb	r3, r3, #7
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	bf28      	it	cs
 80032ba:	2304      	movcs	r3, #4
 80032bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	3304      	adds	r3, #4
 80032c2:	2b06      	cmp	r3, #6
 80032c4:	d902      	bls.n	80032cc <NVIC_EncodePriority+0x30>
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	3b03      	subs	r3, #3
 80032ca:	e000      	b.n	80032ce <NVIC_EncodePriority+0x32>
 80032cc:	2300      	movs	r3, #0
 80032ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d0:	f04f 32ff 	mov.w	r2, #4294967295
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	fa02 f303 	lsl.w	r3, r2, r3
 80032da:	43da      	mvns	r2, r3
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	401a      	ands	r2, r3
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032e4:	f04f 31ff 	mov.w	r1, #4294967295
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	fa01 f303 	lsl.w	r3, r1, r3
 80032ee:	43d9      	mvns	r1, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f4:	4313      	orrs	r3, r2
         );
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3724      	adds	r7, #36	; 0x24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bc80      	pop	{r7}
 80032fe:	4770      	bx	lr

08003300 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	3b01      	subs	r3, #1
 800330c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003310:	d301      	bcc.n	8003316 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003312:	2301      	movs	r3, #1
 8003314:	e00f      	b.n	8003336 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003316:	4a0a      	ldr	r2, [pc, #40]	; (8003340 <SysTick_Config+0x40>)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	3b01      	subs	r3, #1
 800331c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800331e:	210f      	movs	r1, #15
 8003320:	f04f 30ff 	mov.w	r0, #4294967295
 8003324:	f7ff ff90 	bl	8003248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003328:	4b05      	ldr	r3, [pc, #20]	; (8003340 <SysTick_Config+0x40>)
 800332a:	2200      	movs	r2, #0
 800332c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800332e:	4b04      	ldr	r3, [pc, #16]	; (8003340 <SysTick_Config+0x40>)
 8003330:	2207      	movs	r2, #7
 8003332:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	e000e010 	.word	0xe000e010

08003344 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f7ff ff2d 	bl	80031ac <__NVIC_SetPriorityGrouping>
}
 8003352:	bf00      	nop
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800335a:	b580      	push	{r7, lr}
 800335c:	b086      	sub	sp, #24
 800335e:	af00      	add	r7, sp, #0
 8003360:	4603      	mov	r3, r0
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	607a      	str	r2, [r7, #4]
 8003366:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003368:	2300      	movs	r3, #0
 800336a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800336c:	f7ff ff42 	bl	80031f4 <__NVIC_GetPriorityGrouping>
 8003370:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	68b9      	ldr	r1, [r7, #8]
 8003376:	6978      	ldr	r0, [r7, #20]
 8003378:	f7ff ff90 	bl	800329c <NVIC_EncodePriority>
 800337c:	4602      	mov	r2, r0
 800337e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003382:	4611      	mov	r1, r2
 8003384:	4618      	mov	r0, r3
 8003386:	f7ff ff5f 	bl	8003248 <__NVIC_SetPriority>
}
 800338a:	bf00      	nop
 800338c:	3718      	adds	r7, #24
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b082      	sub	sp, #8
 8003396:	af00      	add	r7, sp, #0
 8003398:	4603      	mov	r3, r0
 800339a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800339c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f7ff ff35 	bl	8003210 <__NVIC_EnableIRQ>
}
 80033a6:	bf00      	nop
 80033a8:	3708      	adds	r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}

080033ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033ae:	b580      	push	{r7, lr}
 80033b0:	b082      	sub	sp, #8
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f7ff ffa2 	bl	8003300 <SysTick_Config>
 80033bc:	4603      	mov	r3, r0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
	...

080033c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b08b      	sub	sp, #44	; 0x2c
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033d2:	2300      	movs	r3, #0
 80033d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80033d6:	2300      	movs	r3, #0
 80033d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033da:	e169      	b.n	80036b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80033dc:	2201      	movs	r2, #1
 80033de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e0:	fa02 f303 	lsl.w	r3, r2, r3
 80033e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	69fa      	ldr	r2, [r7, #28]
 80033ec:	4013      	ands	r3, r2
 80033ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	f040 8158 	bne.w	80036aa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	4a9a      	ldr	r2, [pc, #616]	; (8003668 <HAL_GPIO_Init+0x2a0>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d05e      	beq.n	80034c2 <HAL_GPIO_Init+0xfa>
 8003404:	4a98      	ldr	r2, [pc, #608]	; (8003668 <HAL_GPIO_Init+0x2a0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d875      	bhi.n	80034f6 <HAL_GPIO_Init+0x12e>
 800340a:	4a98      	ldr	r2, [pc, #608]	; (800366c <HAL_GPIO_Init+0x2a4>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d058      	beq.n	80034c2 <HAL_GPIO_Init+0xfa>
 8003410:	4a96      	ldr	r2, [pc, #600]	; (800366c <HAL_GPIO_Init+0x2a4>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d86f      	bhi.n	80034f6 <HAL_GPIO_Init+0x12e>
 8003416:	4a96      	ldr	r2, [pc, #600]	; (8003670 <HAL_GPIO_Init+0x2a8>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d052      	beq.n	80034c2 <HAL_GPIO_Init+0xfa>
 800341c:	4a94      	ldr	r2, [pc, #592]	; (8003670 <HAL_GPIO_Init+0x2a8>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d869      	bhi.n	80034f6 <HAL_GPIO_Init+0x12e>
 8003422:	4a94      	ldr	r2, [pc, #592]	; (8003674 <HAL_GPIO_Init+0x2ac>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d04c      	beq.n	80034c2 <HAL_GPIO_Init+0xfa>
 8003428:	4a92      	ldr	r2, [pc, #584]	; (8003674 <HAL_GPIO_Init+0x2ac>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d863      	bhi.n	80034f6 <HAL_GPIO_Init+0x12e>
 800342e:	4a92      	ldr	r2, [pc, #584]	; (8003678 <HAL_GPIO_Init+0x2b0>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d046      	beq.n	80034c2 <HAL_GPIO_Init+0xfa>
 8003434:	4a90      	ldr	r2, [pc, #576]	; (8003678 <HAL_GPIO_Init+0x2b0>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d85d      	bhi.n	80034f6 <HAL_GPIO_Init+0x12e>
 800343a:	2b12      	cmp	r3, #18
 800343c:	d82a      	bhi.n	8003494 <HAL_GPIO_Init+0xcc>
 800343e:	2b12      	cmp	r3, #18
 8003440:	d859      	bhi.n	80034f6 <HAL_GPIO_Init+0x12e>
 8003442:	a201      	add	r2, pc, #4	; (adr r2, 8003448 <HAL_GPIO_Init+0x80>)
 8003444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003448:	080034c3 	.word	0x080034c3
 800344c:	0800349d 	.word	0x0800349d
 8003450:	080034af 	.word	0x080034af
 8003454:	080034f1 	.word	0x080034f1
 8003458:	080034f7 	.word	0x080034f7
 800345c:	080034f7 	.word	0x080034f7
 8003460:	080034f7 	.word	0x080034f7
 8003464:	080034f7 	.word	0x080034f7
 8003468:	080034f7 	.word	0x080034f7
 800346c:	080034f7 	.word	0x080034f7
 8003470:	080034f7 	.word	0x080034f7
 8003474:	080034f7 	.word	0x080034f7
 8003478:	080034f7 	.word	0x080034f7
 800347c:	080034f7 	.word	0x080034f7
 8003480:	080034f7 	.word	0x080034f7
 8003484:	080034f7 	.word	0x080034f7
 8003488:	080034f7 	.word	0x080034f7
 800348c:	080034a5 	.word	0x080034a5
 8003490:	080034b9 	.word	0x080034b9
 8003494:	4a79      	ldr	r2, [pc, #484]	; (800367c <HAL_GPIO_Init+0x2b4>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d013      	beq.n	80034c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800349a:	e02c      	b.n	80034f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	623b      	str	r3, [r7, #32]
          break;
 80034a2:	e029      	b.n	80034f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	3304      	adds	r3, #4
 80034aa:	623b      	str	r3, [r7, #32]
          break;
 80034ac:	e024      	b.n	80034f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	3308      	adds	r3, #8
 80034b4:	623b      	str	r3, [r7, #32]
          break;
 80034b6:	e01f      	b.n	80034f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	330c      	adds	r3, #12
 80034be:	623b      	str	r3, [r7, #32]
          break;
 80034c0:	e01a      	b.n	80034f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d102      	bne.n	80034d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80034ca:	2304      	movs	r3, #4
 80034cc:	623b      	str	r3, [r7, #32]
          break;
 80034ce:	e013      	b.n	80034f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d105      	bne.n	80034e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034d8:	2308      	movs	r3, #8
 80034da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	69fa      	ldr	r2, [r7, #28]
 80034e0:	611a      	str	r2, [r3, #16]
          break;
 80034e2:	e009      	b.n	80034f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034e4:	2308      	movs	r3, #8
 80034e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	69fa      	ldr	r2, [r7, #28]
 80034ec:	615a      	str	r2, [r3, #20]
          break;
 80034ee:	e003      	b.n	80034f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80034f0:	2300      	movs	r3, #0
 80034f2:	623b      	str	r3, [r7, #32]
          break;
 80034f4:	e000      	b.n	80034f8 <HAL_GPIO_Init+0x130>
          break;
 80034f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	2bff      	cmp	r3, #255	; 0xff
 80034fc:	d801      	bhi.n	8003502 <HAL_GPIO_Init+0x13a>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	e001      	b.n	8003506 <HAL_GPIO_Init+0x13e>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	3304      	adds	r3, #4
 8003506:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	2bff      	cmp	r3, #255	; 0xff
 800350c:	d802      	bhi.n	8003514 <HAL_GPIO_Init+0x14c>
 800350e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	e002      	b.n	800351a <HAL_GPIO_Init+0x152>
 8003514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003516:	3b08      	subs	r3, #8
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	210f      	movs	r1, #15
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	fa01 f303 	lsl.w	r3, r1, r3
 8003528:	43db      	mvns	r3, r3
 800352a:	401a      	ands	r2, r3
 800352c:	6a39      	ldr	r1, [r7, #32]
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	fa01 f303 	lsl.w	r3, r1, r3
 8003534:	431a      	orrs	r2, r3
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003542:	2b00      	cmp	r3, #0
 8003544:	f000 80b1 	beq.w	80036aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003548:	4b4d      	ldr	r3, [pc, #308]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	4a4c      	ldr	r2, [pc, #304]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 800354e:	f043 0301 	orr.w	r3, r3, #1
 8003552:	6193      	str	r3, [r2, #24]
 8003554:	4b4a      	ldr	r3, [pc, #296]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	f003 0301 	and.w	r3, r3, #1
 800355c:	60bb      	str	r3, [r7, #8]
 800355e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003560:	4a48      	ldr	r2, [pc, #288]	; (8003684 <HAL_GPIO_Init+0x2bc>)
 8003562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003564:	089b      	lsrs	r3, r3, #2
 8003566:	3302      	adds	r3, #2
 8003568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800356c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800356e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003570:	f003 0303 	and.w	r3, r3, #3
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	220f      	movs	r2, #15
 8003578:	fa02 f303 	lsl.w	r3, r2, r3
 800357c:	43db      	mvns	r3, r3
 800357e:	68fa      	ldr	r2, [r7, #12]
 8003580:	4013      	ands	r3, r2
 8003582:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a40      	ldr	r2, [pc, #256]	; (8003688 <HAL_GPIO_Init+0x2c0>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d013      	beq.n	80035b4 <HAL_GPIO_Init+0x1ec>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a3f      	ldr	r2, [pc, #252]	; (800368c <HAL_GPIO_Init+0x2c4>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d00d      	beq.n	80035b0 <HAL_GPIO_Init+0x1e8>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a3e      	ldr	r2, [pc, #248]	; (8003690 <HAL_GPIO_Init+0x2c8>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d007      	beq.n	80035ac <HAL_GPIO_Init+0x1e4>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a3d      	ldr	r2, [pc, #244]	; (8003694 <HAL_GPIO_Init+0x2cc>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d101      	bne.n	80035a8 <HAL_GPIO_Init+0x1e0>
 80035a4:	2303      	movs	r3, #3
 80035a6:	e006      	b.n	80035b6 <HAL_GPIO_Init+0x1ee>
 80035a8:	2304      	movs	r3, #4
 80035aa:	e004      	b.n	80035b6 <HAL_GPIO_Init+0x1ee>
 80035ac:	2302      	movs	r3, #2
 80035ae:	e002      	b.n	80035b6 <HAL_GPIO_Init+0x1ee>
 80035b0:	2301      	movs	r3, #1
 80035b2:	e000      	b.n	80035b6 <HAL_GPIO_Init+0x1ee>
 80035b4:	2300      	movs	r3, #0
 80035b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035b8:	f002 0203 	and.w	r2, r2, #3
 80035bc:	0092      	lsls	r2, r2, #2
 80035be:	4093      	lsls	r3, r2
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80035c6:	492f      	ldr	r1, [pc, #188]	; (8003684 <HAL_GPIO_Init+0x2bc>)
 80035c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ca:	089b      	lsrs	r3, r3, #2
 80035cc:	3302      	adds	r3, #2
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d006      	beq.n	80035ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80035e0:	4b2d      	ldr	r3, [pc, #180]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 80035e2:	689a      	ldr	r2, [r3, #8]
 80035e4:	492c      	ldr	r1, [pc, #176]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	608b      	str	r3, [r1, #8]
 80035ec:	e006      	b.n	80035fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80035ee:	4b2a      	ldr	r3, [pc, #168]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 80035f0:	689a      	ldr	r2, [r3, #8]
 80035f2:	69bb      	ldr	r3, [r7, #24]
 80035f4:	43db      	mvns	r3, r3
 80035f6:	4928      	ldr	r1, [pc, #160]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 80035f8:	4013      	ands	r3, r2
 80035fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d006      	beq.n	8003616 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003608:	4b23      	ldr	r3, [pc, #140]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 800360a:	68da      	ldr	r2, [r3, #12]
 800360c:	4922      	ldr	r1, [pc, #136]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	4313      	orrs	r3, r2
 8003612:	60cb      	str	r3, [r1, #12]
 8003614:	e006      	b.n	8003624 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003616:	4b20      	ldr	r3, [pc, #128]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 8003618:	68da      	ldr	r2, [r3, #12]
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	43db      	mvns	r3, r3
 800361e:	491e      	ldr	r1, [pc, #120]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 8003620:	4013      	ands	r3, r2
 8003622:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d006      	beq.n	800363e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003630:	4b19      	ldr	r3, [pc, #100]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 8003632:	685a      	ldr	r2, [r3, #4]
 8003634:	4918      	ldr	r1, [pc, #96]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	4313      	orrs	r3, r2
 800363a:	604b      	str	r3, [r1, #4]
 800363c:	e006      	b.n	800364c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800363e:	4b16      	ldr	r3, [pc, #88]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 8003640:	685a      	ldr	r2, [r3, #4]
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	43db      	mvns	r3, r3
 8003646:	4914      	ldr	r1, [pc, #80]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 8003648:	4013      	ands	r3, r2
 800364a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d021      	beq.n	800369c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003658:	4b0f      	ldr	r3, [pc, #60]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	490e      	ldr	r1, [pc, #56]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	4313      	orrs	r3, r2
 8003662:	600b      	str	r3, [r1, #0]
 8003664:	e021      	b.n	80036aa <HAL_GPIO_Init+0x2e2>
 8003666:	bf00      	nop
 8003668:	10320000 	.word	0x10320000
 800366c:	10310000 	.word	0x10310000
 8003670:	10220000 	.word	0x10220000
 8003674:	10210000 	.word	0x10210000
 8003678:	10120000 	.word	0x10120000
 800367c:	10110000 	.word	0x10110000
 8003680:	40021000 	.word	0x40021000
 8003684:	40010000 	.word	0x40010000
 8003688:	40010800 	.word	0x40010800
 800368c:	40010c00 	.word	0x40010c00
 8003690:	40011000 	.word	0x40011000
 8003694:	40011400 	.word	0x40011400
 8003698:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800369c:	4b0b      	ldr	r3, [pc, #44]	; (80036cc <HAL_GPIO_Init+0x304>)
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	43db      	mvns	r3, r3
 80036a4:	4909      	ldr	r1, [pc, #36]	; (80036cc <HAL_GPIO_Init+0x304>)
 80036a6:	4013      	ands	r3, r2
 80036a8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80036aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ac:	3301      	adds	r3, #1
 80036ae:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b6:	fa22 f303 	lsr.w	r3, r2, r3
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f47f ae8e 	bne.w	80033dc <HAL_GPIO_Init+0x14>
  }
}
 80036c0:	bf00      	nop
 80036c2:	bf00      	nop
 80036c4:	372c      	adds	r7, #44	; 0x2c
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bc80      	pop	{r7}
 80036ca:	4770      	bx	lr
 80036cc:	40010400 	.word	0x40010400

080036d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	460b      	mov	r3, r1
 80036da:	807b      	strh	r3, [r7, #2]
 80036dc:	4613      	mov	r3, r2
 80036de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036e0:	787b      	ldrb	r3, [r7, #1]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d003      	beq.n	80036ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036e6:	887a      	ldrh	r2, [r7, #2]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80036ec:	e003      	b.n	80036f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80036ee:	887b      	ldrh	r3, [r7, #2]
 80036f0:	041a      	lsls	r2, r3, #16
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	611a      	str	r2, [r3, #16]
}
 80036f6:	bf00      	nop
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bc80      	pop	{r7}
 80036fe:	4770      	bx	lr

08003700 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	460b      	mov	r3, r1
 800370a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003712:	887a      	ldrh	r2, [r7, #2]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	4013      	ands	r3, r2
 8003718:	041a      	lsls	r2, r3, #16
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	43d9      	mvns	r1, r3
 800371e:	887b      	ldrh	r3, [r7, #2]
 8003720:	400b      	ands	r3, r1
 8003722:	431a      	orrs	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	611a      	str	r2, [r3, #16]
}
 8003728:	bf00      	nop
 800372a:	3714      	adds	r7, #20
 800372c:	46bd      	mov	sp, r7
 800372e:	bc80      	pop	{r7}
 8003730:	4770      	bx	lr

08003732 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003732:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003734:	b08f      	sub	sp, #60	; 0x3c
 8003736:	af0a      	add	r7, sp, #40	; 0x28
 8003738:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d101      	bne.n	8003744 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e10f      	b.n	8003964 <HAL_PCD_Init+0x232>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d106      	bne.n	8003764 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f005 fea8 	bl	80094b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2203      	movs	r2, #3
 8003768:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003774:	2b00      	cmp	r3, #0
 8003776:	d102      	bne.n	800377e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f002 ff9a 	bl	80066bc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	603b      	str	r3, [r7, #0]
 800378e:	687e      	ldr	r6, [r7, #4]
 8003790:	466d      	mov	r5, sp
 8003792:	f106 0410 	add.w	r4, r6, #16
 8003796:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003798:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800379a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800379c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800379e:	e894 0003 	ldmia.w	r4, {r0, r1}
 80037a2:	e885 0003 	stmia.w	r5, {r0, r1}
 80037a6:	1d33      	adds	r3, r6, #4
 80037a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037aa:	6838      	ldr	r0, [r7, #0]
 80037ac:	f002 feb8 	bl	8006520 <USB_CoreInit>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d005      	beq.n	80037c2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2202      	movs	r2, #2
 80037ba:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e0d0      	b.n	8003964 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2100      	movs	r1, #0
 80037c8:	4618      	mov	r0, r3
 80037ca:	f002 ff87 	bl	80066dc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037ce:	2300      	movs	r3, #0
 80037d0:	73fb      	strb	r3, [r7, #15]
 80037d2:	e04a      	b.n	800386a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80037d4:	7bfa      	ldrb	r2, [r7, #15]
 80037d6:	6879      	ldr	r1, [r7, #4]
 80037d8:	4613      	mov	r3, r2
 80037da:	00db      	lsls	r3, r3, #3
 80037dc:	4413      	add	r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	440b      	add	r3, r1
 80037e2:	333d      	adds	r3, #61	; 0x3d
 80037e4:	2201      	movs	r2, #1
 80037e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80037e8:	7bfa      	ldrb	r2, [r7, #15]
 80037ea:	6879      	ldr	r1, [r7, #4]
 80037ec:	4613      	mov	r3, r2
 80037ee:	00db      	lsls	r3, r3, #3
 80037f0:	4413      	add	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	440b      	add	r3, r1
 80037f6:	333c      	adds	r3, #60	; 0x3c
 80037f8:	7bfa      	ldrb	r2, [r7, #15]
 80037fa:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80037fc:	7bfa      	ldrb	r2, [r7, #15]
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
 8003800:	b298      	uxth	r0, r3
 8003802:	6879      	ldr	r1, [r7, #4]
 8003804:	4613      	mov	r3, r2
 8003806:	00db      	lsls	r3, r3, #3
 8003808:	4413      	add	r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	440b      	add	r3, r1
 800380e:	3356      	adds	r3, #86	; 0x56
 8003810:	4602      	mov	r2, r0
 8003812:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003814:	7bfa      	ldrb	r2, [r7, #15]
 8003816:	6879      	ldr	r1, [r7, #4]
 8003818:	4613      	mov	r3, r2
 800381a:	00db      	lsls	r3, r3, #3
 800381c:	4413      	add	r3, r2
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	440b      	add	r3, r1
 8003822:	3340      	adds	r3, #64	; 0x40
 8003824:	2200      	movs	r2, #0
 8003826:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003828:	7bfa      	ldrb	r2, [r7, #15]
 800382a:	6879      	ldr	r1, [r7, #4]
 800382c:	4613      	mov	r3, r2
 800382e:	00db      	lsls	r3, r3, #3
 8003830:	4413      	add	r3, r2
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	440b      	add	r3, r1
 8003836:	3344      	adds	r3, #68	; 0x44
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800383c:	7bfa      	ldrb	r2, [r7, #15]
 800383e:	6879      	ldr	r1, [r7, #4]
 8003840:	4613      	mov	r3, r2
 8003842:	00db      	lsls	r3, r3, #3
 8003844:	4413      	add	r3, r2
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	440b      	add	r3, r1
 800384a:	3348      	adds	r3, #72	; 0x48
 800384c:	2200      	movs	r2, #0
 800384e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003850:	7bfa      	ldrb	r2, [r7, #15]
 8003852:	6879      	ldr	r1, [r7, #4]
 8003854:	4613      	mov	r3, r2
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	4413      	add	r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	440b      	add	r3, r1
 800385e:	334c      	adds	r3, #76	; 0x4c
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003864:	7bfb      	ldrb	r3, [r7, #15]
 8003866:	3301      	adds	r3, #1
 8003868:	73fb      	strb	r3, [r7, #15]
 800386a:	7bfa      	ldrb	r2, [r7, #15]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	429a      	cmp	r2, r3
 8003872:	d3af      	bcc.n	80037d4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003874:	2300      	movs	r3, #0
 8003876:	73fb      	strb	r3, [r7, #15]
 8003878:	e044      	b.n	8003904 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800387a:	7bfa      	ldrb	r2, [r7, #15]
 800387c:	6879      	ldr	r1, [r7, #4]
 800387e:	4613      	mov	r3, r2
 8003880:	00db      	lsls	r3, r3, #3
 8003882:	4413      	add	r3, r2
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	440b      	add	r3, r1
 8003888:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800388c:	2200      	movs	r2, #0
 800388e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003890:	7bfa      	ldrb	r2, [r7, #15]
 8003892:	6879      	ldr	r1, [r7, #4]
 8003894:	4613      	mov	r3, r2
 8003896:	00db      	lsls	r3, r3, #3
 8003898:	4413      	add	r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	440b      	add	r3, r1
 800389e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80038a2:	7bfa      	ldrb	r2, [r7, #15]
 80038a4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80038a6:	7bfa      	ldrb	r2, [r7, #15]
 80038a8:	6879      	ldr	r1, [r7, #4]
 80038aa:	4613      	mov	r3, r2
 80038ac:	00db      	lsls	r3, r3, #3
 80038ae:	4413      	add	r3, r2
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	440b      	add	r3, r1
 80038b4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80038b8:	2200      	movs	r2, #0
 80038ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80038bc:	7bfa      	ldrb	r2, [r7, #15]
 80038be:	6879      	ldr	r1, [r7, #4]
 80038c0:	4613      	mov	r3, r2
 80038c2:	00db      	lsls	r3, r3, #3
 80038c4:	4413      	add	r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	440b      	add	r3, r1
 80038ca:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80038ce:	2200      	movs	r2, #0
 80038d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80038d2:	7bfa      	ldrb	r2, [r7, #15]
 80038d4:	6879      	ldr	r1, [r7, #4]
 80038d6:	4613      	mov	r3, r2
 80038d8:	00db      	lsls	r3, r3, #3
 80038da:	4413      	add	r3, r2
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	440b      	add	r3, r1
 80038e0:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80038e4:	2200      	movs	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80038e8:	7bfa      	ldrb	r2, [r7, #15]
 80038ea:	6879      	ldr	r1, [r7, #4]
 80038ec:	4613      	mov	r3, r2
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	4413      	add	r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	440b      	add	r3, r1
 80038f6:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80038fa:	2200      	movs	r2, #0
 80038fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038fe:	7bfb      	ldrb	r3, [r7, #15]
 8003900:	3301      	adds	r3, #1
 8003902:	73fb      	strb	r3, [r7, #15]
 8003904:	7bfa      	ldrb	r2, [r7, #15]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	429a      	cmp	r2, r3
 800390c:	d3b5      	bcc.n	800387a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	603b      	str	r3, [r7, #0]
 8003914:	687e      	ldr	r6, [r7, #4]
 8003916:	466d      	mov	r5, sp
 8003918:	f106 0410 	add.w	r4, r6, #16
 800391c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800391e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003920:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003922:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003924:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003928:	e885 0003 	stmia.w	r5, {r0, r1}
 800392c:	1d33      	adds	r3, r6, #4
 800392e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003930:	6838      	ldr	r0, [r7, #0]
 8003932:	f002 ff1f 	bl	8006774 <USB_DevInit>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d005      	beq.n	8003948 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e00d      	b.n	8003964 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4618      	mov	r0, r3
 800395e:	f003 fea9 	bl	80076b4 <USB_DevDisconnect>

  return HAL_OK;
 8003962:	2300      	movs	r3, #0
}
 8003964:	4618      	mov	r0, r3
 8003966:	3714      	adds	r7, #20
 8003968:	46bd      	mov	sp, r7
 800396a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800396c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800397a:	2b01      	cmp	r3, #1
 800397c:	d101      	bne.n	8003982 <HAL_PCD_Start+0x16>
 800397e:	2302      	movs	r3, #2
 8003980:	e012      	b.n	80039a8 <HAL_PCD_Start+0x3c>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2201      	movs	r2, #1
 8003986:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4618      	mov	r0, r3
 8003990:	f002 fe84 	bl	800669c <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4618      	mov	r0, r3
 800399a:	f003 fe6b 	bl	8007674 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3708      	adds	r7, #8
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80039b0:	b590      	push	{r4, r7, lr}
 80039b2:	b08d      	sub	sp, #52	; 0x34
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039be:	6a3b      	ldr	r3, [r7, #32]
 80039c0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f003 ff22 	bl	8007810 <USB_GetMode>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f040 8443 	bne.w	800425a <HAL_PCD_IRQHandler+0x8aa>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f003 fe8b 	bl	80076f4 <USB_ReadInterrupts>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 8439 	beq.w	8004258 <HAL_PCD_IRQHandler+0x8a8>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	0a1b      	lsrs	r3, r3, #8
 80039f0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f003 fe78 	bl	80076f4 <USB_ReadInterrupts>
 8003a04:	4603      	mov	r3, r0
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d107      	bne.n	8003a1e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	695a      	ldr	r2, [r3, #20]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f002 0202 	and.w	r2, r2, #2
 8003a1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f003 fe66 	bl	80076f4 <USB_ReadInterrupts>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	f003 0310 	and.w	r3, r3, #16
 8003a2e:	2b10      	cmp	r3, #16
 8003a30:	d161      	bne.n	8003af6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	699a      	ldr	r2, [r3, #24]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 0210 	bic.w	r2, r2, #16
 8003a40:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	6a1b      	ldr	r3, [r3, #32]
 8003a46:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	f003 020f 	and.w	r2, r3, #15
 8003a4e:	4613      	mov	r3, r2
 8003a50:	00db      	lsls	r3, r3, #3
 8003a52:	4413      	add	r3, r2
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	3304      	adds	r3, #4
 8003a60:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	0c5b      	lsrs	r3, r3, #17
 8003a66:	f003 030f 	and.w	r3, r3, #15
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d124      	bne.n	8003ab8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003a6e:	69ba      	ldr	r2, [r7, #24]
 8003a70:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003a74:	4013      	ands	r3, r2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d035      	beq.n	8003ae6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	091b      	lsrs	r3, r3, #4
 8003a82:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003a84:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	6a38      	ldr	r0, [r7, #32]
 8003a8e:	f003 fca3 	bl	80073d8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	68da      	ldr	r2, [r3, #12]
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	091b      	lsrs	r3, r3, #4
 8003a9a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a9e:	441a      	add	r2, r3
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	695a      	ldr	r2, [r3, #20]
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	091b      	lsrs	r3, r3, #4
 8003aac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ab0:	441a      	add	r2, r3
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	615a      	str	r2, [r3, #20]
 8003ab6:	e016      	b.n	8003ae6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	0c5b      	lsrs	r3, r3, #17
 8003abc:	f003 030f 	and.w	r3, r3, #15
 8003ac0:	2b06      	cmp	r3, #6
 8003ac2:	d110      	bne.n	8003ae6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003aca:	2208      	movs	r2, #8
 8003acc:	4619      	mov	r1, r3
 8003ace:	6a38      	ldr	r0, [r7, #32]
 8003ad0:	f003 fc82 	bl	80073d8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	695a      	ldr	r2, [r3, #20]
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	091b      	lsrs	r3, r3, #4
 8003adc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ae0:	441a      	add	r2, r3
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	699a      	ldr	r2, [r3, #24]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f042 0210 	orr.w	r2, r2, #16
 8003af4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4618      	mov	r0, r3
 8003afc:	f003 fdfa 	bl	80076f4 <USB_ReadInterrupts>
 8003b00:	4603      	mov	r3, r0
 8003b02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b06:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003b0a:	f040 80a7 	bne.w	8003c5c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4618      	mov	r0, r3
 8003b18:	f003 fdfe 	bl	8007718 <USB_ReadDevAllOutEpInterrupt>
 8003b1c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003b1e:	e099      	b.n	8003c54 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f000 808e 	beq.w	8003c48 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b32:	b2d2      	uxtb	r2, r2
 8003b34:	4611      	mov	r1, r2
 8003b36:	4618      	mov	r0, r3
 8003b38:	f003 fe20 	bl	800777c <USB_ReadDevOutEPInterrupt>
 8003b3c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	f003 0301 	and.w	r3, r3, #1
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00c      	beq.n	8003b62 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4a:	015a      	lsls	r2, r3, #5
 8003b4c:	69fb      	ldr	r3, [r7, #28]
 8003b4e:	4413      	add	r3, r2
 8003b50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b54:	461a      	mov	r2, r3
 8003b56:	2301      	movs	r3, #1
 8003b58:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003b5a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 fe41 	bl	80047e4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f003 0308 	and.w	r3, r3, #8
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00c      	beq.n	8003b86 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6e:	015a      	lsls	r2, r3, #5
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	4413      	add	r3, r2
 8003b74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b78:	461a      	mov	r2, r3
 8003b7a:	2308      	movs	r3, #8
 8003b7c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003b7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 fe7d 	bl	8004880 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	f003 0310 	and.w	r3, r3, #16
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d008      	beq.n	8003ba2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b92:	015a      	lsls	r2, r3, #5
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	4413      	add	r3, r2
 8003b98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	2310      	movs	r3, #16
 8003ba0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	f003 0302 	and.w	r3, r3, #2
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d030      	beq.n	8003c0e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003bac:	6a3b      	ldr	r3, [r7, #32]
 8003bae:	695b      	ldr	r3, [r3, #20]
 8003bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bb4:	2b80      	cmp	r3, #128	; 0x80
 8003bb6:	d109      	bne.n	8003bcc <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	69fa      	ldr	r2, [r7, #28]
 8003bc2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bca:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003bcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bce:	4613      	mov	r3, r2
 8003bd0:	00db      	lsls	r3, r3, #3
 8003bd2:	4413      	add	r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	4413      	add	r3, r2
 8003bde:	3304      	adds	r3, #4
 8003be0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	78db      	ldrb	r3, [r3, #3]
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d108      	bne.n	8003bfc <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	2200      	movs	r2, #0
 8003bee:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f005 fd4a 	bl	8009690 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfe:	015a      	lsls	r2, r3, #5
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	4413      	add	r3, r2
 8003c04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c08:	461a      	mov	r2, r3
 8003c0a:	2302      	movs	r3, #2
 8003c0c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	f003 0320 	and.w	r3, r3, #32
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d008      	beq.n	8003c2a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1a:	015a      	lsls	r2, r3, #5
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	4413      	add	r3, r2
 8003c20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c24:	461a      	mov	r2, r3
 8003c26:	2320      	movs	r3, #32
 8003c28:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d009      	beq.n	8003c48 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c36:	015a      	lsls	r2, r3, #5
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c40:	461a      	mov	r2, r3
 8003c42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c46:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c50:	085b      	lsrs	r3, r3, #1
 8003c52:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	f47f af62 	bne.w	8003b20 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4618      	mov	r0, r3
 8003c62:	f003 fd47 	bl	80076f4 <USB_ReadInterrupts>
 8003c66:	4603      	mov	r3, r0
 8003c68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c6c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003c70:	f040 80a4 	bne.w	8003dbc <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f003 fd66 	bl	800774a <USB_ReadDevAllInEpInterrupt>
 8003c7e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003c80:	2300      	movs	r3, #0
 8003c82:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003c84:	e096      	b.n	8003db4 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 808b 	beq.w	8003da8 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c98:	b2d2      	uxtb	r2, r2
 8003c9a:	4611      	mov	r1, r2
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f003 fd8a 	bl	80077b6 <USB_ReadDevInEPInterrupt>
 8003ca2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d020      	beq.n	8003cf0 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	f003 030f 	and.w	r3, r3, #15
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cba:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	43db      	mvns	r3, r3
 8003cc8:	69f9      	ldr	r1, [r7, #28]
 8003cca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003cce:	4013      	ands	r3, r2
 8003cd0:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd4:	015a      	lsls	r2, r3, #5
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	4413      	add	r3, r2
 8003cda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cde:	461a      	mov	r2, r3
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	4619      	mov	r1, r3
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f005 fc55 	bl	800959a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	f003 0308 	and.w	r3, r3, #8
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d008      	beq.n	8003d0c <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfc:	015a      	lsls	r2, r3, #5
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	4413      	add	r3, r2
 8003d02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d06:	461a      	mov	r2, r3
 8003d08:	2308      	movs	r3, #8
 8003d0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	f003 0310 	and.w	r3, r3, #16
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d008      	beq.n	8003d28 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d18:	015a      	lsls	r2, r3, #5
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d22:	461a      	mov	r2, r3
 8003d24:	2310      	movs	r3, #16
 8003d26:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d008      	beq.n	8003d44 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d34:	015a      	lsls	r2, r3, #5
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	4413      	add	r3, r2
 8003d3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d3e:	461a      	mov	r2, r3
 8003d40:	2340      	movs	r3, #64	; 0x40
 8003d42:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d023      	beq.n	8003d96 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003d4e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d50:	6a38      	ldr	r0, [r7, #32]
 8003d52:	f002 fe31 	bl	80069b8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003d56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d58:	4613      	mov	r3, r2
 8003d5a:	00db      	lsls	r3, r3, #3
 8003d5c:	4413      	add	r3, r2
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	3338      	adds	r3, #56	; 0x38
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	4413      	add	r3, r2
 8003d66:	3304      	adds	r3, #4
 8003d68:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	78db      	ldrb	r3, [r3, #3]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d108      	bne.n	8003d84 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	2200      	movs	r2, #0
 8003d76:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f005 fc98 	bl	80096b4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d86:	015a      	lsls	r2, r3, #5
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	4413      	add	r3, r2
 8003d8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d90:	461a      	mov	r2, r3
 8003d92:	2302      	movs	r3, #2
 8003d94:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d003      	beq.n	8003da8 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003da0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 fc96 	bl	80046d4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003daa:	3301      	adds	r3, #1
 8003dac:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db0:	085b      	lsrs	r3, r3, #1
 8003db2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f47f af65 	bne.w	8003c86 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f003 fc97 	bl	80076f4 <USB_ReadInterrupts>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003dcc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003dd0:	d114      	bne.n	8003dfc <HAL_PCD_IRQHandler+0x44c>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	69fa      	ldr	r2, [r7, #28]
 8003ddc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003de0:	f023 0301 	bic.w	r3, r3, #1
 8003de4:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f005 fc44 	bl	8009674 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	695a      	ldr	r2, [r3, #20]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003dfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4618      	mov	r0, r3
 8003e02:	f003 fc77 	bl	80076f4 <USB_ReadInterrupts>
 8003e06:	4603      	mov	r3, r0
 8003e08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e10:	d112      	bne.n	8003e38 <HAL_PCD_IRQHandler+0x488>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d102      	bne.n	8003e28 <HAL_PCD_IRQHandler+0x478>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f005 fc00 	bl	8009628 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695a      	ldr	r2, [r3, #20]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003e36:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f003 fc59 	bl	80076f4 <USB_ReadInterrupts>
 8003e42:	4603      	mov	r3, r0
 8003e44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e4c:	f040 80b5 	bne.w	8003fba <HAL_PCD_IRQHandler+0x60a>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	69fa      	ldr	r2, [r7, #28]
 8003e5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e5e:	f023 0301 	bic.w	r3, r3, #1
 8003e62:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2110      	movs	r1, #16
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f002 fda4 	bl	80069b8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e70:	2300      	movs	r3, #0
 8003e72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e74:	e046      	b.n	8003f04 <HAL_PCD_IRQHandler+0x554>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e78:	015a      	lsls	r2, r3, #5
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e82:	461a      	mov	r2, r3
 8003e84:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003e88:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e8c:	015a      	lsls	r2, r3, #5
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	4413      	add	r3, r2
 8003e92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e9a:	0151      	lsls	r1, r2, #5
 8003e9c:	69fa      	ldr	r2, [r7, #28]
 8003e9e:	440a      	add	r2, r1
 8003ea0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003ea4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003ea8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eac:	015a      	lsls	r2, r3, #5
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003ebc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ec0:	015a      	lsls	r2, r3, #5
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ece:	0151      	lsls	r1, r2, #5
 8003ed0:	69fa      	ldr	r2, [r7, #28]
 8003ed2:	440a      	add	r2, r1
 8003ed4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003ed8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003edc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ee0:	015a      	lsls	r2, r3, #5
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	4413      	add	r3, r2
 8003ee6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003eee:	0151      	lsls	r1, r2, #5
 8003ef0:	69fa      	ldr	r2, [r7, #28]
 8003ef2:	440a      	add	r2, r1
 8003ef4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003ef8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003efc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f00:	3301      	adds	r3, #1
 8003f02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d3b3      	bcc.n	8003e76 <HAL_PCD_IRQHandler+0x4c6>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f14:	69db      	ldr	r3, [r3, #28]
 8003f16:	69fa      	ldr	r2, [r7, #28]
 8003f18:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f1c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003f20:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d016      	beq.n	8003f58 <HAL_PCD_IRQHandler+0x5a8>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f34:	69fa      	ldr	r2, [r7, #28]
 8003f36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f3a:	f043 030b 	orr.w	r3, r3, #11
 8003f3e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f4a:	69fa      	ldr	r2, [r7, #28]
 8003f4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f50:	f043 030b 	orr.w	r3, r3, #11
 8003f54:	6453      	str	r3, [r2, #68]	; 0x44
 8003f56:	e015      	b.n	8003f84 <HAL_PCD_IRQHandler+0x5d4>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	69fa      	ldr	r2, [r7, #28]
 8003f62:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f66:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003f6a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003f6e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	69fa      	ldr	r2, [r7, #28]
 8003f7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f7e:	f043 030b 	orr.w	r3, r3, #11
 8003f82:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	69fa      	ldr	r2, [r7, #28]
 8003f8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f92:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003f96:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	4610      	mov	r0, r2
 8003fa6:	f003 fc63 	bl	8007870 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	695a      	ldr	r2, [r3, #20]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003fb8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f003 fb98 	bl	80076f4 <USB_ReadInterrupts>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003fca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fce:	d124      	bne.n	800401a <HAL_PCD_IRQHandler+0x66a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f003 fc28 	bl	800782a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f002 fd66 	bl	8006ab0 <USB_GetDevSpeed>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681c      	ldr	r4, [r3, #0]
 8003ff0:	f001 f98c 	bl	800530c <HAL_RCC_GetHCLKFreq>
 8003ff4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	4620      	mov	r0, r4
 8004000:	f002 fab0 	bl	8006564 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f005 faf0 	bl	80095ea <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	695a      	ldr	r2, [r3, #20]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004018:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4618      	mov	r0, r3
 8004020:	f003 fb68 	bl	80076f4 <USB_ReadInterrupts>
 8004024:	4603      	mov	r3, r0
 8004026:	f003 0308 	and.w	r3, r3, #8
 800402a:	2b08      	cmp	r3, #8
 800402c:	d10a      	bne.n	8004044 <HAL_PCD_IRQHandler+0x694>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f005 facd 	bl	80095ce <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	695a      	ldr	r2, [r3, #20]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f002 0208 	and.w	r2, r2, #8
 8004042:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4618      	mov	r0, r3
 800404a:	f003 fb53 	bl	80076f4 <USB_ReadInterrupts>
 800404e:	4603      	mov	r3, r0
 8004050:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004054:	2b80      	cmp	r3, #128	; 0x80
 8004056:	d122      	bne.n	800409e <HAL_PCD_IRQHandler+0x6ee>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004058:	6a3b      	ldr	r3, [r7, #32]
 800405a:	699b      	ldr	r3, [r3, #24]
 800405c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004060:	6a3b      	ldr	r3, [r7, #32]
 8004062:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004064:	2301      	movs	r3, #1
 8004066:	627b      	str	r3, [r7, #36]	; 0x24
 8004068:	e014      	b.n	8004094 <HAL_PCD_IRQHandler+0x6e4>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800406e:	4613      	mov	r3, r2
 8004070:	00db      	lsls	r3, r3, #3
 8004072:	4413      	add	r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	440b      	add	r3, r1
 8004078:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d105      	bne.n	800408e <HAL_PCD_IRQHandler+0x6de>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004084:	b2db      	uxtb	r3, r3
 8004086:	4619      	mov	r1, r3
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	f000 faf2 	bl	8004672 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800408e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004090:	3301      	adds	r3, #1
 8004092:	627b      	str	r3, [r7, #36]	; 0x24
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800409a:	429a      	cmp	r2, r3
 800409c:	d3e5      	bcc.n	800406a <HAL_PCD_IRQHandler+0x6ba>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4618      	mov	r0, r3
 80040a4:	f003 fb26 	bl	80076f4 <USB_ReadInterrupts>
 80040a8:	4603      	mov	r3, r0
 80040aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040b2:	d13b      	bne.n	800412c <HAL_PCD_IRQHandler+0x77c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040b4:	2301      	movs	r3, #1
 80040b6:	627b      	str	r3, [r7, #36]	; 0x24
 80040b8:	e02b      	b.n	8004112 <HAL_PCD_IRQHandler+0x762>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80040ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040bc:	015a      	lsls	r2, r3, #5
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	4413      	add	r3, r2
 80040c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80040ca:	6879      	ldr	r1, [r7, #4]
 80040cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040ce:	4613      	mov	r3, r2
 80040d0:	00db      	lsls	r3, r3, #3
 80040d2:	4413      	add	r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	440b      	add	r3, r1
 80040d8:	3340      	adds	r3, #64	; 0x40
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d115      	bne.n	800410c <HAL_PCD_IRQHandler+0x75c>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80040e0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	da12      	bge.n	800410c <HAL_PCD_IRQHandler+0x75c>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80040e6:	6879      	ldr	r1, [r7, #4]
 80040e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040ea:	4613      	mov	r3, r2
 80040ec:	00db      	lsls	r3, r3, #3
 80040ee:	4413      	add	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	440b      	add	r3, r1
 80040f4:	333f      	adds	r3, #63	; 0x3f
 80040f6:	2201      	movs	r2, #1
 80040f8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80040fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004102:	b2db      	uxtb	r3, r3
 8004104:	4619      	mov	r1, r3
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 fab3 	bl	8004672 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800410c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410e:	3301      	adds	r3, #1
 8004110:	627b      	str	r3, [r7, #36]	; 0x24
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004118:	429a      	cmp	r2, r3
 800411a:	d3ce      	bcc.n	80040ba <HAL_PCD_IRQHandler+0x70a>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	695a      	ldr	r2, [r3, #20]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800412a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4618      	mov	r0, r3
 8004132:	f003 fadf 	bl	80076f4 <USB_ReadInterrupts>
 8004136:	4603      	mov	r3, r0
 8004138:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800413c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004140:	d155      	bne.n	80041ee <HAL_PCD_IRQHandler+0x83e>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004142:	2301      	movs	r3, #1
 8004144:	627b      	str	r3, [r7, #36]	; 0x24
 8004146:	e045      	b.n	80041d4 <HAL_PCD_IRQHandler+0x824>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414a:	015a      	lsls	r2, r3, #5
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	4413      	add	r3, r2
 8004150:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004158:	6879      	ldr	r1, [r7, #4]
 800415a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800415c:	4613      	mov	r3, r2
 800415e:	00db      	lsls	r3, r3, #3
 8004160:	4413      	add	r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	440b      	add	r3, r1
 8004166:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d12e      	bne.n	80041ce <HAL_PCD_IRQHandler+0x81e>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004170:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004172:	2b00      	cmp	r3, #0
 8004174:	da2b      	bge.n	80041ce <HAL_PCD_IRQHandler+0x81e>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004182:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004186:	429a      	cmp	r2, r3
 8004188:	d121      	bne.n	80041ce <HAL_PCD_IRQHandler+0x81e>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800418e:	4613      	mov	r3, r2
 8004190:	00db      	lsls	r3, r3, #3
 8004192:	4413      	add	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	440b      	add	r3, r1
 8004198:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800419c:	2201      	movs	r2, #1
 800419e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80041a0:	6a3b      	ldr	r3, [r7, #32]
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80041ac:	6a3b      	ldr	r3, [r7, #32]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10a      	bne.n	80041ce <HAL_PCD_IRQHandler+0x81e>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	69fa      	ldr	r2, [r7, #28]
 80041c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041ca:	6053      	str	r3, [r2, #4]
            break;
 80041cc:	e007      	b.n	80041de <HAL_PCD_IRQHandler+0x82e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80041ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d0:	3301      	adds	r3, #1
 80041d2:	627b      	str	r3, [r7, #36]	; 0x24
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041da:	429a      	cmp	r2, r3
 80041dc:	d3b4      	bcc.n	8004148 <HAL_PCD_IRQHandler+0x798>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	695a      	ldr	r2, [r3, #20]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80041ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f003 fa7e 	bl	80076f4 <USB_ReadInterrupts>
 80041f8:	4603      	mov	r3, r0
 80041fa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80041fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004202:	d10a      	bne.n	800421a <HAL_PCD_IRQHandler+0x86a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f005 fa67 	bl	80096d8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	695a      	ldr	r2, [r3, #20]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004218:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4618      	mov	r0, r3
 8004220:	f003 fa68 	bl	80076f4 <USB_ReadInterrupts>
 8004224:	4603      	mov	r3, r0
 8004226:	f003 0304 	and.w	r3, r3, #4
 800422a:	2b04      	cmp	r3, #4
 800422c:	d115      	bne.n	800425a <HAL_PCD_IRQHandler+0x8aa>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	f003 0304 	and.w	r3, r3, #4
 800423c:	2b00      	cmp	r3, #0
 800423e:	d002      	beq.n	8004246 <HAL_PCD_IRQHandler+0x896>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f005 fa57 	bl	80096f4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	6859      	ldr	r1, [r3, #4]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	69ba      	ldr	r2, [r7, #24]
 8004252:	430a      	orrs	r2, r1
 8004254:	605a      	str	r2, [r3, #4]
 8004256:	e000      	b.n	800425a <HAL_PCD_IRQHandler+0x8aa>
      return;
 8004258:	bf00      	nop
    }
  }
}
 800425a:	3734      	adds	r7, #52	; 0x34
 800425c:	46bd      	mov	sp, r7
 800425e:	bd90      	pop	{r4, r7, pc}

08004260 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	460b      	mov	r3, r1
 800426a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004272:	2b01      	cmp	r3, #1
 8004274:	d101      	bne.n	800427a <HAL_PCD_SetAddress+0x1a>
 8004276:	2302      	movs	r3, #2
 8004278:	e013      	b.n	80042a2 <HAL_PCD_SetAddress+0x42>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	78fa      	ldrb	r2, [r7, #3]
 8004286:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	78fa      	ldrb	r2, [r7, #3]
 8004290:	4611      	mov	r1, r2
 8004292:	4618      	mov	r0, r3
 8004294:	f003 f9c9 	bl	800762a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3708      	adds	r7, #8
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b084      	sub	sp, #16
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
 80042b2:	4608      	mov	r0, r1
 80042b4:	4611      	mov	r1, r2
 80042b6:	461a      	mov	r2, r3
 80042b8:	4603      	mov	r3, r0
 80042ba:	70fb      	strb	r3, [r7, #3]
 80042bc:	460b      	mov	r3, r1
 80042be:	803b      	strh	r3, [r7, #0]
 80042c0:	4613      	mov	r3, r2
 80042c2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80042c4:	2300      	movs	r3, #0
 80042c6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80042c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	da0f      	bge.n	80042f0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042d0:	78fb      	ldrb	r3, [r7, #3]
 80042d2:	f003 020f 	and.w	r2, r3, #15
 80042d6:	4613      	mov	r3, r2
 80042d8:	00db      	lsls	r3, r3, #3
 80042da:	4413      	add	r3, r2
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	3338      	adds	r3, #56	; 0x38
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	4413      	add	r3, r2
 80042e4:	3304      	adds	r3, #4
 80042e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2201      	movs	r2, #1
 80042ec:	705a      	strb	r2, [r3, #1]
 80042ee:	e00f      	b.n	8004310 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042f0:	78fb      	ldrb	r3, [r7, #3]
 80042f2:	f003 020f 	and.w	r2, r3, #15
 80042f6:	4613      	mov	r3, r2
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	4413      	add	r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	4413      	add	r3, r2
 8004306:	3304      	adds	r3, #4
 8004308:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004310:	78fb      	ldrb	r3, [r7, #3]
 8004312:	f003 030f 	and.w	r3, r3, #15
 8004316:	b2da      	uxtb	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800431c:	883a      	ldrh	r2, [r7, #0]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	78ba      	ldrb	r2, [r7, #2]
 8004326:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	785b      	ldrb	r3, [r3, #1]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d004      	beq.n	800433a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	b29a      	uxth	r2, r3
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800433a:	78bb      	ldrb	r3, [r7, #2]
 800433c:	2b02      	cmp	r3, #2
 800433e:	d102      	bne.n	8004346 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800434c:	2b01      	cmp	r3, #1
 800434e:	d101      	bne.n	8004354 <HAL_PCD_EP_Open+0xaa>
 8004350:	2302      	movs	r3, #2
 8004352:	e00e      	b.n	8004372 <HAL_PCD_EP_Open+0xc8>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68f9      	ldr	r1, [r7, #12]
 8004362:	4618      	mov	r0, r3
 8004364:	f002 fbc2 	bl	8006aec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004370:	7afb      	ldrb	r3, [r7, #11]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b084      	sub	sp, #16
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
 8004382:	460b      	mov	r3, r1
 8004384:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004386:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800438a:	2b00      	cmp	r3, #0
 800438c:	da0f      	bge.n	80043ae <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800438e:	78fb      	ldrb	r3, [r7, #3]
 8004390:	f003 020f 	and.w	r2, r3, #15
 8004394:	4613      	mov	r3, r2
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	4413      	add	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	3338      	adds	r3, #56	; 0x38
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	4413      	add	r3, r2
 80043a2:	3304      	adds	r3, #4
 80043a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2201      	movs	r2, #1
 80043aa:	705a      	strb	r2, [r3, #1]
 80043ac:	e00f      	b.n	80043ce <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043ae:	78fb      	ldrb	r3, [r7, #3]
 80043b0:	f003 020f 	and.w	r2, r3, #15
 80043b4:	4613      	mov	r3, r2
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	4413      	add	r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	4413      	add	r3, r2
 80043c4:	3304      	adds	r3, #4
 80043c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80043ce:	78fb      	ldrb	r3, [r7, #3]
 80043d0:	f003 030f 	and.w	r3, r3, #15
 80043d4:	b2da      	uxtb	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d101      	bne.n	80043e8 <HAL_PCD_EP_Close+0x6e>
 80043e4:	2302      	movs	r3, #2
 80043e6:	e00e      	b.n	8004406 <HAL_PCD_EP_Close+0x8c>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68f9      	ldr	r1, [r7, #12]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f002 fbfe 	bl	8006bf8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3710      	adds	r7, #16
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b086      	sub	sp, #24
 8004412:	af00      	add	r7, sp, #0
 8004414:	60f8      	str	r0, [r7, #12]
 8004416:	607a      	str	r2, [r7, #4]
 8004418:	603b      	str	r3, [r7, #0]
 800441a:	460b      	mov	r3, r1
 800441c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800441e:	7afb      	ldrb	r3, [r7, #11]
 8004420:	f003 020f 	and.w	r2, r3, #15
 8004424:	4613      	mov	r3, r2
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	4413      	add	r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	4413      	add	r3, r2
 8004434:	3304      	adds	r3, #4
 8004436:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	683a      	ldr	r2, [r7, #0]
 8004442:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	2200      	movs	r2, #0
 8004448:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	2200      	movs	r2, #0
 800444e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004450:	7afb      	ldrb	r3, [r7, #11]
 8004452:	f003 030f 	and.w	r3, r3, #15
 8004456:	b2da      	uxtb	r2, r3
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6979      	ldr	r1, [r7, #20]
 8004462:	4618      	mov	r0, r3
 8004464:	f002 fca4 	bl	8006db0 <USB_EPStartXfer>

  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3718      	adds	r7, #24
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004472:	b480      	push	{r7}
 8004474:	b083      	sub	sp, #12
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
 800447a:	460b      	mov	r3, r1
 800447c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800447e:	78fb      	ldrb	r3, [r7, #3]
 8004480:	f003 020f 	and.w	r2, r3, #15
 8004484:	6879      	ldr	r1, [r7, #4]
 8004486:	4613      	mov	r3, r2
 8004488:	00db      	lsls	r3, r3, #3
 800448a:	4413      	add	r3, r2
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	440b      	add	r3, r1
 8004490:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8004494:	681b      	ldr	r3, [r3, #0]
}
 8004496:	4618      	mov	r0, r3
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	bc80      	pop	{r7}
 800449e:	4770      	bx	lr

080044a0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	607a      	str	r2, [r7, #4]
 80044aa:	603b      	str	r3, [r7, #0]
 80044ac:	460b      	mov	r3, r1
 80044ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044b0:	7afb      	ldrb	r3, [r7, #11]
 80044b2:	f003 020f 	and.w	r2, r3, #15
 80044b6:	4613      	mov	r3, r2
 80044b8:	00db      	lsls	r3, r3, #3
 80044ba:	4413      	add	r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	3338      	adds	r3, #56	; 0x38
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	4413      	add	r3, r2
 80044c4:	3304      	adds	r3, #4
 80044c6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	683a      	ldr	r2, [r7, #0]
 80044d2:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	2200      	movs	r2, #0
 80044d8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	2201      	movs	r2, #1
 80044de:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044e0:	7afb      	ldrb	r3, [r7, #11]
 80044e2:	f003 030f 	and.w	r3, r3, #15
 80044e6:	b2da      	uxtb	r2, r3
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	6979      	ldr	r1, [r7, #20]
 80044f2:	4618      	mov	r0, r3
 80044f4:	f002 fc5c 	bl	8006db0 <USB_EPStartXfer>

  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3718      	adds	r7, #24
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}

08004502 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004502:	b580      	push	{r7, lr}
 8004504:	b084      	sub	sp, #16
 8004506:	af00      	add	r7, sp, #0
 8004508:	6078      	str	r0, [r7, #4]
 800450a:	460b      	mov	r3, r1
 800450c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800450e:	78fb      	ldrb	r3, [r7, #3]
 8004510:	f003 020f 	and.w	r2, r3, #15
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	429a      	cmp	r2, r3
 800451a:	d901      	bls.n	8004520 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e04e      	b.n	80045be <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004520:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004524:	2b00      	cmp	r3, #0
 8004526:	da0f      	bge.n	8004548 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004528:	78fb      	ldrb	r3, [r7, #3]
 800452a:	f003 020f 	and.w	r2, r3, #15
 800452e:	4613      	mov	r3, r2
 8004530:	00db      	lsls	r3, r3, #3
 8004532:	4413      	add	r3, r2
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	3338      	adds	r3, #56	; 0x38
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	4413      	add	r3, r2
 800453c:	3304      	adds	r3, #4
 800453e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2201      	movs	r2, #1
 8004544:	705a      	strb	r2, [r3, #1]
 8004546:	e00d      	b.n	8004564 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004548:	78fa      	ldrb	r2, [r7, #3]
 800454a:	4613      	mov	r3, r2
 800454c:	00db      	lsls	r3, r3, #3
 800454e:	4413      	add	r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	4413      	add	r3, r2
 800455a:	3304      	adds	r3, #4
 800455c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2201      	movs	r2, #1
 8004568:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800456a:	78fb      	ldrb	r3, [r7, #3]
 800456c:	f003 030f 	and.w	r3, r3, #15
 8004570:	b2da      	uxtb	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800457c:	2b01      	cmp	r3, #1
 800457e:	d101      	bne.n	8004584 <HAL_PCD_EP_SetStall+0x82>
 8004580:	2302      	movs	r3, #2
 8004582:	e01c      	b.n	80045be <HAL_PCD_EP_SetStall+0xbc>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	68f9      	ldr	r1, [r7, #12]
 8004592:	4618      	mov	r0, r3
 8004594:	f002 ff77 	bl	8007486 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004598:	78fb      	ldrb	r3, [r7, #3]
 800459a:	f003 030f 	and.w	r3, r3, #15
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d108      	bne.n	80045b4 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80045ac:	4619      	mov	r1, r3
 80045ae:	4610      	mov	r0, r2
 80045b0:	f003 f95e 	bl	8007870 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045c6:	b580      	push	{r7, lr}
 80045c8:	b084      	sub	sp, #16
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
 80045ce:	460b      	mov	r3, r1
 80045d0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80045d2:	78fb      	ldrb	r3, [r7, #3]
 80045d4:	f003 020f 	and.w	r2, r3, #15
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d901      	bls.n	80045e4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e042      	b.n	800466a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80045e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	da0f      	bge.n	800460c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045ec:	78fb      	ldrb	r3, [r7, #3]
 80045ee:	f003 020f 	and.w	r2, r3, #15
 80045f2:	4613      	mov	r3, r2
 80045f4:	00db      	lsls	r3, r3, #3
 80045f6:	4413      	add	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	3338      	adds	r3, #56	; 0x38
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	4413      	add	r3, r2
 8004600:	3304      	adds	r3, #4
 8004602:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2201      	movs	r2, #1
 8004608:	705a      	strb	r2, [r3, #1]
 800460a:	e00f      	b.n	800462c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800460c:	78fb      	ldrb	r3, [r7, #3]
 800460e:	f003 020f 	and.w	r2, r3, #15
 8004612:	4613      	mov	r3, r2
 8004614:	00db      	lsls	r3, r3, #3
 8004616:	4413      	add	r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	4413      	add	r3, r2
 8004622:	3304      	adds	r3, #4
 8004624:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004632:	78fb      	ldrb	r3, [r7, #3]
 8004634:	f003 030f 	and.w	r3, r3, #15
 8004638:	b2da      	uxtb	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004644:	2b01      	cmp	r3, #1
 8004646:	d101      	bne.n	800464c <HAL_PCD_EP_ClrStall+0x86>
 8004648:	2302      	movs	r3, #2
 800464a:	e00e      	b.n	800466a <HAL_PCD_EP_ClrStall+0xa4>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68f9      	ldr	r1, [r7, #12]
 800465a:	4618      	mov	r0, r3
 800465c:	f002 ff80 	bl	8007560 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3710      	adds	r7, #16
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004672:	b580      	push	{r7, lr}
 8004674:	b084      	sub	sp, #16
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
 800467a:	460b      	mov	r3, r1
 800467c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800467e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004682:	2b00      	cmp	r3, #0
 8004684:	da0c      	bge.n	80046a0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004686:	78fb      	ldrb	r3, [r7, #3]
 8004688:	f003 020f 	and.w	r2, r3, #15
 800468c:	4613      	mov	r3, r2
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	4413      	add	r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	3338      	adds	r3, #56	; 0x38
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	4413      	add	r3, r2
 800469a:	3304      	adds	r3, #4
 800469c:	60fb      	str	r3, [r7, #12]
 800469e:	e00c      	b.n	80046ba <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80046a0:	78fb      	ldrb	r3, [r7, #3]
 80046a2:	f003 020f 	and.w	r2, r3, #15
 80046a6:	4613      	mov	r3, r2
 80046a8:	00db      	lsls	r3, r3, #3
 80046aa:	4413      	add	r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	4413      	add	r3, r2
 80046b6:	3304      	adds	r3, #4
 80046b8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68f9      	ldr	r1, [r7, #12]
 80046c0:	4618      	mov	r0, r3
 80046c2:	f002 fda7 	bl	8007214 <USB_EPStopXfer>
 80046c6:	4603      	mov	r3, r0
 80046c8:	72fb      	strb	r3, [r7, #11]

  return ret;
 80046ca:	7afb      	ldrb	r3, [r7, #11]
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3710      	adds	r7, #16
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b088      	sub	sp, #32
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80046e8:	683a      	ldr	r2, [r7, #0]
 80046ea:	4613      	mov	r3, r2
 80046ec:	00db      	lsls	r3, r3, #3
 80046ee:	4413      	add	r3, r2
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	3338      	adds	r3, #56	; 0x38
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	4413      	add	r3, r2
 80046f8:	3304      	adds	r3, #4
 80046fa:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	695a      	ldr	r2, [r3, #20]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	429a      	cmp	r2, r3
 8004706:	d901      	bls.n	800470c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e067      	b.n	80047dc <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	691a      	ldr	r2, [r3, #16]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	695b      	ldr	r3, [r3, #20]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	69fa      	ldr	r2, [r7, #28]
 800471e:	429a      	cmp	r2, r3
 8004720:	d902      	bls.n	8004728 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	3303      	adds	r3, #3
 800472c:	089b      	lsrs	r3, r3, #2
 800472e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004730:	e026      	b.n	8004780 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	691a      	ldr	r2, [r3, #16]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	69fa      	ldr	r2, [r7, #28]
 8004744:	429a      	cmp	r2, r3
 8004746:	d902      	bls.n	800474e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	3303      	adds	r3, #3
 8004752:	089b      	lsrs	r3, r3, #2
 8004754:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	68d9      	ldr	r1, [r3, #12]
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	b2da      	uxtb	r2, r3
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	b29b      	uxth	r3, r3
 8004762:	6978      	ldr	r0, [r7, #20]
 8004764:	f002 fdff 	bl	8007366 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	68da      	ldr	r2, [r3, #12]
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	441a      	add	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	695a      	ldr	r2, [r3, #20]
 8004778:	69fb      	ldr	r3, [r7, #28]
 800477a:	441a      	add	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	015a      	lsls	r2, r3, #5
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	4413      	add	r3, r2
 8004788:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	429a      	cmp	r2, r3
 8004794:	d809      	bhi.n	80047aa <PCD_WriteEmptyTxFifo+0xd6>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	695a      	ldr	r2, [r3, #20]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800479e:	429a      	cmp	r2, r3
 80047a0:	d203      	bcs.n	80047aa <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	691b      	ldr	r3, [r3, #16]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1c3      	bne.n	8004732 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	691a      	ldr	r2, [r3, #16]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d811      	bhi.n	80047da <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	f003 030f 	and.w	r3, r3, #15
 80047bc:	2201      	movs	r2, #1
 80047be:	fa02 f303 	lsl.w	r3, r2, r3
 80047c2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	43db      	mvns	r3, r3
 80047d0:	6939      	ldr	r1, [r7, #16]
 80047d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80047d6:	4013      	ands	r3, r2
 80047d8:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80047da:	2300      	movs	r3, #0
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3720      	adds	r7, #32
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b086      	sub	sp, #24
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	333c      	adds	r3, #60	; 0x3c
 80047fc:	3304      	adds	r3, #4
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	015a      	lsls	r2, r3, #5
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	4413      	add	r3, r2
 800480a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	4a19      	ldr	r2, [pc, #100]	; (800487c <PCD_EP_OutXfrComplete_int+0x98>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d124      	bne.n	8004864 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00a      	beq.n	800483a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	015a      	lsls	r2, r3, #5
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	4413      	add	r3, r2
 800482c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004830:	461a      	mov	r2, r3
 8004832:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004836:	6093      	str	r3, [r2, #8]
 8004838:	e01a      	b.n	8004870 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	f003 0320 	and.w	r3, r3, #32
 8004840:	2b00      	cmp	r3, #0
 8004842:	d008      	beq.n	8004856 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	015a      	lsls	r2, r3, #5
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	4413      	add	r3, r2
 800484c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004850:	461a      	mov	r2, r3
 8004852:	2320      	movs	r3, #32
 8004854:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	b2db      	uxtb	r3, r3
 800485a:	4619      	mov	r1, r3
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f004 fe81 	bl	8009564 <HAL_PCD_DataOutStageCallback>
 8004862:	e005      	b.n	8004870 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	b2db      	uxtb	r3, r3
 8004868:	4619      	mov	r1, r3
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f004 fe7a 	bl	8009564 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3718      	adds	r7, #24
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	4f54310a 	.word	0x4f54310a

08004880 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b086      	sub	sp, #24
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	333c      	adds	r3, #60	; 0x3c
 8004898:	3304      	adds	r3, #4
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	015a      	lsls	r2, r3, #5
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	4413      	add	r3, r2
 80048a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	4a0c      	ldr	r2, [pc, #48]	; (80048e4 <PCD_EP_OutSetupPacket_int+0x64>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d90e      	bls.n	80048d4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d009      	beq.n	80048d4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	015a      	lsls	r2, r3, #5
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	4413      	add	r3, r2
 80048c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048cc:	461a      	mov	r2, r3
 80048ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048d2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f004 fe33 	bl	8009540 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80048da:	2300      	movs	r3, #0
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3718      	adds	r7, #24
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	4f54300a 	.word	0x4f54300a

080048e8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	460b      	mov	r3, r1
 80048f2:	70fb      	strb	r3, [r7, #3]
 80048f4:	4613      	mov	r3, r2
 80048f6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048fe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004900:	78fb      	ldrb	r3, [r7, #3]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d107      	bne.n	8004916 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004906:	883b      	ldrh	r3, [r7, #0]
 8004908:	0419      	lsls	r1, r3, #16
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	430a      	orrs	r2, r1
 8004912:	629a      	str	r2, [r3, #40]	; 0x28
 8004914:	e028      	b.n	8004968 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800491c:	0c1b      	lsrs	r3, r3, #16
 800491e:	68ba      	ldr	r2, [r7, #8]
 8004920:	4413      	add	r3, r2
 8004922:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004924:	2300      	movs	r3, #0
 8004926:	73fb      	strb	r3, [r7, #15]
 8004928:	e00d      	b.n	8004946 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	7bfb      	ldrb	r3, [r7, #15]
 8004930:	3340      	adds	r3, #64	; 0x40
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	4413      	add	r3, r2
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	0c1b      	lsrs	r3, r3, #16
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	4413      	add	r3, r2
 800493e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004940:	7bfb      	ldrb	r3, [r7, #15]
 8004942:	3301      	adds	r3, #1
 8004944:	73fb      	strb	r3, [r7, #15]
 8004946:	7bfa      	ldrb	r2, [r7, #15]
 8004948:	78fb      	ldrb	r3, [r7, #3]
 800494a:	3b01      	subs	r3, #1
 800494c:	429a      	cmp	r2, r3
 800494e:	d3ec      	bcc.n	800492a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004950:	883b      	ldrh	r3, [r7, #0]
 8004952:	0418      	lsls	r0, r3, #16
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6819      	ldr	r1, [r3, #0]
 8004958:	78fb      	ldrb	r3, [r7, #3]
 800495a:	3b01      	subs	r3, #1
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	4302      	orrs	r2, r0
 8004960:	3340      	adds	r3, #64	; 0x40
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	440b      	add	r3, r1
 8004966:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	bc80      	pop	{r7}
 8004972:	4770      	bx	lr

08004974 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	460b      	mov	r3, r1
 800497e:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	887a      	ldrh	r2, [r7, #2]
 8004986:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	370c      	adds	r7, #12
 800498e:	46bd      	mov	sp, r7
 8004990:	bc80      	pop	{r7}
 8004992:	4770      	bx	lr

08004994 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b086      	sub	sp, #24
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d101      	bne.n	80049a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e304      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f000 8087 	beq.w	8004ac2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80049b4:	4b92      	ldr	r3, [pc, #584]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f003 030c 	and.w	r3, r3, #12
 80049bc:	2b04      	cmp	r3, #4
 80049be:	d00c      	beq.n	80049da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80049c0:	4b8f      	ldr	r3, [pc, #572]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f003 030c 	and.w	r3, r3, #12
 80049c8:	2b08      	cmp	r3, #8
 80049ca:	d112      	bne.n	80049f2 <HAL_RCC_OscConfig+0x5e>
 80049cc:	4b8c      	ldr	r3, [pc, #560]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049d8:	d10b      	bne.n	80049f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049da:	4b89      	ldr	r3, [pc, #548]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d06c      	beq.n	8004ac0 <HAL_RCC_OscConfig+0x12c>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d168      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e2de      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049fa:	d106      	bne.n	8004a0a <HAL_RCC_OscConfig+0x76>
 80049fc:	4b80      	ldr	r3, [pc, #512]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a7f      	ldr	r2, [pc, #508]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a06:	6013      	str	r3, [r2, #0]
 8004a08:	e02e      	b.n	8004a68 <HAL_RCC_OscConfig+0xd4>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10c      	bne.n	8004a2c <HAL_RCC_OscConfig+0x98>
 8004a12:	4b7b      	ldr	r3, [pc, #492]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a7a      	ldr	r2, [pc, #488]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a1c:	6013      	str	r3, [r2, #0]
 8004a1e:	4b78      	ldr	r3, [pc, #480]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a77      	ldr	r2, [pc, #476]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a28:	6013      	str	r3, [r2, #0]
 8004a2a:	e01d      	b.n	8004a68 <HAL_RCC_OscConfig+0xd4>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a34:	d10c      	bne.n	8004a50 <HAL_RCC_OscConfig+0xbc>
 8004a36:	4b72      	ldr	r3, [pc, #456]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a71      	ldr	r2, [pc, #452]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	4b6f      	ldr	r3, [pc, #444]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a6e      	ldr	r2, [pc, #440]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	e00b      	b.n	8004a68 <HAL_RCC_OscConfig+0xd4>
 8004a50:	4b6b      	ldr	r3, [pc, #428]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a6a      	ldr	r2, [pc, #424]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a5a:	6013      	str	r3, [r2, #0]
 8004a5c:	4b68      	ldr	r3, [pc, #416]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a67      	ldr	r2, [pc, #412]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d013      	beq.n	8004a98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a70:	f7fd ff4e 	bl	8002910 <HAL_GetTick>
 8004a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a76:	e008      	b.n	8004a8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a78:	f7fd ff4a 	bl	8002910 <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b64      	cmp	r3, #100	; 0x64
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e292      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a8a:	4b5d      	ldr	r3, [pc, #372]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d0f0      	beq.n	8004a78 <HAL_RCC_OscConfig+0xe4>
 8004a96:	e014      	b.n	8004ac2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a98:	f7fd ff3a 	bl	8002910 <HAL_GetTick>
 8004a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a9e:	e008      	b.n	8004ab2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aa0:	f7fd ff36 	bl	8002910 <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	2b64      	cmp	r3, #100	; 0x64
 8004aac:	d901      	bls.n	8004ab2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e27e      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ab2:	4b53      	ldr	r3, [pc, #332]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1f0      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x10c>
 8004abe:	e000      	b.n	8004ac2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ac0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d063      	beq.n	8004b96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ace:	4b4c      	ldr	r3, [pc, #304]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	f003 030c 	and.w	r3, r3, #12
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00b      	beq.n	8004af2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004ada:	4b49      	ldr	r3, [pc, #292]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	f003 030c 	and.w	r3, r3, #12
 8004ae2:	2b08      	cmp	r3, #8
 8004ae4:	d11c      	bne.n	8004b20 <HAL_RCC_OscConfig+0x18c>
 8004ae6:	4b46      	ldr	r3, [pc, #280]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d116      	bne.n	8004b20 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004af2:	4b43      	ldr	r3, [pc, #268]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d005      	beq.n	8004b0a <HAL_RCC_OscConfig+0x176>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d001      	beq.n	8004b0a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e252      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b0a:	4b3d      	ldr	r3, [pc, #244]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	00db      	lsls	r3, r3, #3
 8004b18:	4939      	ldr	r1, [pc, #228]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b1e:	e03a      	b.n	8004b96 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	695b      	ldr	r3, [r3, #20]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d020      	beq.n	8004b6a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b28:	4b36      	ldr	r3, [pc, #216]	; (8004c04 <HAL_RCC_OscConfig+0x270>)
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b2e:	f7fd feef 	bl	8002910 <HAL_GetTick>
 8004b32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b34:	e008      	b.n	8004b48 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b36:	f7fd feeb 	bl	8002910 <HAL_GetTick>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	d901      	bls.n	8004b48 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004b44:	2303      	movs	r3, #3
 8004b46:	e233      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b48:	4b2d      	ldr	r3, [pc, #180]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0302 	and.w	r3, r3, #2
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0f0      	beq.n	8004b36 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b54:	4b2a      	ldr	r3, [pc, #168]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	00db      	lsls	r3, r3, #3
 8004b62:	4927      	ldr	r1, [pc, #156]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	600b      	str	r3, [r1, #0]
 8004b68:	e015      	b.n	8004b96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b6a:	4b26      	ldr	r3, [pc, #152]	; (8004c04 <HAL_RCC_OscConfig+0x270>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b70:	f7fd fece 	bl	8002910 <HAL_GetTick>
 8004b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b76:	e008      	b.n	8004b8a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b78:	f7fd feca 	bl	8002910 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d901      	bls.n	8004b8a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e212      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b8a:	4b1d      	ldr	r3, [pc, #116]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1f0      	bne.n	8004b78 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0308 	and.w	r3, r3, #8
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d03a      	beq.n	8004c18 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	69db      	ldr	r3, [r3, #28]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d019      	beq.n	8004bde <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004baa:	4b17      	ldr	r3, [pc, #92]	; (8004c08 <HAL_RCC_OscConfig+0x274>)
 8004bac:	2201      	movs	r2, #1
 8004bae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bb0:	f7fd feae 	bl	8002910 <HAL_GetTick>
 8004bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bb6:	e008      	b.n	8004bca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bb8:	f7fd feaa 	bl	8002910 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e1f2      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bca:	4b0d      	ldr	r3, [pc, #52]	; (8004c00 <HAL_RCC_OscConfig+0x26c>)
 8004bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bce:	f003 0302 	and.w	r3, r3, #2
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d0f0      	beq.n	8004bb8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004bd6:	2001      	movs	r0, #1
 8004bd8:	f000 fbca 	bl	8005370 <RCC_Delay>
 8004bdc:	e01c      	b.n	8004c18 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bde:	4b0a      	ldr	r3, [pc, #40]	; (8004c08 <HAL_RCC_OscConfig+0x274>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004be4:	f7fd fe94 	bl	8002910 <HAL_GetTick>
 8004be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bea:	e00f      	b.n	8004c0c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bec:	f7fd fe90 	bl	8002910 <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d908      	bls.n	8004c0c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e1d8      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
 8004bfe:	bf00      	nop
 8004c00:	40021000 	.word	0x40021000
 8004c04:	42420000 	.word	0x42420000
 8004c08:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c0c:	4b9b      	ldr	r3, [pc, #620]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c10:	f003 0302 	and.w	r3, r3, #2
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1e9      	bne.n	8004bec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0304 	and.w	r3, r3, #4
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	f000 80a6 	beq.w	8004d72 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c26:	2300      	movs	r3, #0
 8004c28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c2a:	4b94      	ldr	r3, [pc, #592]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d10d      	bne.n	8004c52 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c36:	4b91      	ldr	r3, [pc, #580]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004c38:	69db      	ldr	r3, [r3, #28]
 8004c3a:	4a90      	ldr	r2, [pc, #576]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004c3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c40:	61d3      	str	r3, [r2, #28]
 8004c42:	4b8e      	ldr	r3, [pc, #568]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004c44:	69db      	ldr	r3, [r3, #28]
 8004c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c4a:	60bb      	str	r3, [r7, #8]
 8004c4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c52:	4b8b      	ldr	r3, [pc, #556]	; (8004e80 <HAL_RCC_OscConfig+0x4ec>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d118      	bne.n	8004c90 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c5e:	4b88      	ldr	r3, [pc, #544]	; (8004e80 <HAL_RCC_OscConfig+0x4ec>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a87      	ldr	r2, [pc, #540]	; (8004e80 <HAL_RCC_OscConfig+0x4ec>)
 8004c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c6a:	f7fd fe51 	bl	8002910 <HAL_GetTick>
 8004c6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c70:	e008      	b.n	8004c84 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c72:	f7fd fe4d 	bl	8002910 <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	2b64      	cmp	r3, #100	; 0x64
 8004c7e:	d901      	bls.n	8004c84 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e195      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c84:	4b7e      	ldr	r3, [pc, #504]	; (8004e80 <HAL_RCC_OscConfig+0x4ec>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d0f0      	beq.n	8004c72 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d106      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x312>
 8004c98:	4b78      	ldr	r3, [pc, #480]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004c9a:	6a1b      	ldr	r3, [r3, #32]
 8004c9c:	4a77      	ldr	r2, [pc, #476]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004c9e:	f043 0301 	orr.w	r3, r3, #1
 8004ca2:	6213      	str	r3, [r2, #32]
 8004ca4:	e02d      	b.n	8004d02 <HAL_RCC_OscConfig+0x36e>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10c      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x334>
 8004cae:	4b73      	ldr	r3, [pc, #460]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004cb0:	6a1b      	ldr	r3, [r3, #32]
 8004cb2:	4a72      	ldr	r2, [pc, #456]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004cb4:	f023 0301 	bic.w	r3, r3, #1
 8004cb8:	6213      	str	r3, [r2, #32]
 8004cba:	4b70      	ldr	r3, [pc, #448]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	4a6f      	ldr	r2, [pc, #444]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004cc0:	f023 0304 	bic.w	r3, r3, #4
 8004cc4:	6213      	str	r3, [r2, #32]
 8004cc6:	e01c      	b.n	8004d02 <HAL_RCC_OscConfig+0x36e>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	2b05      	cmp	r3, #5
 8004cce:	d10c      	bne.n	8004cea <HAL_RCC_OscConfig+0x356>
 8004cd0:	4b6a      	ldr	r3, [pc, #424]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004cd2:	6a1b      	ldr	r3, [r3, #32]
 8004cd4:	4a69      	ldr	r2, [pc, #420]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004cd6:	f043 0304 	orr.w	r3, r3, #4
 8004cda:	6213      	str	r3, [r2, #32]
 8004cdc:	4b67      	ldr	r3, [pc, #412]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004cde:	6a1b      	ldr	r3, [r3, #32]
 8004ce0:	4a66      	ldr	r2, [pc, #408]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004ce2:	f043 0301 	orr.w	r3, r3, #1
 8004ce6:	6213      	str	r3, [r2, #32]
 8004ce8:	e00b      	b.n	8004d02 <HAL_RCC_OscConfig+0x36e>
 8004cea:	4b64      	ldr	r3, [pc, #400]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004cec:	6a1b      	ldr	r3, [r3, #32]
 8004cee:	4a63      	ldr	r2, [pc, #396]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004cf0:	f023 0301 	bic.w	r3, r3, #1
 8004cf4:	6213      	str	r3, [r2, #32]
 8004cf6:	4b61      	ldr	r3, [pc, #388]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	4a60      	ldr	r2, [pc, #384]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004cfc:	f023 0304 	bic.w	r3, r3, #4
 8004d00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d015      	beq.n	8004d36 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d0a:	f7fd fe01 	bl	8002910 <HAL_GetTick>
 8004d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d10:	e00a      	b.n	8004d28 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d12:	f7fd fdfd 	bl	8002910 <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d901      	bls.n	8004d28 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	e143      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d28:	4b54      	ldr	r3, [pc, #336]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004d2a:	6a1b      	ldr	r3, [r3, #32]
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d0ee      	beq.n	8004d12 <HAL_RCC_OscConfig+0x37e>
 8004d34:	e014      	b.n	8004d60 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d36:	f7fd fdeb 	bl	8002910 <HAL_GetTick>
 8004d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d3c:	e00a      	b.n	8004d54 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d3e:	f7fd fde7 	bl	8002910 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d901      	bls.n	8004d54 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e12d      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d54:	4b49      	ldr	r3, [pc, #292]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	f003 0302 	and.w	r3, r3, #2
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d1ee      	bne.n	8004d3e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d60:	7dfb      	ldrb	r3, [r7, #23]
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d105      	bne.n	8004d72 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d66:	4b45      	ldr	r3, [pc, #276]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004d68:	69db      	ldr	r3, [r3, #28]
 8004d6a:	4a44      	ldr	r2, [pc, #272]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004d6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d70:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	f000 808c 	beq.w	8004e94 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004d7c:	4b3f      	ldr	r3, [pc, #252]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d88:	d10e      	bne.n	8004da8 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004d8a:	4b3c      	ldr	r3, [pc, #240]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004d92:	2b08      	cmp	r3, #8
 8004d94:	d108      	bne.n	8004da8 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8004d96:	4b39      	ldr	r3, [pc, #228]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004d9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004da2:	d101      	bne.n	8004da8 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e103      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d14e      	bne.n	8004e4e <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004db0:	4b32      	ldr	r3, [pc, #200]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d009      	beq.n	8004dd0 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8004dbc:	4b2f      	ldr	r3, [pc, #188]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d001      	beq.n	8004dd0 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e0ef      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004dd0:	4b2c      	ldr	r3, [pc, #176]	; (8004e84 <HAL_RCC_OscConfig+0x4f0>)
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd6:	f7fd fd9b 	bl	8002910 <HAL_GetTick>
 8004dda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004ddc:	e008      	b.n	8004df0 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004dde:	f7fd fd97 	bl	8002910 <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	2b64      	cmp	r3, #100	; 0x64
 8004dea:	d901      	bls.n	8004df0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e0df      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004df0:	4b22      	ldr	r3, [pc, #136]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1f0      	bne.n	8004dde <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8004dfc:	4b1f      	ldr	r3, [pc, #124]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e08:	491c      	ldr	r1, [pc, #112]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8004e0e:	4b1b      	ldr	r3, [pc, #108]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e12:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1a:	4918      	ldr	r1, [pc, #96]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8004e20:	4b18      	ldr	r3, [pc, #96]	; (8004e84 <HAL_RCC_OscConfig+0x4f0>)
 8004e22:	2201      	movs	r2, #1
 8004e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e26:	f7fd fd73 	bl	8002910 <HAL_GetTick>
 8004e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004e2c:	e008      	b.n	8004e40 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004e2e:	f7fd fd6f 	bl	8002910 <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b64      	cmp	r3, #100	; 0x64
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e0b7      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004e40:	4b0e      	ldr	r3, [pc, #56]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d0f0      	beq.n	8004e2e <HAL_RCC_OscConfig+0x49a>
 8004e4c:	e022      	b.n	8004e94 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8004e4e:	4b0b      	ldr	r3, [pc, #44]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e52:	4a0a      	ldr	r2, [pc, #40]	; (8004e7c <HAL_RCC_OscConfig+0x4e8>)
 8004e54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e58:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004e5a:	4b0a      	ldr	r3, [pc, #40]	; (8004e84 <HAL_RCC_OscConfig+0x4f0>)
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e60:	f7fd fd56 	bl	8002910 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004e66:	e00f      	b.n	8004e88 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004e68:	f7fd fd52 	bl	8002910 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b64      	cmp	r3, #100	; 0x64
 8004e74:	d908      	bls.n	8004e88 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e09a      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
 8004e7a:	bf00      	nop
 8004e7c:	40021000 	.word	0x40021000
 8004e80:	40007000 	.word	0x40007000
 8004e84:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004e88:	4b4b      	ldr	r3, [pc, #300]	; (8004fb8 <HAL_RCC_OscConfig+0x624>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d1e9      	bne.n	8004e68 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 8088 	beq.w	8004fae <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e9e:	4b46      	ldr	r3, [pc, #280]	; (8004fb8 <HAL_RCC_OscConfig+0x624>)
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f003 030c 	and.w	r3, r3, #12
 8004ea6:	2b08      	cmp	r3, #8
 8004ea8:	d068      	beq.n	8004f7c <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	2b02      	cmp	r3, #2
 8004eb0:	d14d      	bne.n	8004f4e <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eb2:	4b42      	ldr	r3, [pc, #264]	; (8004fbc <HAL_RCC_OscConfig+0x628>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb8:	f7fd fd2a 	bl	8002910 <HAL_GetTick>
 8004ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ebe:	e008      	b.n	8004ed2 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec0:	f7fd fd26 	bl	8002910 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	d901      	bls.n	8004ed2 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e06e      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ed2:	4b39      	ldr	r3, [pc, #228]	; (8004fb8 <HAL_RCC_OscConfig+0x624>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d1f0      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ee6:	d10f      	bne.n	8004f08 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8004ee8:	4b33      	ldr	r3, [pc, #204]	; (8004fb8 <HAL_RCC_OscConfig+0x624>)
 8004eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	4931      	ldr	r1, [pc, #196]	; (8004fb8 <HAL_RCC_OscConfig+0x624>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004ef6:	4b30      	ldr	r3, [pc, #192]	; (8004fb8 <HAL_RCC_OscConfig+0x624>)
 8004ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004efa:	f023 020f 	bic.w	r2, r3, #15
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	492d      	ldr	r1, [pc, #180]	; (8004fb8 <HAL_RCC_OscConfig+0x624>)
 8004f04:	4313      	orrs	r3, r2
 8004f06:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f08:	4b2b      	ldr	r3, [pc, #172]	; (8004fb8 <HAL_RCC_OscConfig+0x624>)
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f18:	430b      	orrs	r3, r1
 8004f1a:	4927      	ldr	r1, [pc, #156]	; (8004fb8 <HAL_RCC_OscConfig+0x624>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f20:	4b26      	ldr	r3, [pc, #152]	; (8004fbc <HAL_RCC_OscConfig+0x628>)
 8004f22:	2201      	movs	r2, #1
 8004f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f26:	f7fd fcf3 	bl	8002910 <HAL_GetTick>
 8004f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f2c:	e008      	b.n	8004f40 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f2e:	f7fd fcef 	bl	8002910 <HAL_GetTick>
 8004f32:	4602      	mov	r2, r0
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d901      	bls.n	8004f40 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e037      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f40:	4b1d      	ldr	r3, [pc, #116]	; (8004fb8 <HAL_RCC_OscConfig+0x624>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d0f0      	beq.n	8004f2e <HAL_RCC_OscConfig+0x59a>
 8004f4c:	e02f      	b.n	8004fae <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f4e:	4b1b      	ldr	r3, [pc, #108]	; (8004fbc <HAL_RCC_OscConfig+0x628>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f54:	f7fd fcdc 	bl	8002910 <HAL_GetTick>
 8004f58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f5a:	e008      	b.n	8004f6e <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f5c:	f7fd fcd8 	bl	8002910 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e020      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f6e:	4b12      	ldr	r3, [pc, #72]	; (8004fb8 <HAL_RCC_OscConfig+0x624>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1f0      	bne.n	8004f5c <HAL_RCC_OscConfig+0x5c8>
 8004f7a:	e018      	b.n	8004fae <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d101      	bne.n	8004f88 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e013      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f88:	4b0b      	ldr	r3, [pc, #44]	; (8004fb8 <HAL_RCC_OscConfig+0x624>)
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d106      	bne.n	8004faa <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d001      	beq.n	8004fae <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e000      	b.n	8004fb0 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3718      	adds	r7, #24
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	40021000 	.word	0x40021000
 8004fbc:	42420060 	.word	0x42420060

08004fc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d101      	bne.n	8004fd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e0d0      	b.n	8005176 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fd4:	4b6a      	ldr	r3, [pc, #424]	; (8005180 <HAL_RCC_ClockConfig+0x1c0>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0307 	and.w	r3, r3, #7
 8004fdc:	683a      	ldr	r2, [r7, #0]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d910      	bls.n	8005004 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe2:	4b67      	ldr	r3, [pc, #412]	; (8005180 <HAL_RCC_ClockConfig+0x1c0>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f023 0207 	bic.w	r2, r3, #7
 8004fea:	4965      	ldr	r1, [pc, #404]	; (8005180 <HAL_RCC_ClockConfig+0x1c0>)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ff2:	4b63      	ldr	r3, [pc, #396]	; (8005180 <HAL_RCC_ClockConfig+0x1c0>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	683a      	ldr	r2, [r7, #0]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d001      	beq.n	8005004 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e0b8      	b.n	8005176 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0302 	and.w	r3, r3, #2
 800500c:	2b00      	cmp	r3, #0
 800500e:	d020      	beq.n	8005052 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b00      	cmp	r3, #0
 800501a:	d005      	beq.n	8005028 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800501c:	4b59      	ldr	r3, [pc, #356]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	4a58      	ldr	r2, [pc, #352]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 8005022:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005026:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0308 	and.w	r3, r3, #8
 8005030:	2b00      	cmp	r3, #0
 8005032:	d005      	beq.n	8005040 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005034:	4b53      	ldr	r3, [pc, #332]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	4a52      	ldr	r2, [pc, #328]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 800503a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800503e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005040:	4b50      	ldr	r3, [pc, #320]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	494d      	ldr	r1, [pc, #308]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 800504e:	4313      	orrs	r3, r2
 8005050:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	2b00      	cmp	r3, #0
 800505c:	d040      	beq.n	80050e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	2b01      	cmp	r3, #1
 8005064:	d107      	bne.n	8005076 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005066:	4b47      	ldr	r3, [pc, #284]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d115      	bne.n	800509e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e07f      	b.n	8005176 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	2b02      	cmp	r3, #2
 800507c:	d107      	bne.n	800508e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800507e:	4b41      	ldr	r3, [pc, #260]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005086:	2b00      	cmp	r3, #0
 8005088:	d109      	bne.n	800509e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e073      	b.n	8005176 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800508e:	4b3d      	ldr	r3, [pc, #244]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0302 	and.w	r3, r3, #2
 8005096:	2b00      	cmp	r3, #0
 8005098:	d101      	bne.n	800509e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e06b      	b.n	8005176 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800509e:	4b39      	ldr	r3, [pc, #228]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f023 0203 	bic.w	r2, r3, #3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	4936      	ldr	r1, [pc, #216]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 80050ac:	4313      	orrs	r3, r2
 80050ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050b0:	f7fd fc2e 	bl	8002910 <HAL_GetTick>
 80050b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050b6:	e00a      	b.n	80050ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050b8:	f7fd fc2a 	bl	8002910 <HAL_GetTick>
 80050bc:	4602      	mov	r2, r0
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d901      	bls.n	80050ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e053      	b.n	8005176 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ce:	4b2d      	ldr	r3, [pc, #180]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f003 020c 	and.w	r2, r3, #12
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	429a      	cmp	r2, r3
 80050de:	d1eb      	bne.n	80050b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050e0:	4b27      	ldr	r3, [pc, #156]	; (8005180 <HAL_RCC_ClockConfig+0x1c0>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 0307 	and.w	r3, r3, #7
 80050e8:	683a      	ldr	r2, [r7, #0]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d210      	bcs.n	8005110 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050ee:	4b24      	ldr	r3, [pc, #144]	; (8005180 <HAL_RCC_ClockConfig+0x1c0>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f023 0207 	bic.w	r2, r3, #7
 80050f6:	4922      	ldr	r1, [pc, #136]	; (8005180 <HAL_RCC_ClockConfig+0x1c0>)
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050fe:	4b20      	ldr	r3, [pc, #128]	; (8005180 <HAL_RCC_ClockConfig+0x1c0>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0307 	and.w	r3, r3, #7
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	429a      	cmp	r2, r3
 800510a:	d001      	beq.n	8005110 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e032      	b.n	8005176 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0304 	and.w	r3, r3, #4
 8005118:	2b00      	cmp	r3, #0
 800511a:	d008      	beq.n	800512e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800511c:	4b19      	ldr	r3, [pc, #100]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	4916      	ldr	r1, [pc, #88]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 800512a:	4313      	orrs	r3, r2
 800512c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0308 	and.w	r3, r3, #8
 8005136:	2b00      	cmp	r3, #0
 8005138:	d009      	beq.n	800514e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800513a:	4b12      	ldr	r3, [pc, #72]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	00db      	lsls	r3, r3, #3
 8005148:	490e      	ldr	r1, [pc, #56]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 800514a:	4313      	orrs	r3, r2
 800514c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800514e:	f000 f821 	bl	8005194 <HAL_RCC_GetSysClockFreq>
 8005152:	4602      	mov	r2, r0
 8005154:	4b0b      	ldr	r3, [pc, #44]	; (8005184 <HAL_RCC_ClockConfig+0x1c4>)
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	091b      	lsrs	r3, r3, #4
 800515a:	f003 030f 	and.w	r3, r3, #15
 800515e:	490a      	ldr	r1, [pc, #40]	; (8005188 <HAL_RCC_ClockConfig+0x1c8>)
 8005160:	5ccb      	ldrb	r3, [r1, r3]
 8005162:	fa22 f303 	lsr.w	r3, r2, r3
 8005166:	4a09      	ldr	r2, [pc, #36]	; (800518c <HAL_RCC_ClockConfig+0x1cc>)
 8005168:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800516a:	4b09      	ldr	r3, [pc, #36]	; (8005190 <HAL_RCC_ClockConfig+0x1d0>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4618      	mov	r0, r3
 8005170:	f7fd fb8c 	bl	800288c <HAL_InitTick>

  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3710      	adds	r7, #16
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	40022000 	.word	0x40022000
 8005184:	40021000 	.word	0x40021000
 8005188:	0800cfe8 	.word	0x0800cfe8
 800518c:	20000000 	.word	0x20000000
 8005190:	20000004 	.word	0x20000004

08005194 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005194:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005198:	b08e      	sub	sp, #56	; 0x38
 800519a:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800519c:	2300      	movs	r3, #0
 800519e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051a0:	2300      	movs	r3, #0
 80051a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80051a4:	2300      	movs	r3, #0
 80051a6:	637b      	str	r3, [r7, #52]	; 0x34
 80051a8:	2300      	movs	r3, #0
 80051aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80051ac:	2300      	movs	r3, #0
 80051ae:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	623b      	str	r3, [r7, #32]
 80051b4:	2300      	movs	r3, #0
 80051b6:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80051b8:	4b4e      	ldr	r3, [pc, #312]	; (80052f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80051be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051c0:	f003 030c 	and.w	r3, r3, #12
 80051c4:	2b04      	cmp	r3, #4
 80051c6:	d002      	beq.n	80051ce <HAL_RCC_GetSysClockFreq+0x3a>
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	d003      	beq.n	80051d4 <HAL_RCC_GetSysClockFreq+0x40>
 80051cc:	e089      	b.n	80052e2 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80051ce:	4b4a      	ldr	r3, [pc, #296]	; (80052f8 <HAL_RCC_GetSysClockFreq+0x164>)
 80051d0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80051d2:	e089      	b.n	80052e8 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80051d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051d6:	0c9b      	lsrs	r3, r3, #18
 80051d8:	f003 020f 	and.w	r2, r3, #15
 80051dc:	4b47      	ldr	r3, [pc, #284]	; (80052fc <HAL_RCC_GetSysClockFreq+0x168>)
 80051de:	5c9b      	ldrb	r3, [r3, r2]
 80051e0:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80051e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d072      	beq.n	80052d2 <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80051ec:	4b41      	ldr	r3, [pc, #260]	; (80052f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80051ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f0:	f003 020f 	and.w	r2, r3, #15
 80051f4:	4b42      	ldr	r3, [pc, #264]	; (8005300 <HAL_RCC_GetSysClockFreq+0x16c>)
 80051f6:	5c9b      	ldrb	r3, [r3, r2]
 80051f8:	62bb      	str	r3, [r7, #40]	; 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80051fa:	4b3e      	ldr	r3, [pc, #248]	; (80052f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80051fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d053      	beq.n	80052ae <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8005206:	4b3b      	ldr	r3, [pc, #236]	; (80052f4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800520a:	091b      	lsrs	r3, r3, #4
 800520c:	f003 030f 	and.w	r3, r3, #15
 8005210:	3301      	adds	r3, #1
 8005212:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8005214:	4b37      	ldr	r3, [pc, #220]	; (80052f4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005218:	0a1b      	lsrs	r3, r3, #8
 800521a:	f003 030f 	and.w	r3, r3, #15
 800521e:	3302      	adds	r3, #2
 8005220:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	2200      	movs	r2, #0
 8005226:	469a      	mov	sl, r3
 8005228:	4693      	mov	fp, r2
 800522a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522c:	2200      	movs	r2, #0
 800522e:	613b      	str	r3, [r7, #16]
 8005230:	617a      	str	r2, [r7, #20]
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	fb03 f20b 	mul.w	r2, r3, fp
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	fb0a f303 	mul.w	r3, sl, r3
 800523e:	4413      	add	r3, r2
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	fbaa 0102 	umull	r0, r1, sl, r2
 8005246:	440b      	add	r3, r1
 8005248:	4619      	mov	r1, r3
 800524a:	4b2b      	ldr	r3, [pc, #172]	; (80052f8 <HAL_RCC_GetSysClockFreq+0x164>)
 800524c:	fb03 f201 	mul.w	r2, r3, r1
 8005250:	2300      	movs	r3, #0
 8005252:	fb00 f303 	mul.w	r3, r0, r3
 8005256:	4413      	add	r3, r2
 8005258:	4a27      	ldr	r2, [pc, #156]	; (80052f8 <HAL_RCC_GetSysClockFreq+0x164>)
 800525a:	fba0 4502 	umull	r4, r5, r0, r2
 800525e:	442b      	add	r3, r5
 8005260:	461d      	mov	r5, r3
 8005262:	6a3b      	ldr	r3, [r7, #32]
 8005264:	2200      	movs	r2, #0
 8005266:	60bb      	str	r3, [r7, #8]
 8005268:	60fa      	str	r2, [r7, #12]
 800526a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800526c:	2200      	movs	r2, #0
 800526e:	603b      	str	r3, [r7, #0]
 8005270:	607a      	str	r2, [r7, #4]
 8005272:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005276:	460b      	mov	r3, r1
 8005278:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800527c:	4652      	mov	r2, sl
 800527e:	fb02 f203 	mul.w	r2, r2, r3
 8005282:	465b      	mov	r3, fp
 8005284:	4684      	mov	ip, r0
 8005286:	fb0c f303 	mul.w	r3, ip, r3
 800528a:	4413      	add	r3, r2
 800528c:	4602      	mov	r2, r0
 800528e:	4651      	mov	r1, sl
 8005290:	fba2 8901 	umull	r8, r9, r2, r1
 8005294:	444b      	add	r3, r9
 8005296:	4699      	mov	r9, r3
 8005298:	4642      	mov	r2, r8
 800529a:	464b      	mov	r3, r9
 800529c:	4620      	mov	r0, r4
 800529e:	4629      	mov	r1, r5
 80052a0:	f7fb ff0c 	bl	80010bc <__aeabi_uldivmod>
 80052a4:	4602      	mov	r2, r0
 80052a6:	460b      	mov	r3, r1
 80052a8:	4613      	mov	r3, r2
 80052aa:	637b      	str	r3, [r7, #52]	; 0x34
 80052ac:	e007      	b.n	80052be <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 80052ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b0:	4a11      	ldr	r2, [pc, #68]	; (80052f8 <HAL_RCC_GetSysClockFreq+0x164>)
 80052b2:	fb03 f202 	mul.w	r2, r3, r2
 80052b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052bc:	637b      	str	r3, [r7, #52]	; 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80052be:	4b0f      	ldr	r3, [pc, #60]	; (80052fc <HAL_RCC_GetSysClockFreq+0x168>)
 80052c0:	7b5b      	ldrb	r3, [r3, #13]
 80052c2:	461a      	mov	r2, r3
 80052c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d108      	bne.n	80052dc <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 80052ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052cc:	085b      	lsrs	r3, r3, #1
 80052ce:	637b      	str	r3, [r7, #52]	; 0x34
 80052d0:	e004      	b.n	80052dc <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80052d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d4:	4a0b      	ldr	r2, [pc, #44]	; (8005304 <HAL_RCC_GetSysClockFreq+0x170>)
 80052d6:	fb02 f303 	mul.w	r3, r2, r3
 80052da:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 80052dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052de:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80052e0:	e002      	b.n	80052e8 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80052e2:	4b09      	ldr	r3, [pc, #36]	; (8005308 <HAL_RCC_GetSysClockFreq+0x174>)
 80052e4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80052e6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3738      	adds	r7, #56	; 0x38
 80052ee:	46bd      	mov	sp, r7
 80052f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052f4:	40021000 	.word	0x40021000
 80052f8:	017d7840 	.word	0x017d7840
 80052fc:	0800d000 	.word	0x0800d000
 8005300:	0800d010 	.word	0x0800d010
 8005304:	003d0900 	.word	0x003d0900
 8005308:	007a1200 	.word	0x007a1200

0800530c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800530c:	b480      	push	{r7}
 800530e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005310:	4b02      	ldr	r3, [pc, #8]	; (800531c <HAL_RCC_GetHCLKFreq+0x10>)
 8005312:	681b      	ldr	r3, [r3, #0]
}
 8005314:	4618      	mov	r0, r3
 8005316:	46bd      	mov	sp, r7
 8005318:	bc80      	pop	{r7}
 800531a:	4770      	bx	lr
 800531c:	20000000 	.word	0x20000000

08005320 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005324:	f7ff fff2 	bl	800530c <HAL_RCC_GetHCLKFreq>
 8005328:	4602      	mov	r2, r0
 800532a:	4b05      	ldr	r3, [pc, #20]	; (8005340 <HAL_RCC_GetPCLK1Freq+0x20>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	0a1b      	lsrs	r3, r3, #8
 8005330:	f003 0307 	and.w	r3, r3, #7
 8005334:	4903      	ldr	r1, [pc, #12]	; (8005344 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005336:	5ccb      	ldrb	r3, [r1, r3]
 8005338:	fa22 f303 	lsr.w	r3, r2, r3
}
 800533c:	4618      	mov	r0, r3
 800533e:	bd80      	pop	{r7, pc}
 8005340:	40021000 	.word	0x40021000
 8005344:	0800cff8 	.word	0x0800cff8

08005348 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800534c:	f7ff ffde 	bl	800530c <HAL_RCC_GetHCLKFreq>
 8005350:	4602      	mov	r2, r0
 8005352:	4b05      	ldr	r3, [pc, #20]	; (8005368 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	0adb      	lsrs	r3, r3, #11
 8005358:	f003 0307 	and.w	r3, r3, #7
 800535c:	4903      	ldr	r1, [pc, #12]	; (800536c <HAL_RCC_GetPCLK2Freq+0x24>)
 800535e:	5ccb      	ldrb	r3, [r1, r3]
 8005360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005364:	4618      	mov	r0, r3
 8005366:	bd80      	pop	{r7, pc}
 8005368:	40021000 	.word	0x40021000
 800536c:	0800cff8 	.word	0x0800cff8

08005370 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005378:	4b0a      	ldr	r3, [pc, #40]	; (80053a4 <RCC_Delay+0x34>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a0a      	ldr	r2, [pc, #40]	; (80053a8 <RCC_Delay+0x38>)
 800537e:	fba2 2303 	umull	r2, r3, r2, r3
 8005382:	0a5b      	lsrs	r3, r3, #9
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	fb02 f303 	mul.w	r3, r2, r3
 800538a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800538c:	bf00      	nop
  }
  while (Delay --);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	1e5a      	subs	r2, r3, #1
 8005392:	60fa      	str	r2, [r7, #12]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1f9      	bne.n	800538c <RCC_Delay+0x1c>
}
 8005398:	bf00      	nop
 800539a:	bf00      	nop
 800539c:	3714      	adds	r7, #20
 800539e:	46bd      	mov	sp, r7
 80053a0:	bc80      	pop	{r7}
 80053a2:	4770      	bx	lr
 80053a4:	20000000 	.word	0x20000000
 80053a8:	10624dd3 	.word	0x10624dd3

080053ac <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b088      	sub	sp, #32
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80053b4:	2300      	movs	r3, #0
 80053b6:	617b      	str	r3, [r7, #20]
 80053b8:	2300      	movs	r3, #0
 80053ba:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 80053bc:	2300      	movs	r3, #0
 80053be:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 0301 	and.w	r3, r3, #1
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d07d      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 80053cc:	2300      	movs	r3, #0
 80053ce:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053d0:	4b8b      	ldr	r3, [pc, #556]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80053d2:	69db      	ldr	r3, [r3, #28]
 80053d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d10d      	bne.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053dc:	4b88      	ldr	r3, [pc, #544]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80053de:	69db      	ldr	r3, [r3, #28]
 80053e0:	4a87      	ldr	r2, [pc, #540]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80053e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053e6:	61d3      	str	r3, [r2, #28]
 80053e8:	4b85      	ldr	r3, [pc, #532]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80053ea:	69db      	ldr	r3, [r3, #28]
 80053ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053f0:	60fb      	str	r3, [r7, #12]
 80053f2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80053f4:	2301      	movs	r3, #1
 80053f6:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053f8:	4b82      	ldr	r3, [pc, #520]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005400:	2b00      	cmp	r3, #0
 8005402:	d118      	bne.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005404:	4b7f      	ldr	r3, [pc, #508]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a7e      	ldr	r2, [pc, #504]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800540a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800540e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005410:	f7fd fa7e 	bl	8002910 <HAL_GetTick>
 8005414:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005416:	e008      	b.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005418:	f7fd fa7a 	bl	8002910 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b64      	cmp	r3, #100	; 0x64
 8005424:	d901      	bls.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e0e5      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800542a:	4b76      	ldr	r3, [pc, #472]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005432:	2b00      	cmp	r3, #0
 8005434:	d0f0      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005436:	4b72      	ldr	r3, [pc, #456]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005438:	6a1b      	ldr	r3, [r3, #32]
 800543a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800543e:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d02e      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800544e:	693a      	ldr	r2, [r7, #16]
 8005450:	429a      	cmp	r2, r3
 8005452:	d027      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005454:	4b6a      	ldr	r3, [pc, #424]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005456:	6a1b      	ldr	r3, [r3, #32]
 8005458:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800545c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800545e:	4b6a      	ldr	r3, [pc, #424]	; (8005608 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005460:	2201      	movs	r2, #1
 8005462:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005464:	4b68      	ldr	r3, [pc, #416]	; (8005608 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005466:	2200      	movs	r2, #0
 8005468:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800546a:	4a65      	ldr	r2, [pc, #404]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	f003 0301 	and.w	r3, r3, #1
 8005476:	2b00      	cmp	r3, #0
 8005478:	d014      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800547a:	f7fd fa49 	bl	8002910 <HAL_GetTick>
 800547e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005480:	e00a      	b.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005482:	f7fd fa45 	bl	8002910 <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005490:	4293      	cmp	r3, r2
 8005492:	d901      	bls.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	e0ae      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005498:	4b59      	ldr	r3, [pc, #356]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800549a:	6a1b      	ldr	r3, [r3, #32]
 800549c:	f003 0302 	and.w	r3, r3, #2
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d0ee      	beq.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054a4:	4b56      	ldr	r3, [pc, #344]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054a6:	6a1b      	ldr	r3, [r3, #32]
 80054a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	4953      	ldr	r1, [pc, #332]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054b2:	4313      	orrs	r3, r2
 80054b4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80054b6:	7efb      	ldrb	r3, [r7, #27]
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d105      	bne.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054bc:	4b50      	ldr	r3, [pc, #320]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054be:	69db      	ldr	r3, [r3, #28]
 80054c0:	4a4f      	ldr	r2, [pc, #316]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0302 	and.w	r3, r3, #2
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d008      	beq.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054d4:	4b4a      	ldr	r3, [pc, #296]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	4947      	ldr	r1, [pc, #284]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0304 	and.w	r3, r3, #4
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d008      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80054f2:	4b43      	ldr	r3, [pc, #268]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	4940      	ldr	r1, [pc, #256]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005500:	4313      	orrs	r3, r2
 8005502:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0308 	and.w	r3, r3, #8
 800550c:	2b00      	cmp	r3, #0
 800550e:	d008      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8005510:	4b3b      	ldr	r3, [pc, #236]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005514:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	4938      	ldr	r1, [pc, #224]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800551e:	4313      	orrs	r3, r2
 8005520:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8005522:	4b37      	ldr	r3, [pc, #220]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d105      	bne.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x18e>
 800552e:	4b34      	ldr	r3, [pc, #208]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005532:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d001      	beq.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 800553a:	2301      	movs	r3, #1
 800553c:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d148      	bne.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8005544:	4b2e      	ldr	r3, [pc, #184]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800554c:	2b00      	cmp	r3, #0
 800554e:	d138      	bne.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8005550:	4b2b      	ldr	r3, [pc, #172]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d009      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 800555c:	4b28      	ldr	r3, [pc, #160]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800555e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005560:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8005568:	429a      	cmp	r2, r3
 800556a:	d001      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e042      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8005570:	4b23      	ldr	r3, [pc, #140]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005574:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	4920      	ldr	r1, [pc, #128]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800557e:	4313      	orrs	r3, r2
 8005580:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8005582:	4b1f      	ldr	r3, [pc, #124]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005586:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	491c      	ldr	r1, [pc, #112]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005590:	4313      	orrs	r3, r2
 8005592:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8005594:	4b1d      	ldr	r3, [pc, #116]	; (800560c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005596:	2201      	movs	r2, #1
 8005598:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800559a:	f7fd f9b9 	bl	8002910 <HAL_GetTick>
 800559e:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80055a0:	e008      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80055a2:	f7fd f9b5 	bl	8002910 <HAL_GetTick>
 80055a6:	4602      	mov	r2, r0
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	2b64      	cmp	r3, #100	; 0x64
 80055ae:	d901      	bls.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e020      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80055b4:	4b12      	ldr	r3, [pc, #72]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d0f0      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80055c0:	e009      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 80055c2:	4b0f      	ldr	r3, [pc, #60]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80055c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055c6:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d001      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e00f      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0310 	and.w	r3, r3, #16
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d008      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055e2:	4b07      	ldr	r3, [pc, #28]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	69db      	ldr	r3, [r3, #28]
 80055ee:	4904      	ldr	r1, [pc, #16]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80055f0:	4313      	orrs	r3, r2
 80055f2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3720      	adds	r7, #32
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	40021000 	.word	0x40021000
 8005604:	40007000 	.word	0x40007000
 8005608:	42420440 	.word	0x42420440
 800560c:	42420070 	.word	0x42420070

08005610 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d101      	bne.n	8005622 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e076      	b.n	8005710 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005626:	2b00      	cmp	r3, #0
 8005628:	d108      	bne.n	800563c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005632:	d009      	beq.n	8005648 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	61da      	str	r2, [r3, #28]
 800563a:	e005      	b.n	8005648 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b00      	cmp	r3, #0
 8005658:	d106      	bne.n	8005668 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f7fc fe1c 	bl	80022a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2202      	movs	r2, #2
 800566c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800567e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005690:	431a      	orrs	r2, r3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800569a:	431a      	orrs	r2, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	f003 0302 	and.w	r3, r3, #2
 80056a4:	431a      	orrs	r2, r3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	695b      	ldr	r3, [r3, #20]
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	431a      	orrs	r2, r3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056b8:	431a      	orrs	r2, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	69db      	ldr	r3, [r3, #28]
 80056be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80056c2:	431a      	orrs	r2, r3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a1b      	ldr	r3, [r3, #32]
 80056c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056cc:	ea42 0103 	orr.w	r1, r2, r3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	430a      	orrs	r2, r1
 80056de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	699b      	ldr	r3, [r3, #24]
 80056e4:	0c1a      	lsrs	r2, r3, #16
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f002 0204 	and.w	r2, r2, #4
 80056ee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	69da      	ldr	r2, [r3, #28]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056fe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2201      	movs	r2, #1
 800570a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3708      	adds	r7, #8
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b088      	sub	sp, #32
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	603b      	str	r3, [r7, #0]
 8005724:	4613      	mov	r3, r2
 8005726:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005728:	2300      	movs	r3, #0
 800572a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005732:	2b01      	cmp	r3, #1
 8005734:	d101      	bne.n	800573a <HAL_SPI_Transmit+0x22>
 8005736:	2302      	movs	r3, #2
 8005738:	e12d      	b.n	8005996 <HAL_SPI_Transmit+0x27e>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005742:	f7fd f8e5 	bl	8002910 <HAL_GetTick>
 8005746:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005748:	88fb      	ldrh	r3, [r7, #6]
 800574a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b01      	cmp	r3, #1
 8005756:	d002      	beq.n	800575e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005758:	2302      	movs	r3, #2
 800575a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800575c:	e116      	b.n	800598c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d002      	beq.n	800576a <HAL_SPI_Transmit+0x52>
 8005764:	88fb      	ldrh	r3, [r7, #6]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d102      	bne.n	8005770 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800576e:	e10d      	b.n	800598c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2203      	movs	r2, #3
 8005774:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	88fa      	ldrh	r2, [r7, #6]
 8005788:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	88fa      	ldrh	r2, [r7, #6]
 800578e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2200      	movs	r2, #0
 8005794:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2200      	movs	r2, #0
 80057a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057b6:	d10f      	bne.n	80057d8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057c6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057d6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e2:	2b40      	cmp	r3, #64	; 0x40
 80057e4:	d007      	beq.n	80057f6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057f4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057fe:	d14f      	bne.n	80058a0 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d002      	beq.n	800580e <HAL_SPI_Transmit+0xf6>
 8005808:	8afb      	ldrh	r3, [r7, #22]
 800580a:	2b01      	cmp	r3, #1
 800580c:	d142      	bne.n	8005894 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005812:	881a      	ldrh	r2, [r3, #0]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800581e:	1c9a      	adds	r2, r3, #2
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005828:	b29b      	uxth	r3, r3
 800582a:	3b01      	subs	r3, #1
 800582c:	b29a      	uxth	r2, r3
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005832:	e02f      	b.n	8005894 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f003 0302 	and.w	r3, r3, #2
 800583e:	2b02      	cmp	r3, #2
 8005840:	d112      	bne.n	8005868 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005846:	881a      	ldrh	r2, [r3, #0]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005852:	1c9a      	adds	r2, r3, #2
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800585c:	b29b      	uxth	r3, r3
 800585e:	3b01      	subs	r3, #1
 8005860:	b29a      	uxth	r2, r3
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	86da      	strh	r2, [r3, #54]	; 0x36
 8005866:	e015      	b.n	8005894 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005868:	f7fd f852 	bl	8002910 <HAL_GetTick>
 800586c:	4602      	mov	r2, r0
 800586e:	69bb      	ldr	r3, [r7, #24]
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	683a      	ldr	r2, [r7, #0]
 8005874:	429a      	cmp	r2, r3
 8005876:	d803      	bhi.n	8005880 <HAL_SPI_Transmit+0x168>
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800587e:	d102      	bne.n	8005886 <HAL_SPI_Transmit+0x16e>
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d106      	bne.n	8005894 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005892:	e07b      	b.n	800598c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005898:	b29b      	uxth	r3, r3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1ca      	bne.n	8005834 <HAL_SPI_Transmit+0x11c>
 800589e:	e050      	b.n	8005942 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d002      	beq.n	80058ae <HAL_SPI_Transmit+0x196>
 80058a8:	8afb      	ldrh	r3, [r7, #22]
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d144      	bne.n	8005938 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	330c      	adds	r3, #12
 80058b8:	7812      	ldrb	r2, [r2, #0]
 80058ba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058c0:	1c5a      	adds	r2, r3, #1
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	3b01      	subs	r3, #1
 80058ce:	b29a      	uxth	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80058d4:	e030      	b.n	8005938 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	f003 0302 	and.w	r3, r3, #2
 80058e0:	2b02      	cmp	r3, #2
 80058e2:	d113      	bne.n	800590c <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	330c      	adds	r3, #12
 80058ee:	7812      	ldrb	r2, [r2, #0]
 80058f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058f6:	1c5a      	adds	r2, r3, #1
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005900:	b29b      	uxth	r3, r3
 8005902:	3b01      	subs	r3, #1
 8005904:	b29a      	uxth	r2, r3
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	86da      	strh	r2, [r3, #54]	; 0x36
 800590a:	e015      	b.n	8005938 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800590c:	f7fd f800 	bl	8002910 <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	683a      	ldr	r2, [r7, #0]
 8005918:	429a      	cmp	r2, r3
 800591a:	d803      	bhi.n	8005924 <HAL_SPI_Transmit+0x20c>
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005922:	d102      	bne.n	800592a <HAL_SPI_Transmit+0x212>
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d106      	bne.n	8005938 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800592a:	2303      	movs	r3, #3
 800592c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005936:	e029      	b.n	800598c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800593c:	b29b      	uxth	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1c9      	bne.n	80058d6 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005942:	69ba      	ldr	r2, [r7, #24]
 8005944:	6839      	ldr	r1, [r7, #0]
 8005946:	68f8      	ldr	r0, [r7, #12]
 8005948:	f000 fbcc 	bl	80060e4 <SPI_EndRxTxTransaction>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d002      	beq.n	8005958 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2220      	movs	r2, #32
 8005956:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d10a      	bne.n	8005976 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005960:	2300      	movs	r3, #0
 8005962:	613b      	str	r3, [r7, #16]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	613b      	str	r3, [r7, #16]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	613b      	str	r3, [r7, #16]
 8005974:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800597a:	2b00      	cmp	r3, #0
 800597c:	d002      	beq.n	8005984 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	77fb      	strb	r3, [r7, #31]
 8005982:	e003      	b.n	800598c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005994:	7ffb      	ldrb	r3, [r7, #31]
}
 8005996:	4618      	mov	r0, r3
 8005998:	3720      	adds	r7, #32
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}

0800599e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b088      	sub	sp, #32
 80059a2:	af02      	add	r7, sp, #8
 80059a4:	60f8      	str	r0, [r7, #12]
 80059a6:	60b9      	str	r1, [r7, #8]
 80059a8:	603b      	str	r3, [r7, #0]
 80059aa:	4613      	mov	r3, r2
 80059ac:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80059ae:	2300      	movs	r3, #0
 80059b0:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d002      	beq.n	80059c4 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80059be:	2302      	movs	r3, #2
 80059c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80059c2:	e0fb      	b.n	8005bbc <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059cc:	d112      	bne.n	80059f4 <HAL_SPI_Receive+0x56>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10e      	bne.n	80059f4 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2204      	movs	r2, #4
 80059da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80059de:	88fa      	ldrh	r2, [r7, #6]
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	9300      	str	r3, [sp, #0]
 80059e4:	4613      	mov	r3, r2
 80059e6:	68ba      	ldr	r2, [r7, #8]
 80059e8:	68b9      	ldr	r1, [r7, #8]
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	f000 f8ef 	bl	8005bce <HAL_SPI_TransmitReceive>
 80059f0:	4603      	mov	r3, r0
 80059f2:	e0e8      	b.n	8005bc6 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d101      	bne.n	8005a02 <HAL_SPI_Receive+0x64>
 80059fe:	2302      	movs	r3, #2
 8005a00:	e0e1      	b.n	8005bc6 <HAL_SPI_Receive+0x228>
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2201      	movs	r2, #1
 8005a06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a0a:	f7fc ff81 	bl	8002910 <HAL_GetTick>
 8005a0e:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d002      	beq.n	8005a1c <HAL_SPI_Receive+0x7e>
 8005a16:	88fb      	ldrh	r3, [r7, #6]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d102      	bne.n	8005a22 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005a20:	e0cc      	b.n	8005bbc <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2204      	movs	r2, #4
 8005a26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	68ba      	ldr	r2, [r7, #8]
 8005a34:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	88fa      	ldrh	r2, [r7, #6]
 8005a3a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	88fa      	ldrh	r2, [r7, #6]
 8005a40:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2200      	movs	r2, #0
 8005a58:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a68:	d10f      	bne.n	8005a8a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a78:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005a88:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a94:	2b40      	cmp	r3, #64	; 0x40
 8005a96:	d007      	beq.n	8005aa8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005aa6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d16a      	bne.n	8005b86 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005ab0:	e032      	b.n	8005b18 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f003 0301 	and.w	r3, r3, #1
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d115      	bne.n	8005aec <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f103 020c 	add.w	r2, r3, #12
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005acc:	7812      	ldrb	r2, [r2, #0]
 8005ace:	b2d2      	uxtb	r2, r2
 8005ad0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad6:	1c5a      	adds	r2, r3, #1
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	b29a      	uxth	r2, r3
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005aea:	e015      	b.n	8005b18 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005aec:	f7fc ff10 	bl	8002910 <HAL_GetTick>
 8005af0:	4602      	mov	r2, r0
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	1ad3      	subs	r3, r2, r3
 8005af6:	683a      	ldr	r2, [r7, #0]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d803      	bhi.n	8005b04 <HAL_SPI_Receive+0x166>
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b02:	d102      	bne.n	8005b0a <HAL_SPI_Receive+0x16c>
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d106      	bne.n	8005b18 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2201      	movs	r2, #1
 8005b12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005b16:	e051      	b.n	8005bbc <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1c7      	bne.n	8005ab2 <HAL_SPI_Receive+0x114>
 8005b22:	e035      	b.n	8005b90 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d113      	bne.n	8005b5a <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	68da      	ldr	r2, [r3, #12]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b3c:	b292      	uxth	r2, r2
 8005b3e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b44:	1c9a      	adds	r2, r3, #2
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	3b01      	subs	r3, #1
 8005b52:	b29a      	uxth	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b58:	e015      	b.n	8005b86 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b5a:	f7fc fed9 	bl	8002910 <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	683a      	ldr	r2, [r7, #0]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d803      	bhi.n	8005b72 <HAL_SPI_Receive+0x1d4>
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b70:	d102      	bne.n	8005b78 <HAL_SPI_Receive+0x1da>
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d106      	bne.n	8005b86 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005b84:	e01a      	b.n	8005bbc <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d1c9      	bne.n	8005b24 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b90:	693a      	ldr	r2, [r7, #16]
 8005b92:	6839      	ldr	r1, [r7, #0]
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	f000 fa53 	bl	8006040 <SPI_EndRxTransaction>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d002      	beq.n	8005ba6 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2220      	movs	r2, #32
 8005ba4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d002      	beq.n	8005bb4 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	75fb      	strb	r3, [r7, #23]
 8005bb2:	e003      	b.n	8005bbc <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005bc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3718      	adds	r7, #24
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005bce:	b580      	push	{r7, lr}
 8005bd0:	b08c      	sub	sp, #48	; 0x30
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	60f8      	str	r0, [r7, #12]
 8005bd6:	60b9      	str	r1, [r7, #8]
 8005bd8:	607a      	str	r2, [r7, #4]
 8005bda:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005be0:	2300      	movs	r3, #0
 8005be2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d101      	bne.n	8005bf4 <HAL_SPI_TransmitReceive+0x26>
 8005bf0:	2302      	movs	r3, #2
 8005bf2:	e198      	b.n	8005f26 <HAL_SPI_TransmitReceive+0x358>
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bfc:	f7fc fe88 	bl	8002910 <HAL_GetTick>
 8005c00:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005c12:	887b      	ldrh	r3, [r7, #2]
 8005c14:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005c16:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d00f      	beq.n	8005c3e <HAL_SPI_TransmitReceive+0x70>
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c24:	d107      	bne.n	8005c36 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d103      	bne.n	8005c36 <HAL_SPI_TransmitReceive+0x68>
 8005c2e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005c32:	2b04      	cmp	r3, #4
 8005c34:	d003      	beq.n	8005c3e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005c36:	2302      	movs	r3, #2
 8005c38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005c3c:	e16d      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d005      	beq.n	8005c50 <HAL_SPI_TransmitReceive+0x82>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d002      	beq.n	8005c50 <HAL_SPI_TransmitReceive+0x82>
 8005c4a:	887b      	ldrh	r3, [r7, #2]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d103      	bne.n	8005c58 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005c56:	e160      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	2b04      	cmp	r3, #4
 8005c62:	d003      	beq.n	8005c6c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2205      	movs	r2, #5
 8005c68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	887a      	ldrh	r2, [r7, #2]
 8005c7c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	887a      	ldrh	r2, [r7, #2]
 8005c82:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	887a      	ldrh	r2, [r7, #2]
 8005c8e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	887a      	ldrh	r2, [r7, #2]
 8005c94:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cac:	2b40      	cmp	r3, #64	; 0x40
 8005cae:	d007      	beq.n	8005cc0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cbe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	68db      	ldr	r3, [r3, #12]
 8005cc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cc8:	d17c      	bne.n	8005dc4 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d002      	beq.n	8005cd8 <HAL_SPI_TransmitReceive+0x10a>
 8005cd2:	8b7b      	ldrh	r3, [r7, #26]
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d16a      	bne.n	8005dae <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cdc:	881a      	ldrh	r2, [r3, #0]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce8:	1c9a      	adds	r2, r3, #2
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cfc:	e057      	b.n	8005dae <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d11b      	bne.n	8005d44 <HAL_SPI_TransmitReceive+0x176>
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d016      	beq.n	8005d44 <HAL_SPI_TransmitReceive+0x176>
 8005d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d113      	bne.n	8005d44 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d20:	881a      	ldrh	r2, [r3, #0]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2c:	1c9a      	adds	r2, r3, #2
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	b29a      	uxth	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d40:	2300      	movs	r3, #0
 8005d42:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f003 0301 	and.w	r3, r3, #1
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d119      	bne.n	8005d86 <HAL_SPI_TransmitReceive+0x1b8>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d014      	beq.n	8005d86 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68da      	ldr	r2, [r3, #12]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d66:	b292      	uxth	r2, r2
 8005d68:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d6e:	1c9a      	adds	r2, r3, #2
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	b29a      	uxth	r2, r3
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d82:	2301      	movs	r3, #1
 8005d84:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d86:	f7fc fdc3 	bl	8002910 <HAL_GetTick>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d80b      	bhi.n	8005dae <HAL_SPI_TransmitReceive+0x1e0>
 8005d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d9c:	d007      	beq.n	8005dae <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005dac:	e0b5      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1a2      	bne.n	8005cfe <HAL_SPI_TransmitReceive+0x130>
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d19d      	bne.n	8005cfe <HAL_SPI_TransmitReceive+0x130>
 8005dc2:	e080      	b.n	8005ec6 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d002      	beq.n	8005dd2 <HAL_SPI_TransmitReceive+0x204>
 8005dcc:	8b7b      	ldrh	r3, [r7, #26]
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d16f      	bne.n	8005eb2 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	330c      	adds	r3, #12
 8005ddc:	7812      	ldrb	r2, [r2, #0]
 8005dde:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de4:	1c5a      	adds	r2, r3, #1
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	3b01      	subs	r3, #1
 8005df2:	b29a      	uxth	r2, r3
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005df8:	e05b      	b.n	8005eb2 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f003 0302 	and.w	r3, r3, #2
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d11c      	bne.n	8005e42 <HAL_SPI_TransmitReceive+0x274>
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d017      	beq.n	8005e42 <HAL_SPI_TransmitReceive+0x274>
 8005e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d114      	bne.n	8005e42 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	330c      	adds	r3, #12
 8005e22:	7812      	ldrb	r2, [r2, #0]
 8005e24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e2a:	1c5a      	adds	r2, r3, #1
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	3b01      	subs	r3, #1
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	f003 0301 	and.w	r3, r3, #1
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d119      	bne.n	8005e84 <HAL_SPI_TransmitReceive+0x2b6>
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d014      	beq.n	8005e84 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68da      	ldr	r2, [r3, #12]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e64:	b2d2      	uxtb	r2, r2
 8005e66:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e6c:	1c5a      	adds	r2, r3, #1
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	3b01      	subs	r3, #1
 8005e7a:	b29a      	uxth	r2, r3
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e80:	2301      	movs	r3, #1
 8005e82:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e84:	f7fc fd44 	bl	8002910 <HAL_GetTick>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8c:	1ad3      	subs	r3, r2, r3
 8005e8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d803      	bhi.n	8005e9c <HAL_SPI_TransmitReceive+0x2ce>
 8005e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e9a:	d102      	bne.n	8005ea2 <HAL_SPI_TransmitReceive+0x2d4>
 8005e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d107      	bne.n	8005eb2 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005eb0:	e033      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d19e      	bne.n	8005dfa <HAL_SPI_TransmitReceive+0x22c>
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d199      	bne.n	8005dfa <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ec6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ec8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005eca:	68f8      	ldr	r0, [r7, #12]
 8005ecc:	f000 f90a 	bl	80060e4 <SPI_EndRxTxTransaction>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d006      	beq.n	8005ee4 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2220      	movs	r2, #32
 8005ee0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005ee2:	e01a      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d10a      	bne.n	8005f02 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005eec:	2300      	movs	r3, #0
 8005eee:	617b      	str	r3, [r7, #20]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	617b      	str	r3, [r7, #20]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	617b      	str	r3, [r7, #20]
 8005f00:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d003      	beq.n	8005f12 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f10:	e003      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2201      	movs	r2, #1
 8005f16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005f22:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3730      	adds	r7, #48	; 0x30
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
	...

08005f30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b088      	sub	sp, #32
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	603b      	str	r3, [r7, #0]
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f40:	f7fc fce6 	bl	8002910 <HAL_GetTick>
 8005f44:	4602      	mov	r2, r0
 8005f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f48:	1a9b      	subs	r3, r3, r2
 8005f4a:	683a      	ldr	r2, [r7, #0]
 8005f4c:	4413      	add	r3, r2
 8005f4e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f50:	f7fc fcde 	bl	8002910 <HAL_GetTick>
 8005f54:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f56:	4b39      	ldr	r3, [pc, #228]	; (800603c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	015b      	lsls	r3, r3, #5
 8005f5c:	0d1b      	lsrs	r3, r3, #20
 8005f5e:	69fa      	ldr	r2, [r7, #28]
 8005f60:	fb02 f303 	mul.w	r3, r2, r3
 8005f64:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f66:	e054      	b.n	8006012 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f6e:	d050      	beq.n	8006012 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f70:	f7fc fcce 	bl	8002910 <HAL_GetTick>
 8005f74:	4602      	mov	r2, r0
 8005f76:	69bb      	ldr	r3, [r7, #24]
 8005f78:	1ad3      	subs	r3, r2, r3
 8005f7a:	69fa      	ldr	r2, [r7, #28]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d902      	bls.n	8005f86 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d13d      	bne.n	8006002 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	685a      	ldr	r2, [r3, #4]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005f94:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f9e:	d111      	bne.n	8005fc4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fa8:	d004      	beq.n	8005fb4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fb2:	d107      	bne.n	8005fc4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fc2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fcc:	d10f      	bne.n	8005fee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005fdc:	601a      	str	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005fec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e017      	b.n	8006032 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d101      	bne.n	800600c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006008:	2300      	movs	r3, #0
 800600a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	3b01      	subs	r3, #1
 8006010:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	689a      	ldr	r2, [r3, #8]
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	4013      	ands	r3, r2
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	429a      	cmp	r2, r3
 8006020:	bf0c      	ite	eq
 8006022:	2301      	moveq	r3, #1
 8006024:	2300      	movne	r3, #0
 8006026:	b2db      	uxtb	r3, r3
 8006028:	461a      	mov	r2, r3
 800602a:	79fb      	ldrb	r3, [r7, #7]
 800602c:	429a      	cmp	r2, r3
 800602e:	d19b      	bne.n	8005f68 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	3720      	adds	r7, #32
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	20000000 	.word	0x20000000

08006040 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b086      	sub	sp, #24
 8006044:	af02      	add	r7, sp, #8
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006054:	d111      	bne.n	800607a <SPI_EndRxTransaction+0x3a>
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800605e:	d004      	beq.n	800606a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006068:	d107      	bne.n	800607a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006078:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006082:	d117      	bne.n	80060b4 <SPI_EndRxTransaction+0x74>
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800608c:	d112      	bne.n	80060b4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	9300      	str	r3, [sp, #0]
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	2200      	movs	r2, #0
 8006096:	2101      	movs	r1, #1
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	f7ff ff49 	bl	8005f30 <SPI_WaitFlagStateUntilTimeout>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d01a      	beq.n	80060da <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060a8:	f043 0220 	orr.w	r2, r3, #32
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80060b0:	2303      	movs	r3, #3
 80060b2:	e013      	b.n	80060dc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	9300      	str	r3, [sp, #0]
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	2200      	movs	r2, #0
 80060bc:	2180      	movs	r1, #128	; 0x80
 80060be:	68f8      	ldr	r0, [r7, #12]
 80060c0:	f7ff ff36 	bl	8005f30 <SPI_WaitFlagStateUntilTimeout>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d007      	beq.n	80060da <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060ce:	f043 0220 	orr.w	r2, r3, #32
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e000      	b.n	80060dc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b086      	sub	sp, #24
 80060e8:	af02      	add	r7, sp, #8
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	9300      	str	r3, [sp, #0]
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	2200      	movs	r2, #0
 80060f8:	2180      	movs	r1, #128	; 0x80
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	f7ff ff18 	bl	8005f30 <SPI_WaitFlagStateUntilTimeout>
 8006100:	4603      	mov	r3, r0
 8006102:	2b00      	cmp	r3, #0
 8006104:	d007      	beq.n	8006116 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800610a:	f043 0220 	orr.w	r2, r3, #32
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006112:	2303      	movs	r3, #3
 8006114:	e000      	b.n	8006118 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3710      	adds	r7, #16
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d101      	bne.n	8006132 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e041      	b.n	80061b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006138:	b2db      	uxtb	r3, r3
 800613a:	2b00      	cmp	r3, #0
 800613c:	d106      	bne.n	800614c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f7fc fa6c 	bl	8002624 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2202      	movs	r2, #2
 8006150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	3304      	adds	r3, #4
 800615c:	4619      	mov	r1, r3
 800615e:	4610      	mov	r0, r2
 8006160:	f000 f82e 	bl	80061c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061b4:	2300      	movs	r3, #0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3708      	adds	r7, #8
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
	...

080061c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b085      	sub	sp, #20
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a2d      	ldr	r2, [pc, #180]	; (8006288 <TIM_Base_SetConfig+0xc8>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d00f      	beq.n	80061f8 <TIM_Base_SetConfig+0x38>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061de:	d00b      	beq.n	80061f8 <TIM_Base_SetConfig+0x38>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a2a      	ldr	r2, [pc, #168]	; (800628c <TIM_Base_SetConfig+0xcc>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d007      	beq.n	80061f8 <TIM_Base_SetConfig+0x38>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a29      	ldr	r2, [pc, #164]	; (8006290 <TIM_Base_SetConfig+0xd0>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d003      	beq.n	80061f8 <TIM_Base_SetConfig+0x38>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4a28      	ldr	r2, [pc, #160]	; (8006294 <TIM_Base_SetConfig+0xd4>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d108      	bne.n	800620a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	68fa      	ldr	r2, [r7, #12]
 8006206:	4313      	orrs	r3, r2
 8006208:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a1e      	ldr	r2, [pc, #120]	; (8006288 <TIM_Base_SetConfig+0xc8>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d00f      	beq.n	8006232 <TIM_Base_SetConfig+0x72>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006218:	d00b      	beq.n	8006232 <TIM_Base_SetConfig+0x72>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a1b      	ldr	r2, [pc, #108]	; (800628c <TIM_Base_SetConfig+0xcc>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d007      	beq.n	8006232 <TIM_Base_SetConfig+0x72>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a1a      	ldr	r2, [pc, #104]	; (8006290 <TIM_Base_SetConfig+0xd0>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d003      	beq.n	8006232 <TIM_Base_SetConfig+0x72>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a19      	ldr	r2, [pc, #100]	; (8006294 <TIM_Base_SetConfig+0xd4>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d108      	bne.n	8006244 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006238:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	4313      	orrs	r3, r2
 8006250:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	68fa      	ldr	r2, [r7, #12]
 8006256:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	689a      	ldr	r2, [r3, #8]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a07      	ldr	r2, [pc, #28]	; (8006288 <TIM_Base_SetConfig+0xc8>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d103      	bne.n	8006278 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	691a      	ldr	r2, [r3, #16]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	615a      	str	r2, [r3, #20]
}
 800627e:	bf00      	nop
 8006280:	3714      	adds	r7, #20
 8006282:	46bd      	mov	sp, r7
 8006284:	bc80      	pop	{r7}
 8006286:	4770      	bx	lr
 8006288:	40012c00 	.word	0x40012c00
 800628c:	40000400 	.word	0x40000400
 8006290:	40000800 	.word	0x40000800
 8006294:	40000c00 	.word	0x40000c00

08006298 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006298:	b480      	push	{r7}
 800629a:	b085      	sub	sp, #20
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d101      	bne.n	80062b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80062ac:	2302      	movs	r3, #2
 80062ae:	e04b      	b.n	8006348 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2202      	movs	r2, #2
 80062bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68fa      	ldr	r2, [r7, #12]
 80062de:	4313      	orrs	r3, r2
 80062e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	68fa      	ldr	r2, [r7, #12]
 80062e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a19      	ldr	r2, [pc, #100]	; (8006354 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d013      	beq.n	800631c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062fc:	d00e      	beq.n	800631c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a15      	ldr	r2, [pc, #84]	; (8006358 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d009      	beq.n	800631c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a13      	ldr	r2, [pc, #76]	; (800635c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d004      	beq.n	800631c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a12      	ldr	r2, [pc, #72]	; (8006360 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d10c      	bne.n	8006336 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006322:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	68ba      	ldr	r2, [r7, #8]
 800632a:	4313      	orrs	r3, r2
 800632c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68ba      	ldr	r2, [r7, #8]
 8006334:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2201      	movs	r2, #1
 800633a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006346:	2300      	movs	r3, #0
}
 8006348:	4618      	mov	r0, r3
 800634a:	3714      	adds	r7, #20
 800634c:	46bd      	mov	sp, r7
 800634e:	bc80      	pop	{r7}
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	40012c00 	.word	0x40012c00
 8006358:	40000400 	.word	0x40000400
 800635c:	40000800 	.word	0x40000800
 8006360:	40000c00 	.word	0x40000c00

08006364 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d101      	bne.n	8006376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e042      	b.n	80063fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b00      	cmp	r3, #0
 8006380:	d106      	bne.n	8006390 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7fc f9bc 	bl	8002708 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2224      	movs	r2, #36	; 0x24
 8006394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68da      	ldr	r2, [r3, #12]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 f82b 	bl	8006404 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	691a      	ldr	r2, [r3, #16]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	695a      	ldr	r2, [r3, #20]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68da      	ldr	r2, [r3, #12]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2220      	movs	r2, #32
 80063e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2220      	movs	r2, #32
 80063f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80063fa:	2300      	movs	r3, #0
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3708      	adds	r7, #8
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}

08006404 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b084      	sub	sp, #16
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	68da      	ldr	r2, [r3, #12]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	430a      	orrs	r2, r1
 8006420:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	689a      	ldr	r2, [r3, #8]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	691b      	ldr	r3, [r3, #16]
 800642a:	431a      	orrs	r2, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	695b      	ldr	r3, [r3, #20]
 8006430:	4313      	orrs	r3, r2
 8006432:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800643e:	f023 030c 	bic.w	r3, r3, #12
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	6812      	ldr	r2, [r2, #0]
 8006446:	68b9      	ldr	r1, [r7, #8]
 8006448:	430b      	orrs	r3, r1
 800644a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	695b      	ldr	r3, [r3, #20]
 8006452:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	699a      	ldr	r2, [r3, #24]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	430a      	orrs	r2, r1
 8006460:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a2c      	ldr	r2, [pc, #176]	; (8006518 <UART_SetConfig+0x114>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d103      	bne.n	8006474 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800646c:	f7fe ff6c 	bl	8005348 <HAL_RCC_GetPCLK2Freq>
 8006470:	60f8      	str	r0, [r7, #12]
 8006472:	e002      	b.n	800647a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006474:	f7fe ff54 	bl	8005320 <HAL_RCC_GetPCLK1Freq>
 8006478:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	4613      	mov	r3, r2
 800647e:	009b      	lsls	r3, r3, #2
 8006480:	4413      	add	r3, r2
 8006482:	009a      	lsls	r2, r3, #2
 8006484:	441a      	add	r2, r3
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006490:	4a22      	ldr	r2, [pc, #136]	; (800651c <UART_SetConfig+0x118>)
 8006492:	fba2 2303 	umull	r2, r3, r2, r3
 8006496:	095b      	lsrs	r3, r3, #5
 8006498:	0119      	lsls	r1, r3, #4
 800649a:	68fa      	ldr	r2, [r7, #12]
 800649c:	4613      	mov	r3, r2
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	4413      	add	r3, r2
 80064a2:	009a      	lsls	r2, r3, #2
 80064a4:	441a      	add	r2, r3
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	009b      	lsls	r3, r3, #2
 80064ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80064b0:	4b1a      	ldr	r3, [pc, #104]	; (800651c <UART_SetConfig+0x118>)
 80064b2:	fba3 0302 	umull	r0, r3, r3, r2
 80064b6:	095b      	lsrs	r3, r3, #5
 80064b8:	2064      	movs	r0, #100	; 0x64
 80064ba:	fb00 f303 	mul.w	r3, r0, r3
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	011b      	lsls	r3, r3, #4
 80064c2:	3332      	adds	r3, #50	; 0x32
 80064c4:	4a15      	ldr	r2, [pc, #84]	; (800651c <UART_SetConfig+0x118>)
 80064c6:	fba2 2303 	umull	r2, r3, r2, r3
 80064ca:	095b      	lsrs	r3, r3, #5
 80064cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064d0:	4419      	add	r1, r3
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	4613      	mov	r3, r2
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	4413      	add	r3, r2
 80064da:	009a      	lsls	r2, r3, #2
 80064dc:	441a      	add	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80064e8:	4b0c      	ldr	r3, [pc, #48]	; (800651c <UART_SetConfig+0x118>)
 80064ea:	fba3 0302 	umull	r0, r3, r3, r2
 80064ee:	095b      	lsrs	r3, r3, #5
 80064f0:	2064      	movs	r0, #100	; 0x64
 80064f2:	fb00 f303 	mul.w	r3, r0, r3
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	011b      	lsls	r3, r3, #4
 80064fa:	3332      	adds	r3, #50	; 0x32
 80064fc:	4a07      	ldr	r2, [pc, #28]	; (800651c <UART_SetConfig+0x118>)
 80064fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006502:	095b      	lsrs	r3, r3, #5
 8006504:	f003 020f 	and.w	r2, r3, #15
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	440a      	add	r2, r1
 800650e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006510:	bf00      	nop
 8006512:	3710      	adds	r7, #16
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}
 8006518:	40013800 	.word	0x40013800
 800651c:	51eb851f 	.word	0x51eb851f

08006520 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006520:	b084      	sub	sp, #16
 8006522:	b580      	push	{r7, lr}
 8006524:	b084      	sub	sp, #16
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
 800652a:	f107 001c 	add.w	r0, r7, #28
 800652e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f001 f9de 	bl	8007900 <USB_CoreReset>
 8006544:	4603      	mov	r3, r0
 8006546:	73fb      	strb	r3, [r7, #15]

  /* Activate the USB Transceiver */
  USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800654c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	639a      	str	r2, [r3, #56]	; 0x38

  return ret;
 8006554:	7bfb      	ldrb	r3, [r7, #15]
}
 8006556:	4618      	mov	r0, r3
 8006558:	3710      	adds	r7, #16
 800655a:	46bd      	mov	sp, r7
 800655c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006560:	b004      	add	sp, #16
 8006562:	4770      	bx	lr

08006564 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006564:	b480      	push	{r7}
 8006566:	b087      	sub	sp, #28
 8006568:	af00      	add	r7, sp, #0
 800656a:	60f8      	str	r0, [r7, #12]
 800656c:	60b9      	str	r1, [r7, #8]
 800656e:	4613      	mov	r3, r2
 8006570:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006572:	79fb      	ldrb	r3, [r7, #7]
 8006574:	2b02      	cmp	r3, #2
 8006576:	d165      	bne.n	8006644 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	4a3e      	ldr	r2, [pc, #248]	; (8006674 <USB_SetTurnaroundTime+0x110>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d906      	bls.n	800658e <USB_SetTurnaroundTime+0x2a>
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	4a3d      	ldr	r2, [pc, #244]	; (8006678 <USB_SetTurnaroundTime+0x114>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d202      	bcs.n	800658e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006588:	230f      	movs	r3, #15
 800658a:	617b      	str	r3, [r7, #20]
 800658c:	e05c      	b.n	8006648 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	4a39      	ldr	r2, [pc, #228]	; (8006678 <USB_SetTurnaroundTime+0x114>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d306      	bcc.n	80065a4 <USB_SetTurnaroundTime+0x40>
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	4a38      	ldr	r2, [pc, #224]	; (800667c <USB_SetTurnaroundTime+0x118>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d202      	bcs.n	80065a4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800659e:	230e      	movs	r3, #14
 80065a0:	617b      	str	r3, [r7, #20]
 80065a2:	e051      	b.n	8006648 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	4a35      	ldr	r2, [pc, #212]	; (800667c <USB_SetTurnaroundTime+0x118>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d306      	bcc.n	80065ba <USB_SetTurnaroundTime+0x56>
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	4a34      	ldr	r2, [pc, #208]	; (8006680 <USB_SetTurnaroundTime+0x11c>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d202      	bcs.n	80065ba <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80065b4:	230d      	movs	r3, #13
 80065b6:	617b      	str	r3, [r7, #20]
 80065b8:	e046      	b.n	8006648 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	4a30      	ldr	r2, [pc, #192]	; (8006680 <USB_SetTurnaroundTime+0x11c>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d306      	bcc.n	80065d0 <USB_SetTurnaroundTime+0x6c>
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	4a2f      	ldr	r2, [pc, #188]	; (8006684 <USB_SetTurnaroundTime+0x120>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d802      	bhi.n	80065d0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80065ca:	230c      	movs	r3, #12
 80065cc:	617b      	str	r3, [r7, #20]
 80065ce:	e03b      	b.n	8006648 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	4a2c      	ldr	r2, [pc, #176]	; (8006684 <USB_SetTurnaroundTime+0x120>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d906      	bls.n	80065e6 <USB_SetTurnaroundTime+0x82>
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	4a2b      	ldr	r2, [pc, #172]	; (8006688 <USB_SetTurnaroundTime+0x124>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d802      	bhi.n	80065e6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80065e0:	230b      	movs	r3, #11
 80065e2:	617b      	str	r3, [r7, #20]
 80065e4:	e030      	b.n	8006648 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	4a27      	ldr	r2, [pc, #156]	; (8006688 <USB_SetTurnaroundTime+0x124>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d906      	bls.n	80065fc <USB_SetTurnaroundTime+0x98>
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	4a26      	ldr	r2, [pc, #152]	; (800668c <USB_SetTurnaroundTime+0x128>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d802      	bhi.n	80065fc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80065f6:	230a      	movs	r3, #10
 80065f8:	617b      	str	r3, [r7, #20]
 80065fa:	e025      	b.n	8006648 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	4a23      	ldr	r2, [pc, #140]	; (800668c <USB_SetTurnaroundTime+0x128>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d906      	bls.n	8006612 <USB_SetTurnaroundTime+0xae>
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	4a22      	ldr	r2, [pc, #136]	; (8006690 <USB_SetTurnaroundTime+0x12c>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d202      	bcs.n	8006612 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800660c:	2309      	movs	r3, #9
 800660e:	617b      	str	r3, [r7, #20]
 8006610:	e01a      	b.n	8006648 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	4a1e      	ldr	r2, [pc, #120]	; (8006690 <USB_SetTurnaroundTime+0x12c>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d306      	bcc.n	8006628 <USB_SetTurnaroundTime+0xc4>
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	4a1d      	ldr	r2, [pc, #116]	; (8006694 <USB_SetTurnaroundTime+0x130>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d802      	bhi.n	8006628 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006622:	2308      	movs	r3, #8
 8006624:	617b      	str	r3, [r7, #20]
 8006626:	e00f      	b.n	8006648 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	4a1a      	ldr	r2, [pc, #104]	; (8006694 <USB_SetTurnaroundTime+0x130>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d906      	bls.n	800663e <USB_SetTurnaroundTime+0xda>
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	4a19      	ldr	r2, [pc, #100]	; (8006698 <USB_SetTurnaroundTime+0x134>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d202      	bcs.n	800663e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006638:	2307      	movs	r3, #7
 800663a:	617b      	str	r3, [r7, #20]
 800663c:	e004      	b.n	8006648 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800663e:	2306      	movs	r3, #6
 8006640:	617b      	str	r3, [r7, #20]
 8006642:	e001      	b.n	8006648 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006644:	2309      	movs	r3, #9
 8006646:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	68da      	ldr	r2, [r3, #12]
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	029b      	lsls	r3, r3, #10
 800665c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006660:	431a      	orrs	r2, r3
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006666:	2300      	movs	r3, #0
}
 8006668:	4618      	mov	r0, r3
 800666a:	371c      	adds	r7, #28
 800666c:	46bd      	mov	sp, r7
 800666e:	bc80      	pop	{r7}
 8006670:	4770      	bx	lr
 8006672:	bf00      	nop
 8006674:	00d8acbf 	.word	0x00d8acbf
 8006678:	00e4e1c0 	.word	0x00e4e1c0
 800667c:	00f42400 	.word	0x00f42400
 8006680:	01067380 	.word	0x01067380
 8006684:	011a499f 	.word	0x011a499f
 8006688:	01312cff 	.word	0x01312cff
 800668c:	014ca43f 	.word	0x014ca43f
 8006690:	016e3600 	.word	0x016e3600
 8006694:	01a6ab1f 	.word	0x01a6ab1f
 8006698:	01e84800 	.word	0x01e84800

0800669c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800669c:	b480      	push	{r7}
 800669e:	b083      	sub	sp, #12
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	f043 0201 	orr.w	r2, r3, #1
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	370c      	adds	r7, #12
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bc80      	pop	{r7}
 80066ba:	4770      	bx	lr

080066bc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80066bc:	b480      	push	{r7}
 80066be:	b083      	sub	sp, #12
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f023 0201 	bic.w	r2, r3, #1
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	370c      	adds	r7, #12
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bc80      	pop	{r7}
 80066da:	4770      	bx	lr

080066dc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b084      	sub	sp, #16
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	460b      	mov	r3, r1
 80066e6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80066e8:	2300      	movs	r3, #0
 80066ea:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80066f8:	78fb      	ldrb	r3, [r7, #3]
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d115      	bne.n	800672a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	68db      	ldr	r3, [r3, #12]
 8006702:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800670a:	2001      	movs	r0, #1
 800670c:	f7fc f90a 	bl	8002924 <HAL_Delay>
      ms++;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	3301      	adds	r3, #1
 8006714:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f001 f87a 	bl	8007810 <USB_GetMode>
 800671c:	4603      	mov	r3, r0
 800671e:	2b01      	cmp	r3, #1
 8006720:	d01e      	beq.n	8006760 <USB_SetCurrentMode+0x84>
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2b31      	cmp	r3, #49	; 0x31
 8006726:	d9f0      	bls.n	800670a <USB_SetCurrentMode+0x2e>
 8006728:	e01a      	b.n	8006760 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800672a:	78fb      	ldrb	r3, [r7, #3]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d115      	bne.n	800675c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800673c:	2001      	movs	r0, #1
 800673e:	f7fc f8f1 	bl	8002924 <HAL_Delay>
      ms++;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	3301      	adds	r3, #1
 8006746:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f001 f861 	bl	8007810 <USB_GetMode>
 800674e:	4603      	mov	r3, r0
 8006750:	2b00      	cmp	r3, #0
 8006752:	d005      	beq.n	8006760 <USB_SetCurrentMode+0x84>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2b31      	cmp	r3, #49	; 0x31
 8006758:	d9f0      	bls.n	800673c <USB_SetCurrentMode+0x60>
 800675a:	e001      	b.n	8006760 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e005      	b.n	800676c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2b32      	cmp	r3, #50	; 0x32
 8006764:	d101      	bne.n	800676a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e000      	b.n	800676c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006774:	b084      	sub	sp, #16
 8006776:	b580      	push	{r7, lr}
 8006778:	b086      	sub	sp, #24
 800677a:	af00      	add	r7, sp, #0
 800677c:	6078      	str	r0, [r7, #4]
 800677e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006782:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006786:	2300      	movs	r3, #0
 8006788:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800678e:	2300      	movs	r3, #0
 8006790:	613b      	str	r3, [r7, #16]
 8006792:	e009      	b.n	80067a8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	3340      	adds	r3, #64	; 0x40
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	4413      	add	r3, r2
 800679e:	2200      	movs	r2, #0
 80067a0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	3301      	adds	r3, #1
 80067a6:	613b      	str	r3, [r7, #16]
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	2b0e      	cmp	r3, #14
 80067ac:	d9f2      	bls.n	8006794 <USB_DevInit+0x20>
  }

  /* Enable HW VBUS sensing */
  USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80067c0:	461a      	mov	r2, r3
 80067c2:	2300      	movs	r3, #0
 80067c4:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80067c6:	2103      	movs	r1, #3
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f959 	bl	8006a80 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80067ce:	2110      	movs	r1, #16
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 f8f1 	bl	80069b8 <USB_FlushTxFifo>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d001      	beq.n	80067e0 <USB_DevInit+0x6c>
  {
    ret = HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 f91d 	bl	8006a20 <USB_FlushRxFifo>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d001      	beq.n	80067f0 <USB_DevInit+0x7c>
  {
    ret = HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067f6:	461a      	mov	r2, r3
 80067f8:	2300      	movs	r3, #0
 80067fa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006802:	461a      	mov	r2, r3
 8006804:	2300      	movs	r3, #0
 8006806:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800680e:	461a      	mov	r2, r3
 8006810:	2300      	movs	r3, #0
 8006812:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006814:	2300      	movs	r3, #0
 8006816:	613b      	str	r3, [r7, #16]
 8006818:	e043      	b.n	80068a2 <USB_DevInit+0x12e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	015a      	lsls	r2, r3, #5
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	4413      	add	r3, r2
 8006822:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800682c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006830:	d118      	bne.n	8006864 <USB_DevInit+0xf0>
    {
      if (i == 0U)
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d10a      	bne.n	800684e <USB_DevInit+0xda>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	015a      	lsls	r2, r3, #5
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	4413      	add	r3, r2
 8006840:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006844:	461a      	mov	r2, r3
 8006846:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800684a:	6013      	str	r3, [r2, #0]
 800684c:	e013      	b.n	8006876 <USB_DevInit+0x102>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	015a      	lsls	r2, r3, #5
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	4413      	add	r3, r2
 8006856:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800685a:	461a      	mov	r2, r3
 800685c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006860:	6013      	str	r3, [r2, #0]
 8006862:	e008      	b.n	8006876 <USB_DevInit+0x102>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	015a      	lsls	r2, r3, #5
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	4413      	add	r3, r2
 800686c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006870:	461a      	mov	r2, r3
 8006872:	2300      	movs	r3, #0
 8006874:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	015a      	lsls	r2, r3, #5
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	4413      	add	r3, r2
 800687e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006882:	461a      	mov	r2, r3
 8006884:	2300      	movs	r3, #0
 8006886:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	015a      	lsls	r2, r3, #5
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	4413      	add	r3, r2
 8006890:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006894:	461a      	mov	r2, r3
 8006896:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800689a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	3301      	adds	r3, #1
 80068a0:	613b      	str	r3, [r7, #16]
 80068a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a4:	693a      	ldr	r2, [r7, #16]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d3b7      	bcc.n	800681a <USB_DevInit+0xa6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80068aa:	2300      	movs	r3, #0
 80068ac:	613b      	str	r3, [r7, #16]
 80068ae:	e043      	b.n	8006938 <USB_DevInit+0x1c4>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	015a      	lsls	r2, r3, #5
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	4413      	add	r3, r2
 80068b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80068c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80068c6:	d118      	bne.n	80068fa <USB_DevInit+0x186>
    {
      if (i == 0U)
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d10a      	bne.n	80068e4 <USB_DevInit+0x170>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	015a      	lsls	r2, r3, #5
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	4413      	add	r3, r2
 80068d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068da:	461a      	mov	r2, r3
 80068dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80068e0:	6013      	str	r3, [r2, #0]
 80068e2:	e013      	b.n	800690c <USB_DevInit+0x198>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	015a      	lsls	r2, r3, #5
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	4413      	add	r3, r2
 80068ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068f0:	461a      	mov	r2, r3
 80068f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80068f6:	6013      	str	r3, [r2, #0]
 80068f8:	e008      	b.n	800690c <USB_DevInit+0x198>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	015a      	lsls	r2, r3, #5
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	4413      	add	r3, r2
 8006902:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006906:	461a      	mov	r2, r3
 8006908:	2300      	movs	r3, #0
 800690a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	015a      	lsls	r2, r3, #5
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	4413      	add	r3, r2
 8006914:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006918:	461a      	mov	r2, r3
 800691a:	2300      	movs	r3, #0
 800691c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	015a      	lsls	r2, r3, #5
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	4413      	add	r3, r2
 8006926:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800692a:	461a      	mov	r2, r3
 800692c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006930:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	3301      	adds	r3, #1
 8006936:	613b      	str	r3, [r7, #16]
 8006938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693a:	693a      	ldr	r2, [r7, #16]
 800693c:	429a      	cmp	r2, r3
 800693e:	d3b7      	bcc.n	80068b0 <USB_DevInit+0x13c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006946:	691b      	ldr	r3, [r3, #16]
 8006948:	68fa      	ldr	r2, [r7, #12]
 800694a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800694e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006952:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006960:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	699b      	ldr	r3, [r3, #24]
 8006966:	f043 0210 	orr.w	r2, r3, #16
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	699a      	ldr	r2, [r3, #24]
 8006972:	4b10      	ldr	r3, [pc, #64]	; (80069b4 <USB_DevInit+0x240>)
 8006974:	4313      	orrs	r3, r2
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800697a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800697c:	2b00      	cmp	r3, #0
 800697e:	d005      	beq.n	800698c <USB_DevInit+0x218>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	699b      	ldr	r3, [r3, #24]
 8006984:	f043 0208 	orr.w	r2, r3, #8
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800698c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800698e:	2b01      	cmp	r3, #1
 8006990:	d107      	bne.n	80069a2 <USB_DevInit+0x22e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800699a:	f043 0304 	orr.w	r3, r3, #4
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80069a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3718      	adds	r7, #24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80069ae:	b004      	add	sp, #16
 80069b0:	4770      	bx	lr
 80069b2:	bf00      	nop
 80069b4:	803c3800 	.word	0x803c3800

080069b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b085      	sub	sp, #20
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80069c2:	2300      	movs	r3, #0
 80069c4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	3301      	adds	r3, #1
 80069ca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	4a13      	ldr	r2, [pc, #76]	; (8006a1c <USB_FlushTxFifo+0x64>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d901      	bls.n	80069d8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80069d4:	2303      	movs	r3, #3
 80069d6:	e01b      	b.n	8006a10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	691b      	ldr	r3, [r3, #16]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	daf2      	bge.n	80069c6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80069e0:	2300      	movs	r3, #0
 80069e2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	019b      	lsls	r3, r3, #6
 80069e8:	f043 0220 	orr.w	r2, r3, #32
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	3301      	adds	r3, #1
 80069f4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	4a08      	ldr	r2, [pc, #32]	; (8006a1c <USB_FlushTxFifo+0x64>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d901      	bls.n	8006a02 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80069fe:	2303      	movs	r3, #3
 8006a00:	e006      	b.n	8006a10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	f003 0320 	and.w	r3, r3, #32
 8006a0a:	2b20      	cmp	r3, #32
 8006a0c:	d0f0      	beq.n	80069f0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006a0e:	2300      	movs	r3, #0
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3714      	adds	r7, #20
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bc80      	pop	{r7}
 8006a18:	4770      	bx	lr
 8006a1a:	bf00      	nop
 8006a1c:	00030d40 	.word	0x00030d40

08006a20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b085      	sub	sp, #20
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	3301      	adds	r3, #1
 8006a30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	4a11      	ldr	r2, [pc, #68]	; (8006a7c <USB_FlushRxFifo+0x5c>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d901      	bls.n	8006a3e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e018      	b.n	8006a70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	691b      	ldr	r3, [r3, #16]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	daf2      	bge.n	8006a2c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006a46:	2300      	movs	r3, #0
 8006a48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2210      	movs	r2, #16
 8006a4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	3301      	adds	r3, #1
 8006a54:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	4a08      	ldr	r2, [pc, #32]	; (8006a7c <USB_FlushRxFifo+0x5c>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d901      	bls.n	8006a62 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	e006      	b.n	8006a70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	691b      	ldr	r3, [r3, #16]
 8006a66:	f003 0310 	and.w	r3, r3, #16
 8006a6a:	2b10      	cmp	r3, #16
 8006a6c:	d0f0      	beq.n	8006a50 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3714      	adds	r7, #20
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bc80      	pop	{r7}
 8006a78:	4770      	bx	lr
 8006a7a:	bf00      	nop
 8006a7c:	00030d40 	.word	0x00030d40

08006a80 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	460b      	mov	r3, r1
 8006a8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	78fb      	ldrb	r3, [r7, #3]
 8006a9a:	68f9      	ldr	r1, [r7, #12]
 8006a9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006aa4:	2300      	movs	r3, #0
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	3714      	adds	r7, #20
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bc80      	pop	{r7}
 8006aae:	4770      	bx	lr

08006ab0 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b087      	sub	sp, #28
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f003 0306 	and.w	r3, r3, #6
 8006ac8:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	d002      	beq.n	8006ad6 <USB_GetDevSpeed+0x26>
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2b06      	cmp	r3, #6
 8006ad4:	d102      	bne.n	8006adc <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006ad6:	2302      	movs	r3, #2
 8006ad8:	75fb      	strb	r3, [r7, #23]
 8006ada:	e001      	b.n	8006ae0 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8006adc:	230f      	movs	r3, #15
 8006ade:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006ae0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	371c      	adds	r7, #28
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bc80      	pop	{r7}
 8006aea:	4770      	bx	lr

08006aec <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b085      	sub	sp, #20
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	781b      	ldrb	r3, [r3, #0]
 8006afe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	785b      	ldrb	r3, [r3, #1]
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d13a      	bne.n	8006b7e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b0e:	69da      	ldr	r2, [r3, #28]
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	f003 030f 	and.w	r3, r3, #15
 8006b18:	2101      	movs	r1, #1
 8006b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	68f9      	ldr	r1, [r7, #12]
 8006b22:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b26:	4313      	orrs	r3, r2
 8006b28:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	015a      	lsls	r2, r3, #5
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	4413      	add	r3, r2
 8006b32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d155      	bne.n	8006bec <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	015a      	lsls	r2, r3, #5
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	4413      	add	r3, r2
 8006b48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	791b      	ldrb	r3, [r3, #4]
 8006b5a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006b5c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	059b      	lsls	r3, r3, #22
 8006b62:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006b64:	4313      	orrs	r3, r2
 8006b66:	68ba      	ldr	r2, [r7, #8]
 8006b68:	0151      	lsls	r1, r2, #5
 8006b6a:	68fa      	ldr	r2, [r7, #12]
 8006b6c:	440a      	add	r2, r1
 8006b6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b7a:	6013      	str	r3, [r2, #0]
 8006b7c:	e036      	b.n	8006bec <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b84:	69da      	ldr	r2, [r3, #28]
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	f003 030f 	and.w	r3, r3, #15
 8006b8e:	2101      	movs	r1, #1
 8006b90:	fa01 f303 	lsl.w	r3, r1, r3
 8006b94:	041b      	lsls	r3, r3, #16
 8006b96:	68f9      	ldr	r1, [r7, #12]
 8006b98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	015a      	lsls	r2, r3, #5
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	4413      	add	r3, r2
 8006ba8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d11a      	bne.n	8006bec <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	015a      	lsls	r2, r3, #5
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	791b      	ldrb	r3, [r3, #4]
 8006bd0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006bd2:	430b      	orrs	r3, r1
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	68ba      	ldr	r2, [r7, #8]
 8006bd8:	0151      	lsls	r1, r2, #5
 8006bda:	68fa      	ldr	r2, [r7, #12]
 8006bdc:	440a      	add	r2, r1
 8006bde:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006be2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006be6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bea:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006bec:	2300      	movs	r3, #0
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3714      	adds	r7, #20
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bc80      	pop	{r7}
 8006bf6:	4770      	bx	lr

08006bf8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b085      	sub	sp, #20
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	781b      	ldrb	r3, [r3, #0]
 8006c0a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	785b      	ldrb	r3, [r3, #1]
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d161      	bne.n	8006cd8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	015a      	lsls	r2, r3, #5
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	4413      	add	r3, r2
 8006c1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006c26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c2a:	d11f      	bne.n	8006c6c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	015a      	lsls	r2, r3, #5
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	4413      	add	r3, r2
 8006c34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	68ba      	ldr	r2, [r7, #8]
 8006c3c:	0151      	lsls	r1, r2, #5
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	440a      	add	r2, r1
 8006c42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c46:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006c4a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	015a      	lsls	r2, r3, #5
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	4413      	add	r3, r2
 8006c54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	68ba      	ldr	r2, [r7, #8]
 8006c5c:	0151      	lsls	r1, r2, #5
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	440a      	add	r2, r1
 8006c62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c66:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006c6a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	f003 030f 	and.w	r3, r3, #15
 8006c7c:	2101      	movs	r1, #1
 8006c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	43db      	mvns	r3, r3
 8006c86:	68f9      	ldr	r1, [r7, #12]
 8006c88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c96:	69da      	ldr	r2, [r3, #28]
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	781b      	ldrb	r3, [r3, #0]
 8006c9c:	f003 030f 	and.w	r3, r3, #15
 8006ca0:	2101      	movs	r1, #1
 8006ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	43db      	mvns	r3, r3
 8006caa:	68f9      	ldr	r1, [r7, #12]
 8006cac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006cb0:	4013      	ands	r3, r2
 8006cb2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	015a      	lsls	r2, r3, #5
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	4413      	add	r3, r2
 8006cbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	0159      	lsls	r1, r3, #5
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	440b      	add	r3, r1
 8006cca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cce:	4619      	mov	r1, r3
 8006cd0:	4b35      	ldr	r3, [pc, #212]	; (8006da8 <USB_DeactivateEndpoint+0x1b0>)
 8006cd2:	4013      	ands	r3, r2
 8006cd4:	600b      	str	r3, [r1, #0]
 8006cd6:	e060      	b.n	8006d9a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	015a      	lsls	r2, r3, #5
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	4413      	add	r3, r2
 8006ce0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006cea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006cee:	d11f      	bne.n	8006d30 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	015a      	lsls	r2, r3, #5
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	4413      	add	r3, r2
 8006cf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	0151      	lsls	r1, r2, #5
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	440a      	add	r2, r1
 8006d06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d0a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006d0e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	015a      	lsls	r2, r3, #5
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	4413      	add	r3, r2
 8006d18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	68ba      	ldr	r2, [r7, #8]
 8006d20:	0151      	lsls	r1, r2, #5
 8006d22:	68fa      	ldr	r2, [r7, #12]
 8006d24:	440a      	add	r2, r1
 8006d26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d2a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006d2e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	781b      	ldrb	r3, [r3, #0]
 8006d3c:	f003 030f 	and.w	r3, r3, #15
 8006d40:	2101      	movs	r1, #1
 8006d42:	fa01 f303 	lsl.w	r3, r1, r3
 8006d46:	041b      	lsls	r3, r3, #16
 8006d48:	43db      	mvns	r3, r3
 8006d4a:	68f9      	ldr	r1, [r7, #12]
 8006d4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006d50:	4013      	ands	r3, r2
 8006d52:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d5a:	69da      	ldr	r2, [r3, #28]
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	f003 030f 	and.w	r3, r3, #15
 8006d64:	2101      	movs	r1, #1
 8006d66:	fa01 f303 	lsl.w	r3, r1, r3
 8006d6a:	041b      	lsls	r3, r3, #16
 8006d6c:	43db      	mvns	r3, r3
 8006d6e:	68f9      	ldr	r1, [r7, #12]
 8006d70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006d74:	4013      	ands	r3, r2
 8006d76:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	015a      	lsls	r2, r3, #5
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	4413      	add	r3, r2
 8006d80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	0159      	lsls	r1, r3, #5
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	440b      	add	r3, r1
 8006d8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d92:	4619      	mov	r1, r3
 8006d94:	4b05      	ldr	r3, [pc, #20]	; (8006dac <USB_DeactivateEndpoint+0x1b4>)
 8006d96:	4013      	ands	r3, r2
 8006d98:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006d9a:	2300      	movs	r3, #0
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3714      	adds	r7, #20
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bc80      	pop	{r7}
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop
 8006da8:	ec337800 	.word	0xec337800
 8006dac:	eff37800 	.word	0xeff37800

08006db0 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	781b      	ldrb	r3, [r3, #0]
 8006dc2:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	785b      	ldrb	r3, [r3, #1]
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	f040 8128 	bne.w	800701e <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d132      	bne.n	8006e3c <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	015a      	lsls	r2, r3, #5
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	4413      	add	r3, r2
 8006dde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	693a      	ldr	r2, [r7, #16]
 8006de6:	0151      	lsls	r1, r2, #5
 8006de8:	697a      	ldr	r2, [r7, #20]
 8006dea:	440a      	add	r2, r1
 8006dec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006df0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006df4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006df8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	015a      	lsls	r2, r3, #5
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	4413      	add	r3, r2
 8006e02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	693a      	ldr	r2, [r7, #16]
 8006e0a:	0151      	lsls	r1, r2, #5
 8006e0c:	697a      	ldr	r2, [r7, #20]
 8006e0e:	440a      	add	r2, r1
 8006e10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e18:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	015a      	lsls	r2, r3, #5
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	4413      	add	r3, r2
 8006e22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e26:	691b      	ldr	r3, [r3, #16]
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	0151      	lsls	r1, r2, #5
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	440a      	add	r2, r1
 8006e30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e34:	0cdb      	lsrs	r3, r3, #19
 8006e36:	04db      	lsls	r3, r3, #19
 8006e38:	6113      	str	r3, [r2, #16]
 8006e3a:	e092      	b.n	8006f62 <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	015a      	lsls	r2, r3, #5
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	4413      	add	r3, r2
 8006e44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e48:	691b      	ldr	r3, [r3, #16]
 8006e4a:	693a      	ldr	r2, [r7, #16]
 8006e4c:	0151      	lsls	r1, r2, #5
 8006e4e:	697a      	ldr	r2, [r7, #20]
 8006e50:	440a      	add	r2, r1
 8006e52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e56:	0cdb      	lsrs	r3, r3, #19
 8006e58:	04db      	lsls	r3, r3, #19
 8006e5a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	015a      	lsls	r2, r3, #5
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	4413      	add	r3, r2
 8006e64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e68:	691b      	ldr	r3, [r3, #16]
 8006e6a:	693a      	ldr	r2, [r7, #16]
 8006e6c:	0151      	lsls	r1, r2, #5
 8006e6e:	697a      	ldr	r2, [r7, #20]
 8006e70:	440a      	add	r2, r1
 8006e72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e76:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006e7a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006e7e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d11a      	bne.n	8006ebc <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	691a      	ldr	r2, [r3, #16]
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d903      	bls.n	8006e9a <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	689a      	ldr	r2, [r3, #8]
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	015a      	lsls	r2, r3, #5
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	693a      	ldr	r2, [r7, #16]
 8006eaa:	0151      	lsls	r1, r2, #5
 8006eac:	697a      	ldr	r2, [r7, #20]
 8006eae:	440a      	add	r2, r1
 8006eb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006eb4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006eb8:	6113      	str	r3, [r2, #16]
 8006eba:	e01b      	b.n	8006ef4 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	015a      	lsls	r2, r3, #5
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	4413      	add	r3, r2
 8006ec4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ec8:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	6919      	ldr	r1, [r3, #16]
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	689b      	ldr	r3, [r3, #8]
 8006ed2:	440b      	add	r3, r1
 8006ed4:	1e59      	subs	r1, r3, #1
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	fbb1 f3f3 	udiv	r3, r1, r3
 8006ede:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006ee0:	4b8d      	ldr	r3, [pc, #564]	; (8007118 <USB_EPStartXfer+0x368>)
 8006ee2:	400b      	ands	r3, r1
 8006ee4:	6939      	ldr	r1, [r7, #16]
 8006ee6:	0148      	lsls	r0, r1, #5
 8006ee8:	6979      	ldr	r1, [r7, #20]
 8006eea:	4401      	add	r1, r0
 8006eec:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	015a      	lsls	r2, r3, #5
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	4413      	add	r3, r2
 8006efc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f00:	691a      	ldr	r2, [r3, #16]
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f0a:	6939      	ldr	r1, [r7, #16]
 8006f0c:	0148      	lsls	r0, r1, #5
 8006f0e:	6979      	ldr	r1, [r7, #20]
 8006f10:	4401      	add	r1, r0
 8006f12:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006f16:	4313      	orrs	r3, r2
 8006f18:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	791b      	ldrb	r3, [r3, #4]
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d11f      	bne.n	8006f62 <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	015a      	lsls	r2, r3, #5
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	4413      	add	r3, r2
 8006f2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f2e:	691b      	ldr	r3, [r3, #16]
 8006f30:	693a      	ldr	r2, [r7, #16]
 8006f32:	0151      	lsls	r1, r2, #5
 8006f34:	697a      	ldr	r2, [r7, #20]
 8006f36:	440a      	add	r2, r1
 8006f38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f3c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006f40:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	015a      	lsls	r2, r3, #5
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	4413      	add	r3, r2
 8006f4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f4e:	691b      	ldr	r3, [r3, #16]
 8006f50:	693a      	ldr	r2, [r7, #16]
 8006f52:	0151      	lsls	r1, r2, #5
 8006f54:	697a      	ldr	r2, [r7, #20]
 8006f56:	440a      	add	r2, r1
 8006f58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f5c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006f60:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	015a      	lsls	r2, r3, #5
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	4413      	add	r3, r2
 8006f6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	0151      	lsls	r1, r2, #5
 8006f74:	697a      	ldr	r2, [r7, #20]
 8006f76:	440a      	add	r2, r1
 8006f78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f7c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006f80:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	791b      	ldrb	r3, [r3, #4]
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d015      	beq.n	8006fb6 <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	691b      	ldr	r3, [r3, #16]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	f000 8139 	beq.w	8007206 <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	f003 030f 	and.w	r3, r3, #15
 8006fa4:	2101      	movs	r1, #1
 8006fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8006faa:	6979      	ldr	r1, [r7, #20]
 8006fac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	634b      	str	r3, [r1, #52]	; 0x34
 8006fb4:	e127      	b.n	8007206 <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d110      	bne.n	8006fe8 <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	015a      	lsls	r2, r3, #5
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	4413      	add	r3, r2
 8006fce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	693a      	ldr	r2, [r7, #16]
 8006fd6:	0151      	lsls	r1, r2, #5
 8006fd8:	697a      	ldr	r2, [r7, #20]
 8006fda:	440a      	add	r2, r1
 8006fdc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fe0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006fe4:	6013      	str	r3, [r2, #0]
 8006fe6:	e00f      	b.n	8007008 <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	015a      	lsls	r2, r3, #5
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	4413      	add	r3, r2
 8006ff0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	693a      	ldr	r2, [r7, #16]
 8006ff8:	0151      	lsls	r1, r2, #5
 8006ffa:	697a      	ldr	r2, [r7, #20]
 8006ffc:	440a      	add	r2, r1
 8006ffe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007006:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	68d9      	ldr	r1, [r3, #12]
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	781a      	ldrb	r2, [r3, #0]
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	691b      	ldr	r3, [r3, #16]
 8007014:	b29b      	uxth	r3, r3
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 f9a5 	bl	8007366 <USB_WritePacket>
 800701c:	e0f3      	b.n	8007206 <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	015a      	lsls	r2, r3, #5
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	4413      	add	r3, r2
 8007026:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	693a      	ldr	r2, [r7, #16]
 800702e:	0151      	lsls	r1, r2, #5
 8007030:	697a      	ldr	r2, [r7, #20]
 8007032:	440a      	add	r2, r1
 8007034:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007038:	0cdb      	lsrs	r3, r3, #19
 800703a:	04db      	lsls	r3, r3, #19
 800703c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	015a      	lsls	r2, r3, #5
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	4413      	add	r3, r2
 8007046:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	693a      	ldr	r2, [r7, #16]
 800704e:	0151      	lsls	r1, r2, #5
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	440a      	add	r2, r1
 8007054:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007058:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800705c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007060:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d12f      	bne.n	80070c8 <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	691b      	ldr	r3, [r3, #16]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d003      	beq.n	8007078 <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	689a      	ldr	r2, [r3, #8]
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	689a      	ldr	r2, [r3, #8]
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	015a      	lsls	r2, r3, #5
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	4413      	add	r3, r2
 8007088:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800708c:	691a      	ldr	r2, [r3, #16]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	6a1b      	ldr	r3, [r3, #32]
 8007092:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007096:	6939      	ldr	r1, [r7, #16]
 8007098:	0148      	lsls	r0, r1, #5
 800709a:	6979      	ldr	r1, [r7, #20]
 800709c:	4401      	add	r1, r0
 800709e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80070a2:	4313      	orrs	r3, r2
 80070a4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	015a      	lsls	r2, r3, #5
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	693a      	ldr	r2, [r7, #16]
 80070b6:	0151      	lsls	r1, r2, #5
 80070b8:	697a      	ldr	r2, [r7, #20]
 80070ba:	440a      	add	r2, r1
 80070bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80070c4:	6113      	str	r3, [r2, #16]
 80070c6:	e061      	b.n	800718c <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	691b      	ldr	r3, [r3, #16]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d125      	bne.n	800711c <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	015a      	lsls	r2, r3, #5
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	4413      	add	r3, r2
 80070d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070dc:	691a      	ldr	r2, [r3, #16]
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070e6:	6939      	ldr	r1, [r7, #16]
 80070e8:	0148      	lsls	r0, r1, #5
 80070ea:	6979      	ldr	r1, [r7, #20]
 80070ec:	4401      	add	r1, r0
 80070ee:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80070f2:	4313      	orrs	r3, r2
 80070f4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	015a      	lsls	r2, r3, #5
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	4413      	add	r3, r2
 80070fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	693a      	ldr	r2, [r7, #16]
 8007106:	0151      	lsls	r1, r2, #5
 8007108:	697a      	ldr	r2, [r7, #20]
 800710a:	440a      	add	r2, r1
 800710c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007110:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007114:	6113      	str	r3, [r2, #16]
 8007116:	e039      	b.n	800718c <USB_EPStartXfer+0x3dc>
 8007118:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	691a      	ldr	r2, [r3, #16]
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	4413      	add	r3, r2
 8007126:	1e5a      	subs	r2, r3, #1
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007130:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	89fa      	ldrh	r2, [r7, #14]
 8007138:	fb03 f202 	mul.w	r2, r3, r2
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	015a      	lsls	r2, r3, #5
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	4413      	add	r3, r2
 8007148:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800714c:	691a      	ldr	r2, [r3, #16]
 800714e:	89fb      	ldrh	r3, [r7, #14]
 8007150:	04d9      	lsls	r1, r3, #19
 8007152:	4b2f      	ldr	r3, [pc, #188]	; (8007210 <USB_EPStartXfer+0x460>)
 8007154:	400b      	ands	r3, r1
 8007156:	6939      	ldr	r1, [r7, #16]
 8007158:	0148      	lsls	r0, r1, #5
 800715a:	6979      	ldr	r1, [r7, #20]
 800715c:	4401      	add	r1, r0
 800715e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007162:	4313      	orrs	r3, r2
 8007164:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	015a      	lsls	r2, r3, #5
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	4413      	add	r3, r2
 800716e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007172:	691a      	ldr	r2, [r3, #16]
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	6a1b      	ldr	r3, [r3, #32]
 8007178:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800717c:	6939      	ldr	r1, [r7, #16]
 800717e:	0148      	lsls	r0, r1, #5
 8007180:	6979      	ldr	r1, [r7, #20]
 8007182:	4401      	add	r1, r0
 8007184:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007188:	4313      	orrs	r3, r2
 800718a:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	791b      	ldrb	r3, [r3, #4]
 8007190:	2b01      	cmp	r3, #1
 8007192:	d128      	bne.n	80071e6 <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d110      	bne.n	80071c6 <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	015a      	lsls	r2, r3, #5
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	4413      	add	r3, r2
 80071ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	693a      	ldr	r2, [r7, #16]
 80071b4:	0151      	lsls	r1, r2, #5
 80071b6:	697a      	ldr	r2, [r7, #20]
 80071b8:	440a      	add	r2, r1
 80071ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80071be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80071c2:	6013      	str	r3, [r2, #0]
 80071c4:	e00f      	b.n	80071e6 <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	015a      	lsls	r2, r3, #5
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	4413      	add	r3, r2
 80071ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	693a      	ldr	r2, [r7, #16]
 80071d6:	0151      	lsls	r1, r2, #5
 80071d8:	697a      	ldr	r2, [r7, #20]
 80071da:	440a      	add	r2, r1
 80071dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80071e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071e4:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	015a      	lsls	r2, r3, #5
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	4413      	add	r3, r2
 80071ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	693a      	ldr	r2, [r7, #16]
 80071f6:	0151      	lsls	r1, r2, #5
 80071f8:	697a      	ldr	r2, [r7, #20]
 80071fa:	440a      	add	r2, r1
 80071fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007200:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007204:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007206:	2300      	movs	r3, #0
}
 8007208:	4618      	mov	r0, r3
 800720a:	3718      	adds	r7, #24
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}
 8007210:	1ff80000 	.word	0x1ff80000

08007214 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007214:	b480      	push	{r7}
 8007216:	b087      	sub	sp, #28
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800721e:	2300      	movs	r3, #0
 8007220:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007222:	2300      	movs	r3, #0
 8007224:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	785b      	ldrb	r3, [r3, #1]
 800722e:	2b01      	cmp	r3, #1
 8007230:	d14a      	bne.n	80072c8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	781b      	ldrb	r3, [r3, #0]
 8007236:	015a      	lsls	r2, r3, #5
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	4413      	add	r3, r2
 800723c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007246:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800724a:	f040 8086 	bne.w	800735a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	015a      	lsls	r2, r3, #5
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	4413      	add	r3, r2
 8007258:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	683a      	ldr	r2, [r7, #0]
 8007260:	7812      	ldrb	r2, [r2, #0]
 8007262:	0151      	lsls	r1, r2, #5
 8007264:	693a      	ldr	r2, [r7, #16]
 8007266:	440a      	add	r2, r1
 8007268:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800726c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007270:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	015a      	lsls	r2, r3, #5
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	4413      	add	r3, r2
 800727c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	683a      	ldr	r2, [r7, #0]
 8007284:	7812      	ldrb	r2, [r2, #0]
 8007286:	0151      	lsls	r1, r2, #5
 8007288:	693a      	ldr	r2, [r7, #16]
 800728a:	440a      	add	r2, r1
 800728c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007290:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007294:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	3301      	adds	r3, #1
 800729a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f242 7210 	movw	r2, #10000	; 0x2710
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d902      	bls.n	80072ac <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80072a6:	2301      	movs	r3, #1
 80072a8:	75fb      	strb	r3, [r7, #23]
          break;
 80072aa:	e056      	b.n	800735a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	015a      	lsls	r2, r3, #5
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	4413      	add	r3, r2
 80072b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80072c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072c4:	d0e7      	beq.n	8007296 <USB_EPStopXfer+0x82>
 80072c6:	e048      	b.n	800735a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	781b      	ldrb	r3, [r3, #0]
 80072cc:	015a      	lsls	r2, r3, #5
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	4413      	add	r3, r2
 80072d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80072dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072e0:	d13b      	bne.n	800735a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	781b      	ldrb	r3, [r3, #0]
 80072e6:	015a      	lsls	r2, r3, #5
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	4413      	add	r3, r2
 80072ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	683a      	ldr	r2, [r7, #0]
 80072f4:	7812      	ldrb	r2, [r2, #0]
 80072f6:	0151      	lsls	r1, r2, #5
 80072f8:	693a      	ldr	r2, [r7, #16]
 80072fa:	440a      	add	r2, r1
 80072fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007300:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007304:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	781b      	ldrb	r3, [r3, #0]
 800730a:	015a      	lsls	r2, r3, #5
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	4413      	add	r3, r2
 8007310:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	683a      	ldr	r2, [r7, #0]
 8007318:	7812      	ldrb	r2, [r2, #0]
 800731a:	0151      	lsls	r1, r2, #5
 800731c:	693a      	ldr	r2, [r7, #16]
 800731e:	440a      	add	r2, r1
 8007320:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007324:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007328:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	3301      	adds	r3, #1
 800732e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f242 7210 	movw	r2, #10000	; 0x2710
 8007336:	4293      	cmp	r3, r2
 8007338:	d902      	bls.n	8007340 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	75fb      	strb	r3, [r7, #23]
          break;
 800733e:	e00c      	b.n	800735a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	015a      	lsls	r2, r3, #5
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	4413      	add	r3, r2
 800734a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007354:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007358:	d0e7      	beq.n	800732a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800735a:	7dfb      	ldrb	r3, [r7, #23]
}
 800735c:	4618      	mov	r0, r3
 800735e:	371c      	adds	r7, #28
 8007360:	46bd      	mov	sp, r7
 8007362:	bc80      	pop	{r7}
 8007364:	4770      	bx	lr

08007366 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8007366:	b480      	push	{r7}
 8007368:	b089      	sub	sp, #36	; 0x24
 800736a:	af00      	add	r7, sp, #0
 800736c:	60f8      	str	r0, [r7, #12]
 800736e:	60b9      	str	r1, [r7, #8]
 8007370:	4611      	mov	r1, r2
 8007372:	461a      	mov	r2, r3
 8007374:	460b      	mov	r3, r1
 8007376:	71fb      	strb	r3, [r7, #7]
 8007378:	4613      	mov	r3, r2
 800737a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8007384:	88bb      	ldrh	r3, [r7, #4]
 8007386:	3303      	adds	r3, #3
 8007388:	089b      	lsrs	r3, r3, #2
 800738a:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800738c:	2300      	movs	r3, #0
 800738e:	61bb      	str	r3, [r7, #24]
 8007390:	e018      	b.n	80073c4 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007392:	79fb      	ldrb	r3, [r7, #7]
 8007394:	031a      	lsls	r2, r3, #12
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	4413      	add	r3, r2
 800739a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800739e:	461a      	mov	r2, r3
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	6013      	str	r3, [r2, #0]
    pSrc++;
 80073a6:	69fb      	ldr	r3, [r7, #28]
 80073a8:	3301      	adds	r3, #1
 80073aa:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80073ac:	69fb      	ldr	r3, [r7, #28]
 80073ae:	3301      	adds	r3, #1
 80073b0:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80073b2:	69fb      	ldr	r3, [r7, #28]
 80073b4:	3301      	adds	r3, #1
 80073b6:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80073b8:	69fb      	ldr	r3, [r7, #28]
 80073ba:	3301      	adds	r3, #1
 80073bc:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80073be:	69bb      	ldr	r3, [r7, #24]
 80073c0:	3301      	adds	r3, #1
 80073c2:	61bb      	str	r3, [r7, #24]
 80073c4:	69ba      	ldr	r2, [r7, #24]
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d3e2      	bcc.n	8007392 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80073cc:	2300      	movs	r3, #0
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3724      	adds	r7, #36	; 0x24
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bc80      	pop	{r7}
 80073d6:	4770      	bx	lr

080073d8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80073d8:	b480      	push	{r7}
 80073da:	b08b      	sub	sp, #44	; 0x2c
 80073dc:	af00      	add	r7, sp, #0
 80073de:	60f8      	str	r0, [r7, #12]
 80073e0:	60b9      	str	r1, [r7, #8]
 80073e2:	4613      	mov	r3, r2
 80073e4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80073ee:	88fb      	ldrh	r3, [r7, #6]
 80073f0:	089b      	lsrs	r3, r3, #2
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80073f6:	88fb      	ldrh	r3, [r7, #6]
 80073f8:	f003 0303 	and.w	r3, r3, #3
 80073fc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80073fe:	2300      	movs	r3, #0
 8007400:	623b      	str	r3, [r7, #32]
 8007402:	e014      	b.n	800742e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007404:	69bb      	ldr	r3, [r7, #24]
 8007406:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800740e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007412:	3301      	adds	r3, #1
 8007414:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007418:	3301      	adds	r3, #1
 800741a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800741c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800741e:	3301      	adds	r3, #1
 8007420:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007424:	3301      	adds	r3, #1
 8007426:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007428:	6a3b      	ldr	r3, [r7, #32]
 800742a:	3301      	adds	r3, #1
 800742c:	623b      	str	r3, [r7, #32]
 800742e:	6a3a      	ldr	r2, [r7, #32]
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	429a      	cmp	r2, r3
 8007434:	d3e6      	bcc.n	8007404 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007436:	8bfb      	ldrh	r3, [r7, #30]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d01e      	beq.n	800747a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800743c:	2300      	movs	r3, #0
 800743e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007440:	69bb      	ldr	r3, [r7, #24]
 8007442:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007446:	461a      	mov	r2, r3
 8007448:	f107 0310 	add.w	r3, r7, #16
 800744c:	6812      	ldr	r2, [r2, #0]
 800744e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007450:	693a      	ldr	r2, [r7, #16]
 8007452:	6a3b      	ldr	r3, [r7, #32]
 8007454:	b2db      	uxtb	r3, r3
 8007456:	00db      	lsls	r3, r3, #3
 8007458:	fa22 f303 	lsr.w	r3, r2, r3
 800745c:	b2da      	uxtb	r2, r3
 800745e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007460:	701a      	strb	r2, [r3, #0]
      i++;
 8007462:	6a3b      	ldr	r3, [r7, #32]
 8007464:	3301      	adds	r3, #1
 8007466:	623b      	str	r3, [r7, #32]
      pDest++;
 8007468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800746a:	3301      	adds	r3, #1
 800746c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800746e:	8bfb      	ldrh	r3, [r7, #30]
 8007470:	3b01      	subs	r3, #1
 8007472:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007474:	8bfb      	ldrh	r3, [r7, #30]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d1ea      	bne.n	8007450 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800747a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800747c:	4618      	mov	r0, r3
 800747e:	372c      	adds	r7, #44	; 0x2c
 8007480:	46bd      	mov	sp, r7
 8007482:	bc80      	pop	{r7}
 8007484:	4770      	bx	lr

08007486 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007486:	b480      	push	{r7}
 8007488:	b085      	sub	sp, #20
 800748a:	af00      	add	r7, sp, #0
 800748c:	6078      	str	r0, [r7, #4]
 800748e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	785b      	ldrb	r3, [r3, #1]
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d12c      	bne.n	80074fc <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	015a      	lsls	r2, r3, #5
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	4413      	add	r3, r2
 80074aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	db12      	blt.n	80074da <USB_EPSetStall+0x54>
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00f      	beq.n	80074da <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	015a      	lsls	r2, r3, #5
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	4413      	add	r3, r2
 80074c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	68ba      	ldr	r2, [r7, #8]
 80074ca:	0151      	lsls	r1, r2, #5
 80074cc:	68fa      	ldr	r2, [r7, #12]
 80074ce:	440a      	add	r2, r1
 80074d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074d4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80074d8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	015a      	lsls	r2, r3, #5
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	4413      	add	r3, r2
 80074e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68ba      	ldr	r2, [r7, #8]
 80074ea:	0151      	lsls	r1, r2, #5
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	440a      	add	r2, r1
 80074f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80074f8:	6013      	str	r3, [r2, #0]
 80074fa:	e02b      	b.n	8007554 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	015a      	lsls	r2, r3, #5
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	4413      	add	r3, r2
 8007504:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	2b00      	cmp	r3, #0
 800750c:	db12      	blt.n	8007534 <USB_EPSetStall+0xae>
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00f      	beq.n	8007534 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	015a      	lsls	r2, r3, #5
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	4413      	add	r3, r2
 800751c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	68ba      	ldr	r2, [r7, #8]
 8007524:	0151      	lsls	r1, r2, #5
 8007526:	68fa      	ldr	r2, [r7, #12]
 8007528:	440a      	add	r2, r1
 800752a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800752e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007532:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	015a      	lsls	r2, r3, #5
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	4413      	add	r3, r2
 800753c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	68ba      	ldr	r2, [r7, #8]
 8007544:	0151      	lsls	r1, r2, #5
 8007546:	68fa      	ldr	r2, [r7, #12]
 8007548:	440a      	add	r2, r1
 800754a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800754e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007552:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007554:	2300      	movs	r3, #0
}
 8007556:	4618      	mov	r0, r3
 8007558:	3714      	adds	r7, #20
 800755a:	46bd      	mov	sp, r7
 800755c:	bc80      	pop	{r7}
 800755e:	4770      	bx	lr

08007560 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007560:	b480      	push	{r7}
 8007562:	b085      	sub	sp, #20
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
 8007568:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	781b      	ldrb	r3, [r3, #0]
 8007572:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	785b      	ldrb	r3, [r3, #1]
 8007578:	2b01      	cmp	r3, #1
 800757a:	d128      	bne.n	80075ce <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	015a      	lsls	r2, r3, #5
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	4413      	add	r3, r2
 8007584:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	68ba      	ldr	r2, [r7, #8]
 800758c:	0151      	lsls	r1, r2, #5
 800758e:	68fa      	ldr	r2, [r7, #12]
 8007590:	440a      	add	r2, r1
 8007592:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007596:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800759a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	791b      	ldrb	r3, [r3, #4]
 80075a0:	2b03      	cmp	r3, #3
 80075a2:	d003      	beq.n	80075ac <USB_EPClearStall+0x4c>
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	791b      	ldrb	r3, [r3, #4]
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	d138      	bne.n	800761e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	015a      	lsls	r2, r3, #5
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	4413      	add	r3, r2
 80075b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	68ba      	ldr	r2, [r7, #8]
 80075bc:	0151      	lsls	r1, r2, #5
 80075be:	68fa      	ldr	r2, [r7, #12]
 80075c0:	440a      	add	r2, r1
 80075c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075ca:	6013      	str	r3, [r2, #0]
 80075cc:	e027      	b.n	800761e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	015a      	lsls	r2, r3, #5
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	4413      	add	r3, r2
 80075d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	68ba      	ldr	r2, [r7, #8]
 80075de:	0151      	lsls	r1, r2, #5
 80075e0:	68fa      	ldr	r2, [r7, #12]
 80075e2:	440a      	add	r2, r1
 80075e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075e8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80075ec:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	791b      	ldrb	r3, [r3, #4]
 80075f2:	2b03      	cmp	r3, #3
 80075f4:	d003      	beq.n	80075fe <USB_EPClearStall+0x9e>
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	791b      	ldrb	r3, [r3, #4]
 80075fa:	2b02      	cmp	r3, #2
 80075fc:	d10f      	bne.n	800761e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	015a      	lsls	r2, r3, #5
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	4413      	add	r3, r2
 8007606:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	68ba      	ldr	r2, [r7, #8]
 800760e:	0151      	lsls	r1, r2, #5
 8007610:	68fa      	ldr	r2, [r7, #12]
 8007612:	440a      	add	r2, r1
 8007614:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007618:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800761c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800761e:	2300      	movs	r3, #0
}
 8007620:	4618      	mov	r0, r3
 8007622:	3714      	adds	r7, #20
 8007624:	46bd      	mov	sp, r7
 8007626:	bc80      	pop	{r7}
 8007628:	4770      	bx	lr

0800762a <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800762a:	b480      	push	{r7}
 800762c:	b085      	sub	sp, #20
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
 8007632:	460b      	mov	r3, r1
 8007634:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	68fa      	ldr	r2, [r7, #12]
 8007644:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007648:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800764c:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	78fb      	ldrb	r3, [r7, #3]
 8007658:	011b      	lsls	r3, r3, #4
 800765a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800765e:	68f9      	ldr	r1, [r7, #12]
 8007660:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007664:	4313      	orrs	r3, r2
 8007666:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007668:	2300      	movs	r3, #0
}
 800766a:	4618      	mov	r0, r3
 800766c:	3714      	adds	r7, #20
 800766e:	46bd      	mov	sp, r7
 8007670:	bc80      	pop	{r7}
 8007672:	4770      	bx	lr

08007674 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007674:	b480      	push	{r7}
 8007676:	b085      	sub	sp, #20
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800768e:	f023 0303 	bic.w	r3, r3, #3
 8007692:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80076a2:	f023 0302 	bic.w	r3, r3, #2
 80076a6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80076a8:	2300      	movs	r3, #0
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3714      	adds	r7, #20
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bc80      	pop	{r7}
 80076b2:	4770      	bx	lr

080076b4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b085      	sub	sp, #20
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80076ce:	f023 0303 	bic.w	r3, r3, #3
 80076d2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	68fa      	ldr	r2, [r7, #12]
 80076de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80076e2:	f043 0302 	orr.w	r3, r3, #2
 80076e6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80076e8:	2300      	movs	r3, #0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3714      	adds	r7, #20
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bc80      	pop	{r7}
 80076f2:	4770      	bx	lr

080076f4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b085      	sub	sp, #20
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	695b      	ldr	r3, [r3, #20]
 8007700:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	699b      	ldr	r3, [r3, #24]
 8007706:	68fa      	ldr	r2, [r7, #12]
 8007708:	4013      	ands	r3, r2
 800770a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800770c:	68fb      	ldr	r3, [r7, #12]
}
 800770e:	4618      	mov	r0, r3
 8007710:	3714      	adds	r7, #20
 8007712:	46bd      	mov	sp, r7
 8007714:	bc80      	pop	{r7}
 8007716:	4770      	bx	lr

08007718 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007718:	b480      	push	{r7}
 800771a:	b085      	sub	sp, #20
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800772a:	699b      	ldr	r3, [r3, #24]
 800772c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007734:	69db      	ldr	r3, [r3, #28]
 8007736:	68ba      	ldr	r2, [r7, #8]
 8007738:	4013      	ands	r3, r2
 800773a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	0c1b      	lsrs	r3, r3, #16
}
 8007740:	4618      	mov	r0, r3
 8007742:	3714      	adds	r7, #20
 8007744:	46bd      	mov	sp, r7
 8007746:	bc80      	pop	{r7}
 8007748:	4770      	bx	lr

0800774a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800774a:	b480      	push	{r7}
 800774c:	b085      	sub	sp, #20
 800774e:	af00      	add	r7, sp, #0
 8007750:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800775c:	699b      	ldr	r3, [r3, #24]
 800775e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007766:	69db      	ldr	r3, [r3, #28]
 8007768:	68ba      	ldr	r2, [r7, #8]
 800776a:	4013      	ands	r3, r2
 800776c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	b29b      	uxth	r3, r3
}
 8007772:	4618      	mov	r0, r3
 8007774:	3714      	adds	r7, #20
 8007776:	46bd      	mov	sp, r7
 8007778:	bc80      	pop	{r7}
 800777a:	4770      	bx	lr

0800777c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800777c:	b480      	push	{r7}
 800777e:	b085      	sub	sp, #20
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	460b      	mov	r3, r1
 8007786:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800778c:	78fb      	ldrb	r3, [r7, #3]
 800778e:	015a      	lsls	r2, r3, #5
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	4413      	add	r3, r2
 8007794:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077a2:	695b      	ldr	r3, [r3, #20]
 80077a4:	68ba      	ldr	r2, [r7, #8]
 80077a6:	4013      	ands	r3, r2
 80077a8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80077aa:	68bb      	ldr	r3, [r7, #8]
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	3714      	adds	r7, #20
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bc80      	pop	{r7}
 80077b4:	4770      	bx	lr

080077b6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80077b6:	b480      	push	{r7}
 80077b8:	b087      	sub	sp, #28
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
 80077be:	460b      	mov	r3, r1
 80077c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077cc:	691b      	ldr	r3, [r3, #16]
 80077ce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077d8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80077da:	78fb      	ldrb	r3, [r7, #3]
 80077dc:	f003 030f 	and.w	r3, r3, #15
 80077e0:	68fa      	ldr	r2, [r7, #12]
 80077e2:	fa22 f303 	lsr.w	r3, r2, r3
 80077e6:	01db      	lsls	r3, r3, #7
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	693a      	ldr	r2, [r7, #16]
 80077ec:	4313      	orrs	r3, r2
 80077ee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80077f0:	78fb      	ldrb	r3, [r7, #3]
 80077f2:	015a      	lsls	r2, r3, #5
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	4413      	add	r3, r2
 80077f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077fc:	689b      	ldr	r3, [r3, #8]
 80077fe:	693a      	ldr	r2, [r7, #16]
 8007800:	4013      	ands	r3, r2
 8007802:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007804:	68bb      	ldr	r3, [r7, #8]
}
 8007806:	4618      	mov	r0, r3
 8007808:	371c      	adds	r7, #28
 800780a:	46bd      	mov	sp, r7
 800780c:	bc80      	pop	{r7}
 800780e:	4770      	bx	lr

08007810 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007810:	b480      	push	{r7}
 8007812:	b083      	sub	sp, #12
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	695b      	ldr	r3, [r3, #20]
 800781c:	f003 0301 	and.w	r3, r3, #1
}
 8007820:	4618      	mov	r0, r3
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	bc80      	pop	{r7}
 8007828:	4770      	bx	lr

0800782a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800782a:	b480      	push	{r7}
 800782c:	b085      	sub	sp, #20
 800782e:	af00      	add	r7, sp, #0
 8007830:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007844:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007848:	f023 0307 	bic.w	r3, r3, #7
 800784c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	68fa      	ldr	r2, [r7, #12]
 8007858:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800785c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007860:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007862:	2300      	movs	r3, #0
}
 8007864:	4618      	mov	r0, r3
 8007866:	3714      	adds	r7, #20
 8007868:	46bd      	mov	sp, r7
 800786a:	bc80      	pop	{r7}
 800786c:	4770      	bx	lr
	...

08007870 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8007870:	b480      	push	{r7}
 8007872:	b085      	sub	sp, #20
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	333c      	adds	r3, #60	; 0x3c
 8007882:	3304      	adds	r3, #4
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	4a1c      	ldr	r2, [pc, #112]	; (80078fc <USB_EP0_OutStart+0x8c>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d90a      	bls.n	80078a6 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800789c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80078a0:	d101      	bne.n	80078a6 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 80078a2:	2300      	movs	r3, #0
 80078a4:	e024      	b.n	80078f0 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078ac:	461a      	mov	r2, r3
 80078ae:	2300      	movs	r3, #0
 80078b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078b8:	691b      	ldr	r3, [r3, #16]
 80078ba:	68fa      	ldr	r2, [r7, #12]
 80078bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80078c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078cc:	691b      	ldr	r3, [r3, #16]
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078d4:	f043 0318 	orr.w	r3, r3, #24
 80078d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	68fa      	ldr	r2, [r7, #12]
 80078e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078e8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80078ec:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3714      	adds	r7, #20
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bc80      	pop	{r7}
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop
 80078fc:	4f54300a 	.word	0x4f54300a

08007900 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007900:	b480      	push	{r7}
 8007902:	b085      	sub	sp, #20
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007908:	2300      	movs	r3, #0
 800790a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	3301      	adds	r3, #1
 8007910:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	4a12      	ldr	r2, [pc, #72]	; (8007960 <USB_CoreReset+0x60>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d901      	bls.n	800791e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800791a:	2303      	movs	r3, #3
 800791c:	e01b      	b.n	8007956 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	691b      	ldr	r3, [r3, #16]
 8007922:	2b00      	cmp	r3, #0
 8007924:	daf2      	bge.n	800790c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007926:	2300      	movs	r3, #0
 8007928:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	691b      	ldr	r3, [r3, #16]
 800792e:	f043 0201 	orr.w	r2, r3, #1
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	3301      	adds	r3, #1
 800793a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	4a08      	ldr	r2, [pc, #32]	; (8007960 <USB_CoreReset+0x60>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d901      	bls.n	8007948 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007944:	2303      	movs	r3, #3
 8007946:	e006      	b.n	8007956 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	691b      	ldr	r3, [r3, #16]
 800794c:	f003 0301 	and.w	r3, r3, #1
 8007950:	2b01      	cmp	r3, #1
 8007952:	d0f0      	beq.n	8007936 <USB_CoreReset+0x36>

  return HAL_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	3714      	adds	r7, #20
 800795a:	46bd      	mov	sp, r7
 800795c:	bc80      	pop	{r7}
 800795e:	4770      	bx	lr
 8007960:	00030d40 	.word	0x00030d40

08007964 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b084      	sub	sp, #16
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	460b      	mov	r3, r1
 800796e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007970:	2300      	movs	r3, #0
 8007972:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	7c1b      	ldrb	r3, [r3, #16]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d115      	bne.n	80079a8 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800797c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007980:	2202      	movs	r2, #2
 8007982:	2181      	movs	r1, #129	; 0x81
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f001 ff22 	bl	80097ce <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2201      	movs	r2, #1
 800798e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007990:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007994:	2202      	movs	r2, #2
 8007996:	2101      	movs	r1, #1
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f001 ff18 	bl	80097ce <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80079a6:	e012      	b.n	80079ce <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80079a8:	2340      	movs	r3, #64	; 0x40
 80079aa:	2202      	movs	r2, #2
 80079ac:	2181      	movs	r1, #129	; 0x81
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f001 ff0d 	bl	80097ce <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2201      	movs	r2, #1
 80079b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80079ba:	2340      	movs	r3, #64	; 0x40
 80079bc:	2202      	movs	r2, #2
 80079be:	2101      	movs	r1, #1
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f001 ff04 	bl	80097ce <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80079ce:	2308      	movs	r3, #8
 80079d0:	2203      	movs	r2, #3
 80079d2:	2182      	movs	r1, #130	; 0x82
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f001 fefa 	bl	80097ce <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2201      	movs	r2, #1
 80079de:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80079e0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80079e4:	f002 f81a 	bl	8009a1c <USBD_static_malloc>
 80079e8:	4602      	mov	r2, r0
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d102      	bne.n	8007a00 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80079fa:	2301      	movs	r3, #1
 80079fc:	73fb      	strb	r3, [r7, #15]
 80079fe:	e026      	b.n	8007a4e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a06:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	2200      	movs	r2, #0
 8007a16:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	7c1b      	ldrb	r3, [r3, #16]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d109      	bne.n	8007a3e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007a30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a34:	2101      	movs	r1, #1
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f001 ffb9 	bl	80099ae <USBD_LL_PrepareReceive>
 8007a3c:	e007      	b.n	8007a4e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007a44:	2340      	movs	r3, #64	; 0x40
 8007a46:	2101      	movs	r1, #1
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f001 ffb0 	bl	80099ae <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3710      	adds	r7, #16
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	460b      	mov	r3, r1
 8007a62:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007a64:	2300      	movs	r3, #0
 8007a66:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007a68:	2181      	movs	r1, #129	; 0x81
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f001 fed5 	bl	800981a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007a76:	2101      	movs	r1, #1
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f001 fece 	bl	800981a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007a86:	2182      	movs	r1, #130	; 0x82
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f001 fec6 	bl	800981a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2200      	movs	r2, #0
 8007a92:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00e      	beq.n	8007abc <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f001 ffc0 	bl	8009a34 <USBD_static_free>
    pdev->pClassData = NULL;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8007abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}

08007ac6 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007ac6:	b580      	push	{r7, lr}
 8007ac8:	b086      	sub	sp, #24
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
 8007ace:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ad6:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007adc:	2300      	movs	r3, #0
 8007ade:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	781b      	ldrb	r3, [r3, #0]
 8007ae8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d039      	beq.n	8007b64 <USBD_CDC_Setup+0x9e>
 8007af0:	2b20      	cmp	r3, #32
 8007af2:	d17f      	bne.n	8007bf4 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	88db      	ldrh	r3, [r3, #6]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d029      	beq.n	8007b50 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	b25b      	sxtb	r3, r3
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	da11      	bge.n	8007b2a <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	683a      	ldr	r2, [r7, #0]
 8007b10:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007b12:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007b14:	683a      	ldr	r2, [r7, #0]
 8007b16:	88d2      	ldrh	r2, [r2, #6]
 8007b18:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007b1a:	6939      	ldr	r1, [r7, #16]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	88db      	ldrh	r3, [r3, #6]
 8007b20:	461a      	mov	r2, r3
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f001 fa41 	bl	8008faa <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007b28:	e06b      	b.n	8007c02 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	785a      	ldrb	r2, [r3, #1]
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	88db      	ldrh	r3, [r3, #6]
 8007b38:	b2da      	uxtb	r2, r3
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007b40:	6939      	ldr	r1, [r7, #16]
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	88db      	ldrh	r3, [r3, #6]
 8007b46:	461a      	mov	r2, r3
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f001 fa5c 	bl	8009006 <USBD_CtlPrepareRx>
      break;
 8007b4e:	e058      	b.n	8007c02 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	683a      	ldr	r2, [r7, #0]
 8007b5a:	7850      	ldrb	r0, [r2, #1]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	6839      	ldr	r1, [r7, #0]
 8007b60:	4798      	blx	r3
      break;
 8007b62:	e04e      	b.n	8007c02 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	785b      	ldrb	r3, [r3, #1]
 8007b68:	2b0b      	cmp	r3, #11
 8007b6a:	d02e      	beq.n	8007bca <USBD_CDC_Setup+0x104>
 8007b6c:	2b0b      	cmp	r3, #11
 8007b6e:	dc38      	bgt.n	8007be2 <USBD_CDC_Setup+0x11c>
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d002      	beq.n	8007b7a <USBD_CDC_Setup+0xb4>
 8007b74:	2b0a      	cmp	r3, #10
 8007b76:	d014      	beq.n	8007ba2 <USBD_CDC_Setup+0xdc>
 8007b78:	e033      	b.n	8007be2 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b80:	2b03      	cmp	r3, #3
 8007b82:	d107      	bne.n	8007b94 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007b84:	f107 030c 	add.w	r3, r7, #12
 8007b88:	2202      	movs	r2, #2
 8007b8a:	4619      	mov	r1, r3
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f001 fa0c 	bl	8008faa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b92:	e02e      	b.n	8007bf2 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007b94:	6839      	ldr	r1, [r7, #0]
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f001 f99d 	bl	8008ed6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b9c:	2302      	movs	r3, #2
 8007b9e:	75fb      	strb	r3, [r7, #23]
          break;
 8007ba0:	e027      	b.n	8007bf2 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ba8:	2b03      	cmp	r3, #3
 8007baa:	d107      	bne.n	8007bbc <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007bac:	f107 030f 	add.w	r3, r7, #15
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f001 f9f8 	bl	8008faa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007bba:	e01a      	b.n	8007bf2 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007bbc:	6839      	ldr	r1, [r7, #0]
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f001 f989 	bl	8008ed6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	75fb      	strb	r3, [r7, #23]
          break;
 8007bc8:	e013      	b.n	8007bf2 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bd0:	2b03      	cmp	r3, #3
 8007bd2:	d00d      	beq.n	8007bf0 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007bd4:	6839      	ldr	r1, [r7, #0]
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f001 f97d 	bl	8008ed6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007bdc:	2302      	movs	r3, #2
 8007bde:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007be0:	e006      	b.n	8007bf0 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007be2:	6839      	ldr	r1, [r7, #0]
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f001 f976 	bl	8008ed6 <USBD_CtlError>
          ret = USBD_FAIL;
 8007bea:	2302      	movs	r3, #2
 8007bec:	75fb      	strb	r3, [r7, #23]
          break;
 8007bee:	e000      	b.n	8007bf2 <USBD_CDC_Setup+0x12c>
          break;
 8007bf0:	bf00      	nop
      }
      break;
 8007bf2:	e006      	b.n	8007c02 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007bf4:	6839      	ldr	r1, [r7, #0]
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f001 f96d 	bl	8008ed6 <USBD_CtlError>
      ret = USBD_FAIL;
 8007bfc:	2302      	movs	r3, #2
 8007bfe:	75fb      	strb	r3, [r7, #23]
      break;
 8007c00:	bf00      	nop
  }

  return ret;
 8007c02:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3718      	adds	r7, #24
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b084      	sub	sp, #16
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
 8007c14:	460b      	mov	r3, r1
 8007c16:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c1e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007c26:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d03a      	beq.n	8007ca8 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007c32:	78fa      	ldrb	r2, [r7, #3]
 8007c34:	6879      	ldr	r1, [r7, #4]
 8007c36:	4613      	mov	r3, r2
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	4413      	add	r3, r2
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	440b      	add	r3, r1
 8007c40:	331c      	adds	r3, #28
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d029      	beq.n	8007c9c <USBD_CDC_DataIn+0x90>
 8007c48:	78fa      	ldrb	r2, [r7, #3]
 8007c4a:	6879      	ldr	r1, [r7, #4]
 8007c4c:	4613      	mov	r3, r2
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	4413      	add	r3, r2
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	440b      	add	r3, r1
 8007c56:	331c      	adds	r3, #28
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	78f9      	ldrb	r1, [r7, #3]
 8007c5c:	68b8      	ldr	r0, [r7, #8]
 8007c5e:	460b      	mov	r3, r1
 8007c60:	00db      	lsls	r3, r3, #3
 8007c62:	440b      	add	r3, r1
 8007c64:	009b      	lsls	r3, r3, #2
 8007c66:	4403      	add	r3, r0
 8007c68:	3344      	adds	r3, #68	; 0x44
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	fbb2 f1f3 	udiv	r1, r2, r3
 8007c70:	fb01 f303 	mul.w	r3, r1, r3
 8007c74:	1ad3      	subs	r3, r2, r3
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d110      	bne.n	8007c9c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007c7a:	78fa      	ldrb	r2, [r7, #3]
 8007c7c:	6879      	ldr	r1, [r7, #4]
 8007c7e:	4613      	mov	r3, r2
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	4413      	add	r3, r2
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	440b      	add	r3, r1
 8007c88:	331c      	adds	r3, #28
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007c8e:	78f9      	ldrb	r1, [r7, #3]
 8007c90:	2300      	movs	r3, #0
 8007c92:	2200      	movs	r2, #0
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f001 fe67 	bl	8009968 <USBD_LL_Transmit>
 8007c9a:	e003      	b.n	8007ca4 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	e000      	b.n	8007caa <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007ca8:	2302      	movs	r3, #2
  }
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3710      	adds	r7, #16
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}

08007cb2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007cb2:	b580      	push	{r7, lr}
 8007cb4:	b084      	sub	sp, #16
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	6078      	str	r0, [r7, #4]
 8007cba:	460b      	mov	r3, r1
 8007cbc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007cc4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007cc6:	78fb      	ldrb	r3, [r7, #3]
 8007cc8:	4619      	mov	r1, r3
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f001 fe92 	bl	80099f4 <USBD_LL_GetRxDataSize>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d00d      	beq.n	8007cfe <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007ce8:	68db      	ldr	r3, [r3, #12]
 8007cea:	68fa      	ldr	r2, [r7, #12]
 8007cec:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007cf6:	4611      	mov	r1, r2
 8007cf8:	4798      	blx	r3

    return USBD_OK;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	e000      	b.n	8007d00 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007cfe:	2302      	movs	r3, #2
  }
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3710      	adds	r7, #16
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}

08007d08 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d16:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d015      	beq.n	8007d4e <USBD_CDC_EP0_RxReady+0x46>
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007d28:	2bff      	cmp	r3, #255	; 0xff
 8007d2a:	d010      	beq.n	8007d4e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007d32:	689b      	ldr	r3, [r3, #8]
 8007d34:	68fa      	ldr	r2, [r7, #12]
 8007d36:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007d3a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007d3c:	68fa      	ldr	r2, [r7, #12]
 8007d3e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007d42:	b292      	uxth	r2, r2
 8007d44:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	22ff      	movs	r2, #255	; 0xff
 8007d4a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8007d4e:	2300      	movs	r3, #0
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3710      	adds	r7, #16
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b083      	sub	sp, #12
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2243      	movs	r2, #67	; 0x43
 8007d64:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007d66:	4b03      	ldr	r3, [pc, #12]	; (8007d74 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	370c      	adds	r7, #12
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bc80      	pop	{r7}
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop
 8007d74:	20000094 	.word	0x20000094

08007d78 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2243      	movs	r2, #67	; 0x43
 8007d84:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007d86:	4b03      	ldr	r3, [pc, #12]	; (8007d94 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	370c      	adds	r7, #12
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bc80      	pop	{r7}
 8007d90:	4770      	bx	lr
 8007d92:	bf00      	nop
 8007d94:	20000050 	.word	0x20000050

08007d98 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2243      	movs	r2, #67	; 0x43
 8007da4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007da6:	4b03      	ldr	r3, [pc, #12]	; (8007db4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bc80      	pop	{r7}
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	200000d8 	.word	0x200000d8

08007db8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b083      	sub	sp, #12
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	220a      	movs	r2, #10
 8007dc4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007dc6:	4b03      	ldr	r3, [pc, #12]	; (8007dd4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	370c      	adds	r7, #12
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bc80      	pop	{r7}
 8007dd0:	4770      	bx	lr
 8007dd2:	bf00      	nop
 8007dd4:	2000000c 	.word	0x2000000c

08007dd8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007de2:	2302      	movs	r3, #2
 8007de4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d005      	beq.n	8007df8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	683a      	ldr	r2, [r7, #0]
 8007df0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8007df4:	2300      	movs	r3, #0
 8007df6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3714      	adds	r7, #20
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bc80      	pop	{r7}
 8007e02:	4770      	bx	lr

08007e04 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b087      	sub	sp, #28
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	60f8      	str	r0, [r7, #12]
 8007e0c:	60b9      	str	r1, [r7, #8]
 8007e0e:	4613      	mov	r3, r2
 8007e10:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e18:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	68ba      	ldr	r2, [r7, #8]
 8007e1e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007e22:	88fa      	ldrh	r2, [r7, #6]
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8007e2a:	2300      	movs	r3, #0
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	371c      	adds	r7, #28
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bc80      	pop	{r7}
 8007e34:	4770      	bx	lr

08007e36 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007e36:	b480      	push	{r7}
 8007e38:	b085      	sub	sp, #20
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	6078      	str	r0, [r7, #4]
 8007e3e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e46:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	683a      	ldr	r2, [r7, #0]
 8007e4c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007e50:	2300      	movs	r3, #0
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3714      	adds	r7, #20
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bc80      	pop	{r7}
 8007e5a:	4770      	bx	lr

08007e5c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e6a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d01c      	beq.n	8007eb0 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d115      	bne.n	8007eac <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	2181      	movs	r1, #129	; 0x81
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f001 fd60 	bl	8009968 <USBD_LL_Transmit>

      return USBD_OK;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	e002      	b.n	8007eb2 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8007eac:	2301      	movs	r3, #1
 8007eae:	e000      	b.n	8007eb2 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007eb0:	2302      	movs	r3, #2
  }
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3710      	adds	r7, #16
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}

08007eba <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007eba:	b580      	push	{r7, lr}
 8007ebc:	b084      	sub	sp, #16
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ec8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d017      	beq.n	8007f04 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	7c1b      	ldrb	r3, [r3, #16]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d109      	bne.n	8007ef0 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007ee2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ee6:	2101      	movs	r1, #1
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f001 fd60 	bl	80099ae <USBD_LL_PrepareReceive>
 8007eee:	e007      	b.n	8007f00 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007ef6:	2340      	movs	r3, #64	; 0x40
 8007ef8:	2101      	movs	r1, #1
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f001 fd57 	bl	80099ae <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007f00:	2300      	movs	r3, #0
 8007f02:	e000      	b.n	8007f06 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007f04:	2302      	movs	r3, #2
  }
}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3710      	adds	r7, #16
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}

08007f0e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007f0e:	b580      	push	{r7, lr}
 8007f10:	b084      	sub	sp, #16
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	60f8      	str	r0, [r7, #12]
 8007f16:	60b9      	str	r1, [r7, #8]
 8007f18:	4613      	mov	r3, r2
 8007f1a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d101      	bne.n	8007f26 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007f22:	2302      	movs	r3, #2
 8007f24:	e01a      	b.n	8007f5c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d003      	beq.n	8007f38 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d003      	beq.n	8007f46 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	68ba      	ldr	r2, [r7, #8]
 8007f42:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	79fa      	ldrb	r2, [r7, #7]
 8007f52:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007f54:	68f8      	ldr	r0, [r7, #12]
 8007f56:	f001 fbdb 	bl	8009710 <USBD_LL_Init>

  return USBD_OK;
 8007f5a:	2300      	movs	r3, #0
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3710      	adds	r7, #16
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b085      	sub	sp, #20
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
 8007f6c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d006      	beq.n	8007f86 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	683a      	ldr	r2, [r7, #0]
 8007f7c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8007f80:	2300      	movs	r3, #0
 8007f82:	73fb      	strb	r3, [r7, #15]
 8007f84:	e001      	b.n	8007f8a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007f86:	2302      	movs	r3, #2
 8007f88:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3714      	adds	r7, #20
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bc80      	pop	{r7}
 8007f94:	4770      	bx	lr

08007f96 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007f96:	b580      	push	{r7, lr}
 8007f98:	b082      	sub	sp, #8
 8007f9a:	af00      	add	r7, sp, #0
 8007f9c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f001 fbfa 	bl	8009798 <USBD_LL_Start>

  return USBD_OK;
 8007fa4:	2300      	movs	r3, #0
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3708      	adds	r7, #8
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}

08007fae <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007fae:	b480      	push	{r7}
 8007fb0:	b083      	sub	sp, #12
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007fb6:	2300      	movs	r3, #0
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	370c      	adds	r7, #12
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bc80      	pop	{r7}
 8007fc0:	4770      	bx	lr

08007fc2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007fc2:	b580      	push	{r7, lr}
 8007fc4:	b084      	sub	sp, #16
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
 8007fca:	460b      	mov	r3, r1
 8007fcc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007fce:	2302      	movs	r3, #2
 8007fd0:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d00c      	beq.n	8007ff6 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	78fa      	ldrb	r2, [r7, #3]
 8007fe6:	4611      	mov	r1, r2
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	4798      	blx	r3
 8007fec:	4603      	mov	r3, r0
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d101      	bne.n	8007ff6 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3710      	adds	r7, #16
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}

08008000 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b082      	sub	sp, #8
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	460b      	mov	r3, r1
 800800a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	78fa      	ldrb	r2, [r7, #3]
 8008016:	4611      	mov	r1, r2
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	4798      	blx	r3

  return USBD_OK;
 800801c:	2300      	movs	r3, #0
}
 800801e:	4618      	mov	r0, r3
 8008020:	3708      	adds	r7, #8
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}

08008026 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008026:	b580      	push	{r7, lr}
 8008028:	b082      	sub	sp, #8
 800802a:	af00      	add	r7, sp, #0
 800802c:	6078      	str	r0, [r7, #4]
 800802e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008036:	6839      	ldr	r1, [r7, #0]
 8008038:	4618      	mov	r0, r3
 800803a:	f000 ff10 	bl	8008e5e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2201      	movs	r2, #1
 8008042:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800804c:	461a      	mov	r2, r3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800805a:	f003 031f 	and.w	r3, r3, #31
 800805e:	2b02      	cmp	r3, #2
 8008060:	d016      	beq.n	8008090 <USBD_LL_SetupStage+0x6a>
 8008062:	2b02      	cmp	r3, #2
 8008064:	d81c      	bhi.n	80080a0 <USBD_LL_SetupStage+0x7a>
 8008066:	2b00      	cmp	r3, #0
 8008068:	d002      	beq.n	8008070 <USBD_LL_SetupStage+0x4a>
 800806a:	2b01      	cmp	r3, #1
 800806c:	d008      	beq.n	8008080 <USBD_LL_SetupStage+0x5a>
 800806e:	e017      	b.n	80080a0 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008076:	4619      	mov	r1, r3
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 fa03 	bl	8008484 <USBD_StdDevReq>
      break;
 800807e:	e01a      	b.n	80080b6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008086:	4619      	mov	r1, r3
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f000 fa65 	bl	8008558 <USBD_StdItfReq>
      break;
 800808e:	e012      	b.n	80080b6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008096:	4619      	mov	r1, r3
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 faa5 	bl	80085e8 <USBD_StdEPReq>
      break;
 800809e:	e00a      	b.n	80080b6 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80080a6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80080aa:	b2db      	uxtb	r3, r3
 80080ac:	4619      	mov	r1, r3
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f001 fbd2 	bl	8009858 <USBD_LL_StallEP>
      break;
 80080b4:	bf00      	nop
  }

  return USBD_OK;
 80080b6:	2300      	movs	r3, #0
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3708      	adds	r7, #8
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}

080080c0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b086      	sub	sp, #24
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	460b      	mov	r3, r1
 80080ca:	607a      	str	r2, [r7, #4]
 80080cc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80080ce:	7afb      	ldrb	r3, [r7, #11]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d14b      	bne.n	800816c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80080da:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80080e2:	2b03      	cmp	r3, #3
 80080e4:	d134      	bne.n	8008150 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	68da      	ldr	r2, [r3, #12]
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	429a      	cmp	r2, r3
 80080f0:	d919      	bls.n	8008126 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	68da      	ldr	r2, [r3, #12]
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	691b      	ldr	r3, [r3, #16]
 80080fa:	1ad2      	subs	r2, r2, r3
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	68da      	ldr	r2, [r3, #12]
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008108:	429a      	cmp	r2, r3
 800810a:	d203      	bcs.n	8008114 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008110:	b29b      	uxth	r3, r3
 8008112:	e002      	b.n	800811a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008118:	b29b      	uxth	r3, r3
 800811a:	461a      	mov	r2, r3
 800811c:	6879      	ldr	r1, [r7, #4]
 800811e:	68f8      	ldr	r0, [r7, #12]
 8008120:	f000 ff8f 	bl	8009042 <USBD_CtlContinueRx>
 8008124:	e038      	b.n	8008198 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d00a      	beq.n	8008148 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008138:	2b03      	cmp	r3, #3
 800813a:	d105      	bne.n	8008148 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008142:	691b      	ldr	r3, [r3, #16]
 8008144:	68f8      	ldr	r0, [r7, #12]
 8008146:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008148:	68f8      	ldr	r0, [r7, #12]
 800814a:	f000 ff8c 	bl	8009066 <USBD_CtlSendStatus>
 800814e:	e023      	b.n	8008198 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008156:	2b05      	cmp	r3, #5
 8008158:	d11e      	bne.n	8008198 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2200      	movs	r2, #0
 800815e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008162:	2100      	movs	r1, #0
 8008164:	68f8      	ldr	r0, [r7, #12]
 8008166:	f001 fb77 	bl	8009858 <USBD_LL_StallEP>
 800816a:	e015      	b.n	8008198 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008172:	699b      	ldr	r3, [r3, #24]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d00d      	beq.n	8008194 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800817e:	2b03      	cmp	r3, #3
 8008180:	d108      	bne.n	8008194 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008188:	699b      	ldr	r3, [r3, #24]
 800818a:	7afa      	ldrb	r2, [r7, #11]
 800818c:	4611      	mov	r1, r2
 800818e:	68f8      	ldr	r0, [r7, #12]
 8008190:	4798      	blx	r3
 8008192:	e001      	b.n	8008198 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008194:	2302      	movs	r3, #2
 8008196:	e000      	b.n	800819a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008198:	2300      	movs	r3, #0
}
 800819a:	4618      	mov	r0, r3
 800819c:	3718      	adds	r7, #24
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b086      	sub	sp, #24
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	60f8      	str	r0, [r7, #12]
 80081aa:	460b      	mov	r3, r1
 80081ac:	607a      	str	r2, [r7, #4]
 80081ae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80081b0:	7afb      	ldrb	r3, [r7, #11]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d17f      	bne.n	80082b6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	3314      	adds	r3, #20
 80081ba:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80081c2:	2b02      	cmp	r3, #2
 80081c4:	d15c      	bne.n	8008280 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	68da      	ldr	r2, [r3, #12]
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d915      	bls.n	80081fe <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	68da      	ldr	r2, [r3, #12]
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	1ad2      	subs	r2, r2, r3
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	68db      	ldr	r3, [r3, #12]
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	461a      	mov	r2, r3
 80081e8:	6879      	ldr	r1, [r7, #4]
 80081ea:	68f8      	ldr	r0, [r7, #12]
 80081ec:	f000 fef9 	bl	8008fe2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80081f0:	2300      	movs	r3, #0
 80081f2:	2200      	movs	r2, #0
 80081f4:	2100      	movs	r1, #0
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	f001 fbd9 	bl	80099ae <USBD_LL_PrepareReceive>
 80081fc:	e04e      	b.n	800829c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	697a      	ldr	r2, [r7, #20]
 8008204:	6912      	ldr	r2, [r2, #16]
 8008206:	fbb3 f1f2 	udiv	r1, r3, r2
 800820a:	fb01 f202 	mul.w	r2, r1, r2
 800820e:	1a9b      	subs	r3, r3, r2
 8008210:	2b00      	cmp	r3, #0
 8008212:	d11c      	bne.n	800824e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	689a      	ldr	r2, [r3, #8]
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800821c:	429a      	cmp	r2, r3
 800821e:	d316      	bcc.n	800824e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	689a      	ldr	r2, [r3, #8]
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800822a:	429a      	cmp	r2, r3
 800822c:	d20f      	bcs.n	800824e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800822e:	2200      	movs	r2, #0
 8008230:	2100      	movs	r1, #0
 8008232:	68f8      	ldr	r0, [r7, #12]
 8008234:	f000 fed5 	bl	8008fe2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2200      	movs	r2, #0
 800823c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008240:	2300      	movs	r3, #0
 8008242:	2200      	movs	r2, #0
 8008244:	2100      	movs	r1, #0
 8008246:	68f8      	ldr	r0, [r7, #12]
 8008248:	f001 fbb1 	bl	80099ae <USBD_LL_PrepareReceive>
 800824c:	e026      	b.n	800829c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008254:	68db      	ldr	r3, [r3, #12]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00a      	beq.n	8008270 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008260:	2b03      	cmp	r3, #3
 8008262:	d105      	bne.n	8008270 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800826a:	68db      	ldr	r3, [r3, #12]
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008270:	2180      	movs	r1, #128	; 0x80
 8008272:	68f8      	ldr	r0, [r7, #12]
 8008274:	f001 faf0 	bl	8009858 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008278:	68f8      	ldr	r0, [r7, #12]
 800827a:	f000 ff07 	bl	800908c <USBD_CtlReceiveStatus>
 800827e:	e00d      	b.n	800829c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008286:	2b04      	cmp	r3, #4
 8008288:	d004      	beq.n	8008294 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008290:	2b00      	cmp	r3, #0
 8008292:	d103      	bne.n	800829c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008294:	2180      	movs	r1, #128	; 0x80
 8008296:	68f8      	ldr	r0, [r7, #12]
 8008298:	f001 fade 	bl	8009858 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d11d      	bne.n	80082e2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80082a6:	68f8      	ldr	r0, [r7, #12]
 80082a8:	f7ff fe81 	bl	8007fae <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80082b4:	e015      	b.n	80082e2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082bc:	695b      	ldr	r3, [r3, #20]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d00d      	beq.n	80082de <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80082c8:	2b03      	cmp	r3, #3
 80082ca:	d108      	bne.n	80082de <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082d2:	695b      	ldr	r3, [r3, #20]
 80082d4:	7afa      	ldrb	r2, [r7, #11]
 80082d6:	4611      	mov	r1, r2
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	4798      	blx	r3
 80082dc:	e001      	b.n	80082e2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80082de:	2302      	movs	r3, #2
 80082e0:	e000      	b.n	80082e4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80082e2:	2300      	movs	r3, #0
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3718      	adds	r7, #24
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}

080082ec <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b082      	sub	sp, #8
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80082f4:	2340      	movs	r3, #64	; 0x40
 80082f6:	2200      	movs	r2, #0
 80082f8:	2100      	movs	r1, #0
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f001 fa67 	bl	80097ce <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2240      	movs	r2, #64	; 0x40
 800830c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008310:	2340      	movs	r3, #64	; 0x40
 8008312:	2200      	movs	r2, #0
 8008314:	2180      	movs	r1, #128	; 0x80
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f001 fa59 	bl	80097ce <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2201      	movs	r2, #1
 8008320:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2240      	movs	r2, #64	; 0x40
 8008326:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2201      	movs	r2, #1
 800832c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2200      	movs	r2, #0
 8008334:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800834c:	2b00      	cmp	r3, #0
 800834e:	d009      	beq.n	8008364 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	687a      	ldr	r2, [r7, #4]
 800835a:	6852      	ldr	r2, [r2, #4]
 800835c:	b2d2      	uxtb	r2, r2
 800835e:	4611      	mov	r1, r2
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	4798      	blx	r3
  }

  return USBD_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3708      	adds	r7, #8
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}

0800836e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800836e:	b480      	push	{r7}
 8008370:	b083      	sub	sp, #12
 8008372:	af00      	add	r7, sp, #0
 8008374:	6078      	str	r0, [r7, #4]
 8008376:	460b      	mov	r3, r1
 8008378:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	78fa      	ldrb	r2, [r7, #3]
 800837e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008380:	2300      	movs	r3, #0
}
 8008382:	4618      	mov	r0, r3
 8008384:	370c      	adds	r7, #12
 8008386:	46bd      	mov	sp, r7
 8008388:	bc80      	pop	{r7}
 800838a:	4770      	bx	lr

0800838c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800838c:	b480      	push	{r7}
 800838e:	b083      	sub	sp, #12
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2204      	movs	r2, #4
 80083a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	370c      	adds	r7, #12
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bc80      	pop	{r7}
 80083b2:	4770      	bx	lr

080083b4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083c2:	2b04      	cmp	r3, #4
 80083c4:	d105      	bne.n	80083d2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80083d2:	2300      	movs	r3, #0
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	370c      	adds	r7, #12
 80083d8:	46bd      	mov	sp, r7
 80083da:	bc80      	pop	{r7}
 80083dc:	4770      	bx	lr

080083de <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80083de:	b580      	push	{r7, lr}
 80083e0:	b082      	sub	sp, #8
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083ec:	2b03      	cmp	r3, #3
 80083ee:	d10b      	bne.n	8008408 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80083f6:	69db      	ldr	r3, [r3, #28]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d005      	beq.n	8008408 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008402:	69db      	ldr	r3, [r3, #28]
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008408:	2300      	movs	r3, #0
}
 800840a:	4618      	mov	r0, r3
 800840c:	3708      	adds	r7, #8
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}

08008412 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008412:	b480      	push	{r7}
 8008414:	b083      	sub	sp, #12
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
 800841a:	460b      	mov	r3, r1
 800841c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800841e:	2300      	movs	r3, #0
}
 8008420:	4618      	mov	r0, r3
 8008422:	370c      	adds	r7, #12
 8008424:	46bd      	mov	sp, r7
 8008426:	bc80      	pop	{r7}
 8008428:	4770      	bx	lr

0800842a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800842a:	b480      	push	{r7}
 800842c:	b083      	sub	sp, #12
 800842e:	af00      	add	r7, sp, #0
 8008430:	6078      	str	r0, [r7, #4]
 8008432:	460b      	mov	r3, r1
 8008434:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008436:	2300      	movs	r3, #0
}
 8008438:	4618      	mov	r0, r3
 800843a:	370c      	adds	r7, #12
 800843c:	46bd      	mov	sp, r7
 800843e:	bc80      	pop	{r7}
 8008440:	4770      	bx	lr

08008442 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008442:	b480      	push	{r7}
 8008444:	b083      	sub	sp, #12
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	bc80      	pop	{r7}
 8008454:	4770      	bx	lr

08008456 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008456:	b580      	push	{r7, lr}
 8008458:	b082      	sub	sp, #8
 800845a:	af00      	add	r7, sp, #0
 800845c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2201      	movs	r2, #1
 8008462:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	6852      	ldr	r2, [r2, #4]
 8008472:	b2d2      	uxtb	r2, r2
 8008474:	4611      	mov	r1, r2
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	4798      	blx	r3

  return USBD_OK;
 800847a:	2300      	movs	r3, #0
}
 800847c:	4618      	mov	r0, r3
 800847e:	3708      	adds	r7, #8
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}

08008484 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800848e:	2300      	movs	r3, #0
 8008490:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800849a:	2b40      	cmp	r3, #64	; 0x40
 800849c:	d005      	beq.n	80084aa <USBD_StdDevReq+0x26>
 800849e:	2b40      	cmp	r3, #64	; 0x40
 80084a0:	d84f      	bhi.n	8008542 <USBD_StdDevReq+0xbe>
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d009      	beq.n	80084ba <USBD_StdDevReq+0x36>
 80084a6:	2b20      	cmp	r3, #32
 80084a8:	d14b      	bne.n	8008542 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	6839      	ldr	r1, [r7, #0]
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	4798      	blx	r3
      break;
 80084b8:	e048      	b.n	800854c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	785b      	ldrb	r3, [r3, #1]
 80084be:	2b09      	cmp	r3, #9
 80084c0:	d839      	bhi.n	8008536 <USBD_StdDevReq+0xb2>
 80084c2:	a201      	add	r2, pc, #4	; (adr r2, 80084c8 <USBD_StdDevReq+0x44>)
 80084c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c8:	08008519 	.word	0x08008519
 80084cc:	0800852d 	.word	0x0800852d
 80084d0:	08008537 	.word	0x08008537
 80084d4:	08008523 	.word	0x08008523
 80084d8:	08008537 	.word	0x08008537
 80084dc:	080084fb 	.word	0x080084fb
 80084e0:	080084f1 	.word	0x080084f1
 80084e4:	08008537 	.word	0x08008537
 80084e8:	0800850f 	.word	0x0800850f
 80084ec:	08008505 	.word	0x08008505
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80084f0:	6839      	ldr	r1, [r7, #0]
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f000 f9dc 	bl	80088b0 <USBD_GetDescriptor>
          break;
 80084f8:	e022      	b.n	8008540 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80084fa:	6839      	ldr	r1, [r7, #0]
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 fb3f 	bl	8008b80 <USBD_SetAddress>
          break;
 8008502:	e01d      	b.n	8008540 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008504:	6839      	ldr	r1, [r7, #0]
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f000 fb7e 	bl	8008c08 <USBD_SetConfig>
          break;
 800850c:	e018      	b.n	8008540 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800850e:	6839      	ldr	r1, [r7, #0]
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f000 fc07 	bl	8008d24 <USBD_GetConfig>
          break;
 8008516:	e013      	b.n	8008540 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008518:	6839      	ldr	r1, [r7, #0]
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 fc37 	bl	8008d8e <USBD_GetStatus>
          break;
 8008520:	e00e      	b.n	8008540 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008522:	6839      	ldr	r1, [r7, #0]
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f000 fc65 	bl	8008df4 <USBD_SetFeature>
          break;
 800852a:	e009      	b.n	8008540 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800852c:	6839      	ldr	r1, [r7, #0]
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 fc74 	bl	8008e1c <USBD_ClrFeature>
          break;
 8008534:	e004      	b.n	8008540 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008536:	6839      	ldr	r1, [r7, #0]
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f000 fccc 	bl	8008ed6 <USBD_CtlError>
          break;
 800853e:	bf00      	nop
      }
      break;
 8008540:	e004      	b.n	800854c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008542:	6839      	ldr	r1, [r7, #0]
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f000 fcc6 	bl	8008ed6 <USBD_CtlError>
      break;
 800854a:	bf00      	nop
  }

  return ret;
 800854c:	7bfb      	ldrb	r3, [r7, #15]
}
 800854e:	4618      	mov	r0, r3
 8008550:	3710      	adds	r7, #16
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
 8008556:	bf00      	nop

08008558 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008562:	2300      	movs	r3, #0
 8008564:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	781b      	ldrb	r3, [r3, #0]
 800856a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800856e:	2b40      	cmp	r3, #64	; 0x40
 8008570:	d005      	beq.n	800857e <USBD_StdItfReq+0x26>
 8008572:	2b40      	cmp	r3, #64	; 0x40
 8008574:	d82e      	bhi.n	80085d4 <USBD_StdItfReq+0x7c>
 8008576:	2b00      	cmp	r3, #0
 8008578:	d001      	beq.n	800857e <USBD_StdItfReq+0x26>
 800857a:	2b20      	cmp	r3, #32
 800857c:	d12a      	bne.n	80085d4 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008584:	3b01      	subs	r3, #1
 8008586:	2b02      	cmp	r3, #2
 8008588:	d81d      	bhi.n	80085c6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	889b      	ldrh	r3, [r3, #4]
 800858e:	b2db      	uxtb	r3, r3
 8008590:	2b01      	cmp	r3, #1
 8008592:	d813      	bhi.n	80085bc <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800859a:	689b      	ldr	r3, [r3, #8]
 800859c:	6839      	ldr	r1, [r7, #0]
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	4798      	blx	r3
 80085a2:	4603      	mov	r3, r0
 80085a4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	88db      	ldrh	r3, [r3, #6]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d110      	bne.n	80085d0 <USBD_StdItfReq+0x78>
 80085ae:	7bfb      	ldrb	r3, [r7, #15]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d10d      	bne.n	80085d0 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f000 fd56 	bl	8009066 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80085ba:	e009      	b.n	80085d0 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80085bc:	6839      	ldr	r1, [r7, #0]
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f000 fc89 	bl	8008ed6 <USBD_CtlError>
          break;
 80085c4:	e004      	b.n	80085d0 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80085c6:	6839      	ldr	r1, [r7, #0]
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f000 fc84 	bl	8008ed6 <USBD_CtlError>
          break;
 80085ce:	e000      	b.n	80085d2 <USBD_StdItfReq+0x7a>
          break;
 80085d0:	bf00      	nop
      }
      break;
 80085d2:	e004      	b.n	80085de <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80085d4:	6839      	ldr	r1, [r7, #0]
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f000 fc7d 	bl	8008ed6 <USBD_CtlError>
      break;
 80085dc:	bf00      	nop
  }

  return USBD_OK;
 80085de:	2300      	movs	r3, #0
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3710      	adds	r7, #16
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}

080085e8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b084      	sub	sp, #16
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80085f2:	2300      	movs	r3, #0
 80085f4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	889b      	ldrh	r3, [r3, #4]
 80085fa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008604:	2b40      	cmp	r3, #64	; 0x40
 8008606:	d007      	beq.n	8008618 <USBD_StdEPReq+0x30>
 8008608:	2b40      	cmp	r3, #64	; 0x40
 800860a:	f200 8146 	bhi.w	800889a <USBD_StdEPReq+0x2b2>
 800860e:	2b00      	cmp	r3, #0
 8008610:	d00a      	beq.n	8008628 <USBD_StdEPReq+0x40>
 8008612:	2b20      	cmp	r3, #32
 8008614:	f040 8141 	bne.w	800889a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	6839      	ldr	r1, [r7, #0]
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	4798      	blx	r3
      break;
 8008626:	e13d      	b.n	80088a4 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008630:	2b20      	cmp	r3, #32
 8008632:	d10a      	bne.n	800864a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	6839      	ldr	r1, [r7, #0]
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	4798      	blx	r3
 8008642:	4603      	mov	r3, r0
 8008644:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008646:	7bfb      	ldrb	r3, [r7, #15]
 8008648:	e12d      	b.n	80088a6 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	785b      	ldrb	r3, [r3, #1]
 800864e:	2b03      	cmp	r3, #3
 8008650:	d007      	beq.n	8008662 <USBD_StdEPReq+0x7a>
 8008652:	2b03      	cmp	r3, #3
 8008654:	f300 811b 	bgt.w	800888e <USBD_StdEPReq+0x2a6>
 8008658:	2b00      	cmp	r3, #0
 800865a:	d072      	beq.n	8008742 <USBD_StdEPReq+0x15a>
 800865c:	2b01      	cmp	r3, #1
 800865e:	d03a      	beq.n	80086d6 <USBD_StdEPReq+0xee>
 8008660:	e115      	b.n	800888e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008668:	2b02      	cmp	r3, #2
 800866a:	d002      	beq.n	8008672 <USBD_StdEPReq+0x8a>
 800866c:	2b03      	cmp	r3, #3
 800866e:	d015      	beq.n	800869c <USBD_StdEPReq+0xb4>
 8008670:	e02b      	b.n	80086ca <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008672:	7bbb      	ldrb	r3, [r7, #14]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d00c      	beq.n	8008692 <USBD_StdEPReq+0xaa>
 8008678:	7bbb      	ldrb	r3, [r7, #14]
 800867a:	2b80      	cmp	r3, #128	; 0x80
 800867c:	d009      	beq.n	8008692 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800867e:	7bbb      	ldrb	r3, [r7, #14]
 8008680:	4619      	mov	r1, r3
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f001 f8e8 	bl	8009858 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008688:	2180      	movs	r1, #128	; 0x80
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f001 f8e4 	bl	8009858 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008690:	e020      	b.n	80086d4 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008692:	6839      	ldr	r1, [r7, #0]
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 fc1e 	bl	8008ed6 <USBD_CtlError>
              break;
 800869a:	e01b      	b.n	80086d4 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	885b      	ldrh	r3, [r3, #2]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d10e      	bne.n	80086c2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80086a4:	7bbb      	ldrb	r3, [r7, #14]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d00b      	beq.n	80086c2 <USBD_StdEPReq+0xda>
 80086aa:	7bbb      	ldrb	r3, [r7, #14]
 80086ac:	2b80      	cmp	r3, #128	; 0x80
 80086ae:	d008      	beq.n	80086c2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	88db      	ldrh	r3, [r3, #6]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d104      	bne.n	80086c2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80086b8:	7bbb      	ldrb	r3, [r7, #14]
 80086ba:	4619      	mov	r1, r3
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f001 f8cb 	bl	8009858 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f000 fccf 	bl	8009066 <USBD_CtlSendStatus>

              break;
 80086c8:	e004      	b.n	80086d4 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80086ca:	6839      	ldr	r1, [r7, #0]
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f000 fc02 	bl	8008ed6 <USBD_CtlError>
              break;
 80086d2:	bf00      	nop
          }
          break;
 80086d4:	e0e0      	b.n	8008898 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086dc:	2b02      	cmp	r3, #2
 80086de:	d002      	beq.n	80086e6 <USBD_StdEPReq+0xfe>
 80086e0:	2b03      	cmp	r3, #3
 80086e2:	d015      	beq.n	8008710 <USBD_StdEPReq+0x128>
 80086e4:	e026      	b.n	8008734 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80086e6:	7bbb      	ldrb	r3, [r7, #14]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d00c      	beq.n	8008706 <USBD_StdEPReq+0x11e>
 80086ec:	7bbb      	ldrb	r3, [r7, #14]
 80086ee:	2b80      	cmp	r3, #128	; 0x80
 80086f0:	d009      	beq.n	8008706 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80086f2:	7bbb      	ldrb	r3, [r7, #14]
 80086f4:	4619      	mov	r1, r3
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f001 f8ae 	bl	8009858 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80086fc:	2180      	movs	r1, #128	; 0x80
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f001 f8aa 	bl	8009858 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008704:	e01c      	b.n	8008740 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008706:	6839      	ldr	r1, [r7, #0]
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f000 fbe4 	bl	8008ed6 <USBD_CtlError>
              break;
 800870e:	e017      	b.n	8008740 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	885b      	ldrh	r3, [r3, #2]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d112      	bne.n	800873e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008718:	7bbb      	ldrb	r3, [r7, #14]
 800871a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800871e:	2b00      	cmp	r3, #0
 8008720:	d004      	beq.n	800872c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008722:	7bbb      	ldrb	r3, [r7, #14]
 8008724:	4619      	mov	r1, r3
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f001 f8b5 	bl	8009896 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f000 fc9a 	bl	8009066 <USBD_CtlSendStatus>
              }
              break;
 8008732:	e004      	b.n	800873e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008734:	6839      	ldr	r1, [r7, #0]
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 fbcd 	bl	8008ed6 <USBD_CtlError>
              break;
 800873c:	e000      	b.n	8008740 <USBD_StdEPReq+0x158>
              break;
 800873e:	bf00      	nop
          }
          break;
 8008740:	e0aa      	b.n	8008898 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008748:	2b02      	cmp	r3, #2
 800874a:	d002      	beq.n	8008752 <USBD_StdEPReq+0x16a>
 800874c:	2b03      	cmp	r3, #3
 800874e:	d032      	beq.n	80087b6 <USBD_StdEPReq+0x1ce>
 8008750:	e097      	b.n	8008882 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008752:	7bbb      	ldrb	r3, [r7, #14]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d007      	beq.n	8008768 <USBD_StdEPReq+0x180>
 8008758:	7bbb      	ldrb	r3, [r7, #14]
 800875a:	2b80      	cmp	r3, #128	; 0x80
 800875c:	d004      	beq.n	8008768 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800875e:	6839      	ldr	r1, [r7, #0]
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f000 fbb8 	bl	8008ed6 <USBD_CtlError>
                break;
 8008766:	e091      	b.n	800888c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008768:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800876c:	2b00      	cmp	r3, #0
 800876e:	da0b      	bge.n	8008788 <USBD_StdEPReq+0x1a0>
 8008770:	7bbb      	ldrb	r3, [r7, #14]
 8008772:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008776:	4613      	mov	r3, r2
 8008778:	009b      	lsls	r3, r3, #2
 800877a:	4413      	add	r3, r2
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	3310      	adds	r3, #16
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	4413      	add	r3, r2
 8008784:	3304      	adds	r3, #4
 8008786:	e00b      	b.n	80087a0 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008788:	7bbb      	ldrb	r3, [r7, #14]
 800878a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800878e:	4613      	mov	r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	4413      	add	r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800879a:	687a      	ldr	r2, [r7, #4]
 800879c:	4413      	add	r3, r2
 800879e:	3304      	adds	r3, #4
 80087a0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	2200      	movs	r2, #0
 80087a6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	2202      	movs	r2, #2
 80087ac:	4619      	mov	r1, r3
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f000 fbfb 	bl	8008faa <USBD_CtlSendData>
              break;
 80087b4:	e06a      	b.n	800888c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80087b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	da11      	bge.n	80087e2 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80087be:	7bbb      	ldrb	r3, [r7, #14]
 80087c0:	f003 020f 	and.w	r2, r3, #15
 80087c4:	6879      	ldr	r1, [r7, #4]
 80087c6:	4613      	mov	r3, r2
 80087c8:	009b      	lsls	r3, r3, #2
 80087ca:	4413      	add	r3, r2
 80087cc:	009b      	lsls	r3, r3, #2
 80087ce:	440b      	add	r3, r1
 80087d0:	3318      	adds	r3, #24
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d117      	bne.n	8008808 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80087d8:	6839      	ldr	r1, [r7, #0]
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 fb7b 	bl	8008ed6 <USBD_CtlError>
                  break;
 80087e0:	e054      	b.n	800888c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80087e2:	7bbb      	ldrb	r3, [r7, #14]
 80087e4:	f003 020f 	and.w	r2, r3, #15
 80087e8:	6879      	ldr	r1, [r7, #4]
 80087ea:	4613      	mov	r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	4413      	add	r3, r2
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	440b      	add	r3, r1
 80087f4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d104      	bne.n	8008808 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80087fe:	6839      	ldr	r1, [r7, #0]
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	f000 fb68 	bl	8008ed6 <USBD_CtlError>
                  break;
 8008806:	e041      	b.n	800888c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008808:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800880c:	2b00      	cmp	r3, #0
 800880e:	da0b      	bge.n	8008828 <USBD_StdEPReq+0x240>
 8008810:	7bbb      	ldrb	r3, [r7, #14]
 8008812:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008816:	4613      	mov	r3, r2
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	4413      	add	r3, r2
 800881c:	009b      	lsls	r3, r3, #2
 800881e:	3310      	adds	r3, #16
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	4413      	add	r3, r2
 8008824:	3304      	adds	r3, #4
 8008826:	e00b      	b.n	8008840 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008828:	7bbb      	ldrb	r3, [r7, #14]
 800882a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800882e:	4613      	mov	r3, r2
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	4413      	add	r3, r2
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800883a:	687a      	ldr	r2, [r7, #4]
 800883c:	4413      	add	r3, r2
 800883e:	3304      	adds	r3, #4
 8008840:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008842:	7bbb      	ldrb	r3, [r7, #14]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d002      	beq.n	800884e <USBD_StdEPReq+0x266>
 8008848:	7bbb      	ldrb	r3, [r7, #14]
 800884a:	2b80      	cmp	r3, #128	; 0x80
 800884c:	d103      	bne.n	8008856 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	2200      	movs	r2, #0
 8008852:	601a      	str	r2, [r3, #0]
 8008854:	e00e      	b.n	8008874 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008856:	7bbb      	ldrb	r3, [r7, #14]
 8008858:	4619      	mov	r1, r3
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f001 f83a 	bl	80098d4 <USBD_LL_IsStallEP>
 8008860:	4603      	mov	r3, r0
 8008862:	2b00      	cmp	r3, #0
 8008864:	d003      	beq.n	800886e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	2201      	movs	r2, #1
 800886a:	601a      	str	r2, [r3, #0]
 800886c:	e002      	b.n	8008874 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	2200      	movs	r2, #0
 8008872:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	2202      	movs	r2, #2
 8008878:	4619      	mov	r1, r3
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fb95 	bl	8008faa <USBD_CtlSendData>
              break;
 8008880:	e004      	b.n	800888c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8008882:	6839      	ldr	r1, [r7, #0]
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 fb26 	bl	8008ed6 <USBD_CtlError>
              break;
 800888a:	bf00      	nop
          }
          break;
 800888c:	e004      	b.n	8008898 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800888e:	6839      	ldr	r1, [r7, #0]
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 fb20 	bl	8008ed6 <USBD_CtlError>
          break;
 8008896:	bf00      	nop
      }
      break;
 8008898:	e004      	b.n	80088a4 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800889a:	6839      	ldr	r1, [r7, #0]
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 fb1a 	bl	8008ed6 <USBD_CtlError>
      break;
 80088a2:	bf00      	nop
  }

  return ret;
 80088a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80088a6:	4618      	mov	r0, r3
 80088a8:	3710      	adds	r7, #16
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}
	...

080088b0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b084      	sub	sp, #16
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80088ba:	2300      	movs	r3, #0
 80088bc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80088be:	2300      	movs	r3, #0
 80088c0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80088c2:	2300      	movs	r3, #0
 80088c4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	885b      	ldrh	r3, [r3, #2]
 80088ca:	0a1b      	lsrs	r3, r3, #8
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	3b01      	subs	r3, #1
 80088d0:	2b06      	cmp	r3, #6
 80088d2:	f200 8128 	bhi.w	8008b26 <USBD_GetDescriptor+0x276>
 80088d6:	a201      	add	r2, pc, #4	; (adr r2, 80088dc <USBD_GetDescriptor+0x2c>)
 80088d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088dc:	080088f9 	.word	0x080088f9
 80088e0:	08008911 	.word	0x08008911
 80088e4:	08008951 	.word	0x08008951
 80088e8:	08008b27 	.word	0x08008b27
 80088ec:	08008b27 	.word	0x08008b27
 80088f0:	08008ac7 	.word	0x08008ac7
 80088f4:	08008af3 	.word	0x08008af3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	7c12      	ldrb	r2, [r2, #16]
 8008904:	f107 0108 	add.w	r1, r7, #8
 8008908:	4610      	mov	r0, r2
 800890a:	4798      	blx	r3
 800890c:	60f8      	str	r0, [r7, #12]
      break;
 800890e:	e112      	b.n	8008b36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	7c1b      	ldrb	r3, [r3, #16]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d10d      	bne.n	8008934 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800891e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008920:	f107 0208 	add.w	r2, r7, #8
 8008924:	4610      	mov	r0, r2
 8008926:	4798      	blx	r3
 8008928:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	3301      	adds	r3, #1
 800892e:	2202      	movs	r2, #2
 8008930:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008932:	e100      	b.n	8008b36 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800893a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800893c:	f107 0208 	add.w	r2, r7, #8
 8008940:	4610      	mov	r0, r2
 8008942:	4798      	blx	r3
 8008944:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	3301      	adds	r3, #1
 800894a:	2202      	movs	r2, #2
 800894c:	701a      	strb	r2, [r3, #0]
      break;
 800894e:	e0f2      	b.n	8008b36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	885b      	ldrh	r3, [r3, #2]
 8008954:	b2db      	uxtb	r3, r3
 8008956:	2b05      	cmp	r3, #5
 8008958:	f200 80ac 	bhi.w	8008ab4 <USBD_GetDescriptor+0x204>
 800895c:	a201      	add	r2, pc, #4	; (adr r2, 8008964 <USBD_GetDescriptor+0xb4>)
 800895e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008962:	bf00      	nop
 8008964:	0800897d 	.word	0x0800897d
 8008968:	080089b1 	.word	0x080089b1
 800896c:	080089e5 	.word	0x080089e5
 8008970:	08008a19 	.word	0x08008a19
 8008974:	08008a4d 	.word	0x08008a4d
 8008978:	08008a81 	.word	0x08008a81
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d00b      	beq.n	80089a0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	687a      	ldr	r2, [r7, #4]
 8008992:	7c12      	ldrb	r2, [r2, #16]
 8008994:	f107 0108 	add.w	r1, r7, #8
 8008998:	4610      	mov	r0, r2
 800899a:	4798      	blx	r3
 800899c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800899e:	e091      	b.n	8008ac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089a0:	6839      	ldr	r1, [r7, #0]
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 fa97 	bl	8008ed6 <USBD_CtlError>
            err++;
 80089a8:	7afb      	ldrb	r3, [r7, #11]
 80089aa:	3301      	adds	r3, #1
 80089ac:	72fb      	strb	r3, [r7, #11]
          break;
 80089ae:	e089      	b.n	8008ac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80089b6:	689b      	ldr	r3, [r3, #8]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d00b      	beq.n	80089d4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	687a      	ldr	r2, [r7, #4]
 80089c6:	7c12      	ldrb	r2, [r2, #16]
 80089c8:	f107 0108 	add.w	r1, r7, #8
 80089cc:	4610      	mov	r0, r2
 80089ce:	4798      	blx	r3
 80089d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089d2:	e077      	b.n	8008ac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089d4:	6839      	ldr	r1, [r7, #0]
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 fa7d 	bl	8008ed6 <USBD_CtlError>
            err++;
 80089dc:	7afb      	ldrb	r3, [r7, #11]
 80089de:	3301      	adds	r3, #1
 80089e0:	72fb      	strb	r3, [r7, #11]
          break;
 80089e2:	e06f      	b.n	8008ac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80089ea:	68db      	ldr	r3, [r3, #12]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d00b      	beq.n	8008a08 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80089f6:	68db      	ldr	r3, [r3, #12]
 80089f8:	687a      	ldr	r2, [r7, #4]
 80089fa:	7c12      	ldrb	r2, [r2, #16]
 80089fc:	f107 0108 	add.w	r1, r7, #8
 8008a00:	4610      	mov	r0, r2
 8008a02:	4798      	blx	r3
 8008a04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a06:	e05d      	b.n	8008ac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a08:	6839      	ldr	r1, [r7, #0]
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f000 fa63 	bl	8008ed6 <USBD_CtlError>
            err++;
 8008a10:	7afb      	ldrb	r3, [r7, #11]
 8008a12:	3301      	adds	r3, #1
 8008a14:	72fb      	strb	r3, [r7, #11]
          break;
 8008a16:	e055      	b.n	8008ac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a1e:	691b      	ldr	r3, [r3, #16]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d00b      	beq.n	8008a3c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a2a:	691b      	ldr	r3, [r3, #16]
 8008a2c:	687a      	ldr	r2, [r7, #4]
 8008a2e:	7c12      	ldrb	r2, [r2, #16]
 8008a30:	f107 0108 	add.w	r1, r7, #8
 8008a34:	4610      	mov	r0, r2
 8008a36:	4798      	blx	r3
 8008a38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a3a:	e043      	b.n	8008ac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a3c:	6839      	ldr	r1, [r7, #0]
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f000 fa49 	bl	8008ed6 <USBD_CtlError>
            err++;
 8008a44:	7afb      	ldrb	r3, [r7, #11]
 8008a46:	3301      	adds	r3, #1
 8008a48:	72fb      	strb	r3, [r7, #11]
          break;
 8008a4a:	e03b      	b.n	8008ac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a52:	695b      	ldr	r3, [r3, #20]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00b      	beq.n	8008a70 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a5e:	695b      	ldr	r3, [r3, #20]
 8008a60:	687a      	ldr	r2, [r7, #4]
 8008a62:	7c12      	ldrb	r2, [r2, #16]
 8008a64:	f107 0108 	add.w	r1, r7, #8
 8008a68:	4610      	mov	r0, r2
 8008a6a:	4798      	blx	r3
 8008a6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a6e:	e029      	b.n	8008ac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a70:	6839      	ldr	r1, [r7, #0]
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 fa2f 	bl	8008ed6 <USBD_CtlError>
            err++;
 8008a78:	7afb      	ldrb	r3, [r7, #11]
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	72fb      	strb	r3, [r7, #11]
          break;
 8008a7e:	e021      	b.n	8008ac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a86:	699b      	ldr	r3, [r3, #24]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d00b      	beq.n	8008aa4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a92:	699b      	ldr	r3, [r3, #24]
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	7c12      	ldrb	r2, [r2, #16]
 8008a98:	f107 0108 	add.w	r1, r7, #8
 8008a9c:	4610      	mov	r0, r2
 8008a9e:	4798      	blx	r3
 8008aa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008aa2:	e00f      	b.n	8008ac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008aa4:	6839      	ldr	r1, [r7, #0]
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 fa15 	bl	8008ed6 <USBD_CtlError>
            err++;
 8008aac:	7afb      	ldrb	r3, [r7, #11]
 8008aae:	3301      	adds	r3, #1
 8008ab0:	72fb      	strb	r3, [r7, #11]
          break;
 8008ab2:	e007      	b.n	8008ac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008ab4:	6839      	ldr	r1, [r7, #0]
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 fa0d 	bl	8008ed6 <USBD_CtlError>
          err++;
 8008abc:	7afb      	ldrb	r3, [r7, #11]
 8008abe:	3301      	adds	r3, #1
 8008ac0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008ac2:	e038      	b.n	8008b36 <USBD_GetDescriptor+0x286>
 8008ac4:	e037      	b.n	8008b36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	7c1b      	ldrb	r3, [r3, #16]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d109      	bne.n	8008ae2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ad6:	f107 0208 	add.w	r2, r7, #8
 8008ada:	4610      	mov	r0, r2
 8008adc:	4798      	blx	r3
 8008ade:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ae0:	e029      	b.n	8008b36 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008ae2:	6839      	ldr	r1, [r7, #0]
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f000 f9f6 	bl	8008ed6 <USBD_CtlError>
        err++;
 8008aea:	7afb      	ldrb	r3, [r7, #11]
 8008aec:	3301      	adds	r3, #1
 8008aee:	72fb      	strb	r3, [r7, #11]
      break;
 8008af0:	e021      	b.n	8008b36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	7c1b      	ldrb	r3, [r3, #16]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d10d      	bne.n	8008b16 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b02:	f107 0208 	add.w	r2, r7, #8
 8008b06:	4610      	mov	r0, r2
 8008b08:	4798      	blx	r3
 8008b0a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	3301      	adds	r3, #1
 8008b10:	2207      	movs	r2, #7
 8008b12:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008b14:	e00f      	b.n	8008b36 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008b16:	6839      	ldr	r1, [r7, #0]
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f000 f9dc 	bl	8008ed6 <USBD_CtlError>
        err++;
 8008b1e:	7afb      	ldrb	r3, [r7, #11]
 8008b20:	3301      	adds	r3, #1
 8008b22:	72fb      	strb	r3, [r7, #11]
      break;
 8008b24:	e007      	b.n	8008b36 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008b26:	6839      	ldr	r1, [r7, #0]
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f000 f9d4 	bl	8008ed6 <USBD_CtlError>
      err++;
 8008b2e:	7afb      	ldrb	r3, [r7, #11]
 8008b30:	3301      	adds	r3, #1
 8008b32:	72fb      	strb	r3, [r7, #11]
      break;
 8008b34:	bf00      	nop
  }

  if (err != 0U)
 8008b36:	7afb      	ldrb	r3, [r7, #11]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d11c      	bne.n	8008b76 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008b3c:	893b      	ldrh	r3, [r7, #8]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d011      	beq.n	8008b66 <USBD_GetDescriptor+0x2b6>
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	88db      	ldrh	r3, [r3, #6]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d00d      	beq.n	8008b66 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	88da      	ldrh	r2, [r3, #6]
 8008b4e:	893b      	ldrh	r3, [r7, #8]
 8008b50:	4293      	cmp	r3, r2
 8008b52:	bf28      	it	cs
 8008b54:	4613      	movcs	r3, r2
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008b5a:	893b      	ldrh	r3, [r7, #8]
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	68f9      	ldr	r1, [r7, #12]
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 fa22 	bl	8008faa <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	88db      	ldrh	r3, [r3, #6]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d104      	bne.n	8008b78 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f000 fa79 	bl	8009066 <USBD_CtlSendStatus>
 8008b74:	e000      	b.n	8008b78 <USBD_GetDescriptor+0x2c8>
    return;
 8008b76:	bf00      	nop
    }
  }
}
 8008b78:	3710      	adds	r7, #16
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}
 8008b7e:	bf00      	nop

08008b80 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b084      	sub	sp, #16
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
 8008b88:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	889b      	ldrh	r3, [r3, #4]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d130      	bne.n	8008bf4 <USBD_SetAddress+0x74>
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	88db      	ldrh	r3, [r3, #6]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d12c      	bne.n	8008bf4 <USBD_SetAddress+0x74>
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	885b      	ldrh	r3, [r3, #2]
 8008b9e:	2b7f      	cmp	r3, #127	; 0x7f
 8008ba0:	d828      	bhi.n	8008bf4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	885b      	ldrh	r3, [r3, #2]
 8008ba6:	b2db      	uxtb	r3, r3
 8008ba8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008bac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bb4:	2b03      	cmp	r3, #3
 8008bb6:	d104      	bne.n	8008bc2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008bb8:	6839      	ldr	r1, [r7, #0]
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f000 f98b 	bl	8008ed6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bc0:	e01d      	b.n	8008bfe <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	7bfa      	ldrb	r2, [r7, #15]
 8008bc6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008bca:	7bfb      	ldrb	r3, [r7, #15]
 8008bcc:	4619      	mov	r1, r3
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 feab 	bl	800992a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f000 fa46 	bl	8009066 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008bda:	7bfb      	ldrb	r3, [r7, #15]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d004      	beq.n	8008bea <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2202      	movs	r2, #2
 8008be4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008be8:	e009      	b.n	8008bfe <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2201      	movs	r2, #1
 8008bee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bf2:	e004      	b.n	8008bfe <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008bf4:	6839      	ldr	r1, [r7, #0]
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f000 f96d 	bl	8008ed6 <USBD_CtlError>
  }
}
 8008bfc:	bf00      	nop
 8008bfe:	bf00      	nop
 8008c00:	3710      	adds	r7, #16
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
	...

08008c08 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
 8008c10:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	885b      	ldrh	r3, [r3, #2]
 8008c16:	b2da      	uxtb	r2, r3
 8008c18:	4b41      	ldr	r3, [pc, #260]	; (8008d20 <USBD_SetConfig+0x118>)
 8008c1a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008c1c:	4b40      	ldr	r3, [pc, #256]	; (8008d20 <USBD_SetConfig+0x118>)
 8008c1e:	781b      	ldrb	r3, [r3, #0]
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d904      	bls.n	8008c2e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008c24:	6839      	ldr	r1, [r7, #0]
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 f955 	bl	8008ed6 <USBD_CtlError>
 8008c2c:	e075      	b.n	8008d1a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c34:	2b02      	cmp	r3, #2
 8008c36:	d002      	beq.n	8008c3e <USBD_SetConfig+0x36>
 8008c38:	2b03      	cmp	r3, #3
 8008c3a:	d023      	beq.n	8008c84 <USBD_SetConfig+0x7c>
 8008c3c:	e062      	b.n	8008d04 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008c3e:	4b38      	ldr	r3, [pc, #224]	; (8008d20 <USBD_SetConfig+0x118>)
 8008c40:	781b      	ldrb	r3, [r3, #0]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d01a      	beq.n	8008c7c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008c46:	4b36      	ldr	r3, [pc, #216]	; (8008d20 <USBD_SetConfig+0x118>)
 8008c48:	781b      	ldrb	r3, [r3, #0]
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2203      	movs	r2, #3
 8008c54:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008c58:	4b31      	ldr	r3, [pc, #196]	; (8008d20 <USBD_SetConfig+0x118>)
 8008c5a:	781b      	ldrb	r3, [r3, #0]
 8008c5c:	4619      	mov	r1, r3
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f7ff f9af 	bl	8007fc2 <USBD_SetClassConfig>
 8008c64:	4603      	mov	r3, r0
 8008c66:	2b02      	cmp	r3, #2
 8008c68:	d104      	bne.n	8008c74 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008c6a:	6839      	ldr	r1, [r7, #0]
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f000 f932 	bl	8008ed6 <USBD_CtlError>
            return;
 8008c72:	e052      	b.n	8008d1a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f000 f9f6 	bl	8009066 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008c7a:	e04e      	b.n	8008d1a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 f9f2 	bl	8009066 <USBD_CtlSendStatus>
        break;
 8008c82:	e04a      	b.n	8008d1a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008c84:	4b26      	ldr	r3, [pc, #152]	; (8008d20 <USBD_SetConfig+0x118>)
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d112      	bne.n	8008cb2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2202      	movs	r2, #2
 8008c90:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008c94:	4b22      	ldr	r3, [pc, #136]	; (8008d20 <USBD_SetConfig+0x118>)
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	461a      	mov	r2, r3
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008c9e:	4b20      	ldr	r3, [pc, #128]	; (8008d20 <USBD_SetConfig+0x118>)
 8008ca0:	781b      	ldrb	r3, [r3, #0]
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f7ff f9ab 	bl	8008000 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f000 f9db 	bl	8009066 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008cb0:	e033      	b.n	8008d1a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008cb2:	4b1b      	ldr	r3, [pc, #108]	; (8008d20 <USBD_SetConfig+0x118>)
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	d01d      	beq.n	8008cfc <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	b2db      	uxtb	r3, r3
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f7ff f999 	bl	8008000 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008cce:	4b14      	ldr	r3, [pc, #80]	; (8008d20 <USBD_SetConfig+0x118>)
 8008cd0:	781b      	ldrb	r3, [r3, #0]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008cd8:	4b11      	ldr	r3, [pc, #68]	; (8008d20 <USBD_SetConfig+0x118>)
 8008cda:	781b      	ldrb	r3, [r3, #0]
 8008cdc:	4619      	mov	r1, r3
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f7ff f96f 	bl	8007fc2 <USBD_SetClassConfig>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	2b02      	cmp	r3, #2
 8008ce8:	d104      	bne.n	8008cf4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008cea:	6839      	ldr	r1, [r7, #0]
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 f8f2 	bl	8008ed6 <USBD_CtlError>
            return;
 8008cf2:	e012      	b.n	8008d1a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f000 f9b6 	bl	8009066 <USBD_CtlSendStatus>
        break;
 8008cfa:	e00e      	b.n	8008d1a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 f9b2 	bl	8009066 <USBD_CtlSendStatus>
        break;
 8008d02:	e00a      	b.n	8008d1a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008d04:	6839      	ldr	r1, [r7, #0]
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 f8e5 	bl	8008ed6 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008d0c:	4b04      	ldr	r3, [pc, #16]	; (8008d20 <USBD_SetConfig+0x118>)
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	4619      	mov	r1, r3
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f7ff f974 	bl	8008000 <USBD_ClrClassConfig>
        break;
 8008d18:	bf00      	nop
    }
  }
}
 8008d1a:	3708      	adds	r7, #8
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}
 8008d20:	20000558 	.word	0x20000558

08008d24 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b082      	sub	sp, #8
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
 8008d2c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	88db      	ldrh	r3, [r3, #6]
 8008d32:	2b01      	cmp	r3, #1
 8008d34:	d004      	beq.n	8008d40 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008d36:	6839      	ldr	r1, [r7, #0]
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f000 f8cc 	bl	8008ed6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008d3e:	e022      	b.n	8008d86 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d46:	2b02      	cmp	r3, #2
 8008d48:	dc02      	bgt.n	8008d50 <USBD_GetConfig+0x2c>
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	dc03      	bgt.n	8008d56 <USBD_GetConfig+0x32>
 8008d4e:	e015      	b.n	8008d7c <USBD_GetConfig+0x58>
 8008d50:	2b03      	cmp	r3, #3
 8008d52:	d00b      	beq.n	8008d6c <USBD_GetConfig+0x48>
 8008d54:	e012      	b.n	8008d7c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	3308      	adds	r3, #8
 8008d60:	2201      	movs	r2, #1
 8008d62:	4619      	mov	r1, r3
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f000 f920 	bl	8008faa <USBD_CtlSendData>
        break;
 8008d6a:	e00c      	b.n	8008d86 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	3304      	adds	r3, #4
 8008d70:	2201      	movs	r2, #1
 8008d72:	4619      	mov	r1, r3
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 f918 	bl	8008faa <USBD_CtlSendData>
        break;
 8008d7a:	e004      	b.n	8008d86 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008d7c:	6839      	ldr	r1, [r7, #0]
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 f8a9 	bl	8008ed6 <USBD_CtlError>
        break;
 8008d84:	bf00      	nop
}
 8008d86:	bf00      	nop
 8008d88:	3708      	adds	r7, #8
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}

08008d8e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d8e:	b580      	push	{r7, lr}
 8008d90:	b082      	sub	sp, #8
 8008d92:	af00      	add	r7, sp, #0
 8008d94:	6078      	str	r0, [r7, #4]
 8008d96:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d9e:	3b01      	subs	r3, #1
 8008da0:	2b02      	cmp	r3, #2
 8008da2:	d81e      	bhi.n	8008de2 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	88db      	ldrh	r3, [r3, #6]
 8008da8:	2b02      	cmp	r3, #2
 8008daa:	d004      	beq.n	8008db6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008dac:	6839      	ldr	r1, [r7, #0]
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f000 f891 	bl	8008ed6 <USBD_CtlError>
        break;
 8008db4:	e01a      	b.n	8008dec <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2201      	movs	r2, #1
 8008dba:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d005      	beq.n	8008dd2 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	68db      	ldr	r3, [r3, #12]
 8008dca:	f043 0202 	orr.w	r2, r3, #2
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	330c      	adds	r3, #12
 8008dd6:	2202      	movs	r2, #2
 8008dd8:	4619      	mov	r1, r3
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 f8e5 	bl	8008faa <USBD_CtlSendData>
      break;
 8008de0:	e004      	b.n	8008dec <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008de2:	6839      	ldr	r1, [r7, #0]
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 f876 	bl	8008ed6 <USBD_CtlError>
      break;
 8008dea:	bf00      	nop
  }
}
 8008dec:	bf00      	nop
 8008dee:	3708      	adds	r7, #8
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b082      	sub	sp, #8
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	885b      	ldrh	r3, [r3, #2]
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	d106      	bne.n	8008e14 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2201      	movs	r2, #1
 8008e0a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f000 f929 	bl	8009066 <USBD_CtlSendStatus>
  }
}
 8008e14:	bf00      	nop
 8008e16:	3708      	adds	r7, #8
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b082      	sub	sp, #8
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
 8008e24:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e2c:	3b01      	subs	r3, #1
 8008e2e:	2b02      	cmp	r3, #2
 8008e30:	d80b      	bhi.n	8008e4a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	885b      	ldrh	r3, [r3, #2]
 8008e36:	2b01      	cmp	r3, #1
 8008e38:	d10c      	bne.n	8008e54 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 f90f 	bl	8009066 <USBD_CtlSendStatus>
      }
      break;
 8008e48:	e004      	b.n	8008e54 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008e4a:	6839      	ldr	r1, [r7, #0]
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f000 f842 	bl	8008ed6 <USBD_CtlError>
      break;
 8008e52:	e000      	b.n	8008e56 <USBD_ClrFeature+0x3a>
      break;
 8008e54:	bf00      	nop
  }
}
 8008e56:	bf00      	nop
 8008e58:	3708      	adds	r7, #8
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}

08008e5e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008e5e:	b480      	push	{r7}
 8008e60:	b083      	sub	sp, #12
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
 8008e66:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	781a      	ldrb	r2, [r3, #0]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	785a      	ldrb	r2, [r3, #1]
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	3302      	adds	r3, #2
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	b29a      	uxth	r2, r3
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	3303      	adds	r3, #3
 8008e84:	781b      	ldrb	r3, [r3, #0]
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	021b      	lsls	r3, r3, #8
 8008e8a:	b29b      	uxth	r3, r3
 8008e8c:	4413      	add	r3, r2
 8008e8e:	b29a      	uxth	r2, r3
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	3304      	adds	r3, #4
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	b29a      	uxth	r2, r3
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	3305      	adds	r3, #5
 8008ea0:	781b      	ldrb	r3, [r3, #0]
 8008ea2:	b29b      	uxth	r3, r3
 8008ea4:	021b      	lsls	r3, r3, #8
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	4413      	add	r3, r2
 8008eaa:	b29a      	uxth	r2, r3
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	3306      	adds	r3, #6
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	b29a      	uxth	r2, r3
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	3307      	adds	r3, #7
 8008ebc:	781b      	ldrb	r3, [r3, #0]
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	021b      	lsls	r3, r3, #8
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	4413      	add	r3, r2
 8008ec6:	b29a      	uxth	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	80da      	strh	r2, [r3, #6]

}
 8008ecc:	bf00      	nop
 8008ece:	370c      	adds	r7, #12
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bc80      	pop	{r7}
 8008ed4:	4770      	bx	lr

08008ed6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008ed6:	b580      	push	{r7, lr}
 8008ed8:	b082      	sub	sp, #8
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	6078      	str	r0, [r7, #4]
 8008ede:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008ee0:	2180      	movs	r1, #128	; 0x80
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f000 fcb8 	bl	8009858 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008ee8:	2100      	movs	r1, #0
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f000 fcb4 	bl	8009858 <USBD_LL_StallEP>
}
 8008ef0:	bf00      	nop
 8008ef2:	3708      	adds	r7, #8
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}

08008ef8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b086      	sub	sp, #24
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	60f8      	str	r0, [r7, #12]
 8008f00:	60b9      	str	r1, [r7, #8]
 8008f02:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008f04:	2300      	movs	r3, #0
 8008f06:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d032      	beq.n	8008f74 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008f0e:	68f8      	ldr	r0, [r7, #12]
 8008f10:	f000 f834 	bl	8008f7c <USBD_GetLen>
 8008f14:	4603      	mov	r3, r0
 8008f16:	3301      	adds	r3, #1
 8008f18:	b29b      	uxth	r3, r3
 8008f1a:	005b      	lsls	r3, r3, #1
 8008f1c:	b29a      	uxth	r2, r3
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008f22:	7dfb      	ldrb	r3, [r7, #23]
 8008f24:	1c5a      	adds	r2, r3, #1
 8008f26:	75fa      	strb	r2, [r7, #23]
 8008f28:	461a      	mov	r2, r3
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	4413      	add	r3, r2
 8008f2e:	687a      	ldr	r2, [r7, #4]
 8008f30:	7812      	ldrb	r2, [r2, #0]
 8008f32:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008f34:	7dfb      	ldrb	r3, [r7, #23]
 8008f36:	1c5a      	adds	r2, r3, #1
 8008f38:	75fa      	strb	r2, [r7, #23]
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	4413      	add	r3, r2
 8008f40:	2203      	movs	r2, #3
 8008f42:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008f44:	e012      	b.n	8008f6c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	1c5a      	adds	r2, r3, #1
 8008f4a:	60fa      	str	r2, [r7, #12]
 8008f4c:	7dfa      	ldrb	r2, [r7, #23]
 8008f4e:	1c51      	adds	r1, r2, #1
 8008f50:	75f9      	strb	r1, [r7, #23]
 8008f52:	4611      	mov	r1, r2
 8008f54:	68ba      	ldr	r2, [r7, #8]
 8008f56:	440a      	add	r2, r1
 8008f58:	781b      	ldrb	r3, [r3, #0]
 8008f5a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008f5c:	7dfb      	ldrb	r3, [r7, #23]
 8008f5e:	1c5a      	adds	r2, r3, #1
 8008f60:	75fa      	strb	r2, [r7, #23]
 8008f62:	461a      	mov	r2, r3
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	4413      	add	r3, r2
 8008f68:	2200      	movs	r2, #0
 8008f6a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	781b      	ldrb	r3, [r3, #0]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d1e8      	bne.n	8008f46 <USBD_GetString+0x4e>
    }
  }
}
 8008f74:	bf00      	nop
 8008f76:	3718      	adds	r7, #24
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	b085      	sub	sp, #20
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008f84:	2300      	movs	r3, #0
 8008f86:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008f88:	e005      	b.n	8008f96 <USBD_GetLen+0x1a>
  {
    len++;
 8008f8a:	7bfb      	ldrb	r3, [r7, #15]
 8008f8c:	3301      	adds	r3, #1
 8008f8e:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	3301      	adds	r3, #1
 8008f94:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	781b      	ldrb	r3, [r3, #0]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d1f5      	bne.n	8008f8a <USBD_GetLen+0xe>
  }

  return len;
 8008f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	3714      	adds	r7, #20
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bc80      	pop	{r7}
 8008fa8:	4770      	bx	lr

08008faa <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008faa:	b580      	push	{r7, lr}
 8008fac:	b084      	sub	sp, #16
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	60f8      	str	r0, [r7, #12]
 8008fb2:	60b9      	str	r1, [r7, #8]
 8008fb4:	4613      	mov	r3, r2
 8008fb6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2202      	movs	r2, #2
 8008fbc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008fc0:	88fa      	ldrh	r2, [r7, #6]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008fc6:	88fa      	ldrh	r2, [r7, #6]
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008fcc:	88fb      	ldrh	r3, [r7, #6]
 8008fce:	68ba      	ldr	r2, [r7, #8]
 8008fd0:	2100      	movs	r1, #0
 8008fd2:	68f8      	ldr	r0, [r7, #12]
 8008fd4:	f000 fcc8 	bl	8009968 <USBD_LL_Transmit>

  return USBD_OK;
 8008fd8:	2300      	movs	r3, #0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3710      	adds	r7, #16
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}

08008fe2 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008fe2:	b580      	push	{r7, lr}
 8008fe4:	b084      	sub	sp, #16
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	60f8      	str	r0, [r7, #12]
 8008fea:	60b9      	str	r1, [r7, #8]
 8008fec:	4613      	mov	r3, r2
 8008fee:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ff0:	88fb      	ldrh	r3, [r7, #6]
 8008ff2:	68ba      	ldr	r2, [r7, #8]
 8008ff4:	2100      	movs	r1, #0
 8008ff6:	68f8      	ldr	r0, [r7, #12]
 8008ff8:	f000 fcb6 	bl	8009968 <USBD_LL_Transmit>

  return USBD_OK;
 8008ffc:	2300      	movs	r3, #0
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3710      	adds	r7, #16
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}

08009006 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009006:	b580      	push	{r7, lr}
 8009008:	b084      	sub	sp, #16
 800900a:	af00      	add	r7, sp, #0
 800900c:	60f8      	str	r0, [r7, #12]
 800900e:	60b9      	str	r1, [r7, #8]
 8009010:	4613      	mov	r3, r2
 8009012:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	2203      	movs	r2, #3
 8009018:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800901c:	88fa      	ldrh	r2, [r7, #6]
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009024:	88fa      	ldrh	r2, [r7, #6]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800902c:	88fb      	ldrh	r3, [r7, #6]
 800902e:	68ba      	ldr	r2, [r7, #8]
 8009030:	2100      	movs	r1, #0
 8009032:	68f8      	ldr	r0, [r7, #12]
 8009034:	f000 fcbb 	bl	80099ae <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009038:	2300      	movs	r3, #0
}
 800903a:	4618      	mov	r0, r3
 800903c:	3710      	adds	r7, #16
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009042:	b580      	push	{r7, lr}
 8009044:	b084      	sub	sp, #16
 8009046:	af00      	add	r7, sp, #0
 8009048:	60f8      	str	r0, [r7, #12]
 800904a:	60b9      	str	r1, [r7, #8]
 800904c:	4613      	mov	r3, r2
 800904e:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009050:	88fb      	ldrh	r3, [r7, #6]
 8009052:	68ba      	ldr	r2, [r7, #8]
 8009054:	2100      	movs	r1, #0
 8009056:	68f8      	ldr	r0, [r7, #12]
 8009058:	f000 fca9 	bl	80099ae <USBD_LL_PrepareReceive>

  return USBD_OK;
 800905c:	2300      	movs	r3, #0
}
 800905e:	4618      	mov	r0, r3
 8009060:	3710      	adds	r7, #16
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}

08009066 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009066:	b580      	push	{r7, lr}
 8009068:	b082      	sub	sp, #8
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2204      	movs	r2, #4
 8009072:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009076:	2300      	movs	r3, #0
 8009078:	2200      	movs	r2, #0
 800907a:	2100      	movs	r1, #0
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 fc73 	bl	8009968 <USBD_LL_Transmit>

  return USBD_OK;
 8009082:	2300      	movs	r3, #0
}
 8009084:	4618      	mov	r0, r3
 8009086:	3708      	adds	r7, #8
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b082      	sub	sp, #8
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2205      	movs	r2, #5
 8009098:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800909c:	2300      	movs	r3, #0
 800909e:	2200      	movs	r2, #0
 80090a0:	2100      	movs	r1, #0
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f000 fc83 	bl	80099ae <USBD_LL_PrepareReceive>

  return USBD_OK;
 80090a8:	2300      	movs	r3, #0
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3708      	adds	r7, #8
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}

080090b2 <USB_Transmit>:

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/

void USB_Transmit(char* Buf, uint16_t Len)
{
 80090b2:	b580      	push	{r7, lr}
 80090b4:	b082      	sub	sp, #8
 80090b6:	af00      	add	r7, sp, #0
 80090b8:	6078      	str	r0, [r7, #4]
 80090ba:	460b      	mov	r3, r1
 80090bc:	807b      	strh	r3, [r7, #2]
	CDC_Transmit_FS((uint8_t*)Buf, Len); //Explicit conversion of char ptr to uint8_t ptr
 80090be:	887b      	ldrh	r3, [r7, #2]
 80090c0:	4619      	mov	r1, r3
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f000 f8c2 	bl	800924c <CDC_Transmit_FS>
}
 80090c8:	bf00      	nop
 80090ca:	3708      	adds	r7, #8
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80090d4:	2200      	movs	r2, #0
 80090d6:	4912      	ldr	r1, [pc, #72]	; (8009120 <MX_USB_DEVICE_Init+0x50>)
 80090d8:	4812      	ldr	r0, [pc, #72]	; (8009124 <MX_USB_DEVICE_Init+0x54>)
 80090da:	f7fe ff18 	bl	8007f0e <USBD_Init>
 80090de:	4603      	mov	r3, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d001      	beq.n	80090e8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80090e4:	f7f9 f8a0 	bl	8002228 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80090e8:	490f      	ldr	r1, [pc, #60]	; (8009128 <MX_USB_DEVICE_Init+0x58>)
 80090ea:	480e      	ldr	r0, [pc, #56]	; (8009124 <MX_USB_DEVICE_Init+0x54>)
 80090ec:	f7fe ff3a 	bl	8007f64 <USBD_RegisterClass>
 80090f0:	4603      	mov	r3, r0
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d001      	beq.n	80090fa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80090f6:	f7f9 f897 	bl	8002228 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80090fa:	490c      	ldr	r1, [pc, #48]	; (800912c <MX_USB_DEVICE_Init+0x5c>)
 80090fc:	4809      	ldr	r0, [pc, #36]	; (8009124 <MX_USB_DEVICE_Init+0x54>)
 80090fe:	f7fe fe6b 	bl	8007dd8 <USBD_CDC_RegisterInterface>
 8009102:	4603      	mov	r3, r0
 8009104:	2b00      	cmp	r3, #0
 8009106:	d001      	beq.n	800910c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009108:	f7f9 f88e 	bl	8002228 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800910c:	4805      	ldr	r0, [pc, #20]	; (8009124 <MX_USB_DEVICE_Init+0x54>)
 800910e:	f7fe ff42 	bl	8007f96 <USBD_Start>
 8009112:	4603      	mov	r3, r0
 8009114:	2b00      	cmp	r3, #0
 8009116:	d001      	beq.n	800911c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009118:	f7f9 f886 	bl	8002228 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800911c:	bf00      	nop
 800911e:	bd80      	pop	{r7, pc}
 8009120:	2000012c 	.word	0x2000012c
 8009124:	2000055c 	.word	0x2000055c
 8009128:	20000018 	.word	0x20000018
 800912c:	2000011c 	.word	0x2000011c

08009130 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009134:	2200      	movs	r2, #0
 8009136:	4905      	ldr	r1, [pc, #20]	; (800914c <CDC_Init_FS+0x1c>)
 8009138:	4805      	ldr	r0, [pc, #20]	; (8009150 <CDC_Init_FS+0x20>)
 800913a:	f7fe fe63 	bl	8007e04 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800913e:	4905      	ldr	r1, [pc, #20]	; (8009154 <CDC_Init_FS+0x24>)
 8009140:	4803      	ldr	r0, [pc, #12]	; (8009150 <CDC_Init_FS+0x20>)
 8009142:	f7fe fe78 	bl	8007e36 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009146:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009148:	4618      	mov	r0, r3
 800914a:	bd80      	pop	{r7, pc}
 800914c:	20000c20 	.word	0x20000c20
 8009150:	2000055c 	.word	0x2000055c
 8009154:	20000820 	.word	0x20000820

08009158 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009158:	b480      	push	{r7}
 800915a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800915c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800915e:	4618      	mov	r0, r3
 8009160:	46bd      	mov	sp, r7
 8009162:	bc80      	pop	{r7}
 8009164:	4770      	bx	lr
	...

08009168 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009168:	b480      	push	{r7}
 800916a:	b083      	sub	sp, #12
 800916c:	af00      	add	r7, sp, #0
 800916e:	4603      	mov	r3, r0
 8009170:	6039      	str	r1, [r7, #0]
 8009172:	71fb      	strb	r3, [r7, #7]
 8009174:	4613      	mov	r3, r2
 8009176:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009178:	79fb      	ldrb	r3, [r7, #7]
 800917a:	2b23      	cmp	r3, #35	; 0x23
 800917c:	d84a      	bhi.n	8009214 <CDC_Control_FS+0xac>
 800917e:	a201      	add	r2, pc, #4	; (adr r2, 8009184 <CDC_Control_FS+0x1c>)
 8009180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009184:	08009215 	.word	0x08009215
 8009188:	08009215 	.word	0x08009215
 800918c:	08009215 	.word	0x08009215
 8009190:	08009215 	.word	0x08009215
 8009194:	08009215 	.word	0x08009215
 8009198:	08009215 	.word	0x08009215
 800919c:	08009215 	.word	0x08009215
 80091a0:	08009215 	.word	0x08009215
 80091a4:	08009215 	.word	0x08009215
 80091a8:	08009215 	.word	0x08009215
 80091ac:	08009215 	.word	0x08009215
 80091b0:	08009215 	.word	0x08009215
 80091b4:	08009215 	.word	0x08009215
 80091b8:	08009215 	.word	0x08009215
 80091bc:	08009215 	.word	0x08009215
 80091c0:	08009215 	.word	0x08009215
 80091c4:	08009215 	.word	0x08009215
 80091c8:	08009215 	.word	0x08009215
 80091cc:	08009215 	.word	0x08009215
 80091d0:	08009215 	.word	0x08009215
 80091d4:	08009215 	.word	0x08009215
 80091d8:	08009215 	.word	0x08009215
 80091dc:	08009215 	.word	0x08009215
 80091e0:	08009215 	.word	0x08009215
 80091e4:	08009215 	.word	0x08009215
 80091e8:	08009215 	.word	0x08009215
 80091ec:	08009215 	.word	0x08009215
 80091f0:	08009215 	.word	0x08009215
 80091f4:	08009215 	.word	0x08009215
 80091f8:	08009215 	.word	0x08009215
 80091fc:	08009215 	.word	0x08009215
 8009200:	08009215 	.word	0x08009215
 8009204:	08009215 	.word	0x08009215
 8009208:	08009215 	.word	0x08009215
 800920c:	08009215 	.word	0x08009215
 8009210:	08009215 	.word	0x08009215
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009214:	bf00      	nop
  }

  return (USBD_OK);
 8009216:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009218:	4618      	mov	r0, r3
 800921a:	370c      	adds	r7, #12
 800921c:	46bd      	mov	sp, r7
 800921e:	bc80      	pop	{r7}
 8009220:	4770      	bx	lr
 8009222:	bf00      	nop

08009224 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b082      	sub	sp, #8
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
 800922c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800922e:	6879      	ldr	r1, [r7, #4]
 8009230:	4805      	ldr	r0, [pc, #20]	; (8009248 <CDC_Receive_FS+0x24>)
 8009232:	f7fe fe00 	bl	8007e36 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009236:	4804      	ldr	r0, [pc, #16]	; (8009248 <CDC_Receive_FS+0x24>)
 8009238:	f7fe fe3f 	bl	8007eba <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800923c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800923e:	4618      	mov	r0, r3
 8009240:	3708      	adds	r7, #8
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}
 8009246:	bf00      	nop
 8009248:	2000055c 	.word	0x2000055c

0800924c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b084      	sub	sp, #16
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	460b      	mov	r3, r1
 8009256:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009258:	2300      	movs	r3, #0
 800925a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800925c:	4b0d      	ldr	r3, [pc, #52]	; (8009294 <CDC_Transmit_FS+0x48>)
 800925e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009262:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800926a:	2b00      	cmp	r3, #0
 800926c:	d001      	beq.n	8009272 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800926e:	2301      	movs	r3, #1
 8009270:	e00b      	b.n	800928a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009272:	887b      	ldrh	r3, [r7, #2]
 8009274:	461a      	mov	r2, r3
 8009276:	6879      	ldr	r1, [r7, #4]
 8009278:	4806      	ldr	r0, [pc, #24]	; (8009294 <CDC_Transmit_FS+0x48>)
 800927a:	f7fe fdc3 	bl	8007e04 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800927e:	4805      	ldr	r0, [pc, #20]	; (8009294 <CDC_Transmit_FS+0x48>)
 8009280:	f7fe fdec 	bl	8007e5c <USBD_CDC_TransmitPacket>
 8009284:	4603      	mov	r3, r0
 8009286:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009288:	7bfb      	ldrb	r3, [r7, #15]
}
 800928a:	4618      	mov	r0, r3
 800928c:	3710      	adds	r7, #16
 800928e:	46bd      	mov	sp, r7
 8009290:	bd80      	pop	{r7, pc}
 8009292:	bf00      	nop
 8009294:	2000055c 	.word	0x2000055c

08009298 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009298:	b480      	push	{r7}
 800929a:	b083      	sub	sp, #12
 800929c:	af00      	add	r7, sp, #0
 800929e:	4603      	mov	r3, r0
 80092a0:	6039      	str	r1, [r7, #0]
 80092a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	2212      	movs	r2, #18
 80092a8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80092aa:	4b03      	ldr	r3, [pc, #12]	; (80092b8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	370c      	adds	r7, #12
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bc80      	pop	{r7}
 80092b4:	4770      	bx	lr
 80092b6:	bf00      	nop
 80092b8:	20000148 	.word	0x20000148

080092bc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092bc:	b480      	push	{r7}
 80092be:	b083      	sub	sp, #12
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	4603      	mov	r3, r0
 80092c4:	6039      	str	r1, [r7, #0]
 80092c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	2204      	movs	r2, #4
 80092cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80092ce:	4b03      	ldr	r3, [pc, #12]	; (80092dc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bc80      	pop	{r7}
 80092d8:	4770      	bx	lr
 80092da:	bf00      	nop
 80092dc:	2000015c 	.word	0x2000015c

080092e0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b082      	sub	sp, #8
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	4603      	mov	r3, r0
 80092e8:	6039      	str	r1, [r7, #0]
 80092ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80092ec:	79fb      	ldrb	r3, [r7, #7]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d105      	bne.n	80092fe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80092f2:	683a      	ldr	r2, [r7, #0]
 80092f4:	4907      	ldr	r1, [pc, #28]	; (8009314 <USBD_FS_ProductStrDescriptor+0x34>)
 80092f6:	4808      	ldr	r0, [pc, #32]	; (8009318 <USBD_FS_ProductStrDescriptor+0x38>)
 80092f8:	f7ff fdfe 	bl	8008ef8 <USBD_GetString>
 80092fc:	e004      	b.n	8009308 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80092fe:	683a      	ldr	r2, [r7, #0]
 8009300:	4904      	ldr	r1, [pc, #16]	; (8009314 <USBD_FS_ProductStrDescriptor+0x34>)
 8009302:	4805      	ldr	r0, [pc, #20]	; (8009318 <USBD_FS_ProductStrDescriptor+0x38>)
 8009304:	f7ff fdf8 	bl	8008ef8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009308:	4b02      	ldr	r3, [pc, #8]	; (8009314 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800930a:	4618      	mov	r0, r3
 800930c:	3708      	adds	r7, #8
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}
 8009312:	bf00      	nop
 8009314:	20001020 	.word	0x20001020
 8009318:	0800cb9c 	.word	0x0800cb9c

0800931c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b082      	sub	sp, #8
 8009320:	af00      	add	r7, sp, #0
 8009322:	4603      	mov	r3, r0
 8009324:	6039      	str	r1, [r7, #0]
 8009326:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009328:	683a      	ldr	r2, [r7, #0]
 800932a:	4904      	ldr	r1, [pc, #16]	; (800933c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800932c:	4804      	ldr	r0, [pc, #16]	; (8009340 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800932e:	f7ff fde3 	bl	8008ef8 <USBD_GetString>
  return USBD_StrDesc;
 8009332:	4b02      	ldr	r3, [pc, #8]	; (800933c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009334:	4618      	mov	r0, r3
 8009336:	3708      	adds	r7, #8
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}
 800933c:	20001020 	.word	0x20001020
 8009340:	0800cbb4 	.word	0x0800cbb4

08009344 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
 800934a:	4603      	mov	r3, r0
 800934c:	6039      	str	r1, [r7, #0]
 800934e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	221a      	movs	r2, #26
 8009354:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009356:	f000 f843 	bl	80093e0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800935a:	4b02      	ldr	r3, [pc, #8]	; (8009364 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800935c:	4618      	mov	r0, r3
 800935e:	3708      	adds	r7, #8
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}
 8009364:	20000160 	.word	0x20000160

08009368 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
 800936e:	4603      	mov	r3, r0
 8009370:	6039      	str	r1, [r7, #0]
 8009372:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009374:	79fb      	ldrb	r3, [r7, #7]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d105      	bne.n	8009386 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800937a:	683a      	ldr	r2, [r7, #0]
 800937c:	4907      	ldr	r1, [pc, #28]	; (800939c <USBD_FS_ConfigStrDescriptor+0x34>)
 800937e:	4808      	ldr	r0, [pc, #32]	; (80093a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009380:	f7ff fdba 	bl	8008ef8 <USBD_GetString>
 8009384:	e004      	b.n	8009390 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009386:	683a      	ldr	r2, [r7, #0]
 8009388:	4904      	ldr	r1, [pc, #16]	; (800939c <USBD_FS_ConfigStrDescriptor+0x34>)
 800938a:	4805      	ldr	r0, [pc, #20]	; (80093a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800938c:	f7ff fdb4 	bl	8008ef8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009390:	4b02      	ldr	r3, [pc, #8]	; (800939c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009392:	4618      	mov	r0, r3
 8009394:	3708      	adds	r7, #8
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}
 800939a:	bf00      	nop
 800939c:	20001020 	.word	0x20001020
 80093a0:	0800cbc8 	.word	0x0800cbc8

080093a4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b082      	sub	sp, #8
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	4603      	mov	r3, r0
 80093ac:	6039      	str	r1, [r7, #0]
 80093ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80093b0:	79fb      	ldrb	r3, [r7, #7]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d105      	bne.n	80093c2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80093b6:	683a      	ldr	r2, [r7, #0]
 80093b8:	4907      	ldr	r1, [pc, #28]	; (80093d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80093ba:	4808      	ldr	r0, [pc, #32]	; (80093dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80093bc:	f7ff fd9c 	bl	8008ef8 <USBD_GetString>
 80093c0:	e004      	b.n	80093cc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80093c2:	683a      	ldr	r2, [r7, #0]
 80093c4:	4904      	ldr	r1, [pc, #16]	; (80093d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80093c6:	4805      	ldr	r0, [pc, #20]	; (80093dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80093c8:	f7ff fd96 	bl	8008ef8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80093cc:	4b02      	ldr	r3, [pc, #8]	; (80093d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80093ce:	4618      	mov	r0, r3
 80093d0:	3708      	adds	r7, #8
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	bf00      	nop
 80093d8:	20001020 	.word	0x20001020
 80093dc:	0800cbd4 	.word	0x0800cbd4

080093e0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b084      	sub	sp, #16
 80093e4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80093e6:	4b0f      	ldr	r3, [pc, #60]	; (8009424 <Get_SerialNum+0x44>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80093ec:	4b0e      	ldr	r3, [pc, #56]	; (8009428 <Get_SerialNum+0x48>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80093f2:	4b0e      	ldr	r3, [pc, #56]	; (800942c <Get_SerialNum+0x4c>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80093f8:	68fa      	ldr	r2, [r7, #12]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4413      	add	r3, r2
 80093fe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d009      	beq.n	800941a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009406:	2208      	movs	r2, #8
 8009408:	4909      	ldr	r1, [pc, #36]	; (8009430 <Get_SerialNum+0x50>)
 800940a:	68f8      	ldr	r0, [r7, #12]
 800940c:	f000 f814 	bl	8009438 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009410:	2204      	movs	r2, #4
 8009412:	4908      	ldr	r1, [pc, #32]	; (8009434 <Get_SerialNum+0x54>)
 8009414:	68b8      	ldr	r0, [r7, #8]
 8009416:	f000 f80f 	bl	8009438 <IntToUnicode>
  }
}
 800941a:	bf00      	nop
 800941c:	3710      	adds	r7, #16
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
 8009422:	bf00      	nop
 8009424:	1ffff7e8 	.word	0x1ffff7e8
 8009428:	1ffff7ec 	.word	0x1ffff7ec
 800942c:	1ffff7f0 	.word	0x1ffff7f0
 8009430:	20000162 	.word	0x20000162
 8009434:	20000172 	.word	0x20000172

08009438 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009438:	b480      	push	{r7}
 800943a:	b087      	sub	sp, #28
 800943c:	af00      	add	r7, sp, #0
 800943e:	60f8      	str	r0, [r7, #12]
 8009440:	60b9      	str	r1, [r7, #8]
 8009442:	4613      	mov	r3, r2
 8009444:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009446:	2300      	movs	r3, #0
 8009448:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800944a:	2300      	movs	r3, #0
 800944c:	75fb      	strb	r3, [r7, #23]
 800944e:	e027      	b.n	80094a0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	0f1b      	lsrs	r3, r3, #28
 8009454:	2b09      	cmp	r3, #9
 8009456:	d80b      	bhi.n	8009470 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	0f1b      	lsrs	r3, r3, #28
 800945c:	b2da      	uxtb	r2, r3
 800945e:	7dfb      	ldrb	r3, [r7, #23]
 8009460:	005b      	lsls	r3, r3, #1
 8009462:	4619      	mov	r1, r3
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	440b      	add	r3, r1
 8009468:	3230      	adds	r2, #48	; 0x30
 800946a:	b2d2      	uxtb	r2, r2
 800946c:	701a      	strb	r2, [r3, #0]
 800946e:	e00a      	b.n	8009486 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	0f1b      	lsrs	r3, r3, #28
 8009474:	b2da      	uxtb	r2, r3
 8009476:	7dfb      	ldrb	r3, [r7, #23]
 8009478:	005b      	lsls	r3, r3, #1
 800947a:	4619      	mov	r1, r3
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	440b      	add	r3, r1
 8009480:	3237      	adds	r2, #55	; 0x37
 8009482:	b2d2      	uxtb	r2, r2
 8009484:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	011b      	lsls	r3, r3, #4
 800948a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800948c:	7dfb      	ldrb	r3, [r7, #23]
 800948e:	005b      	lsls	r3, r3, #1
 8009490:	3301      	adds	r3, #1
 8009492:	68ba      	ldr	r2, [r7, #8]
 8009494:	4413      	add	r3, r2
 8009496:	2200      	movs	r2, #0
 8009498:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800949a:	7dfb      	ldrb	r3, [r7, #23]
 800949c:	3301      	adds	r3, #1
 800949e:	75fb      	strb	r3, [r7, #23]
 80094a0:	7dfa      	ldrb	r2, [r7, #23]
 80094a2:	79fb      	ldrb	r3, [r7, #7]
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d3d3      	bcc.n	8009450 <IntToUnicode+0x18>
  }
}
 80094a8:	bf00      	nop
 80094aa:	bf00      	nop
 80094ac:	371c      	adds	r7, #28
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bc80      	pop	{r7}
 80094b2:	4770      	bx	lr

080094b4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b088      	sub	sp, #32
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80094bc:	f107 0310 	add.w	r3, r7, #16
 80094c0:	2200      	movs	r2, #0
 80094c2:	601a      	str	r2, [r3, #0]
 80094c4:	605a      	str	r2, [r3, #4]
 80094c6:	609a      	str	r2, [r3, #8]
 80094c8:	60da      	str	r2, [r3, #12]
  if(pcdHandle->Instance==USB_OTG_FS)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80094d2:	d12c      	bne.n	800952e <HAL_PCD_MspInit+0x7a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80094d4:	4b18      	ldr	r3, [pc, #96]	; (8009538 <HAL_PCD_MspInit+0x84>)
 80094d6:	699b      	ldr	r3, [r3, #24]
 80094d8:	4a17      	ldr	r2, [pc, #92]	; (8009538 <HAL_PCD_MspInit+0x84>)
 80094da:	f043 0304 	orr.w	r3, r3, #4
 80094de:	6193      	str	r3, [r2, #24]
 80094e0:	4b15      	ldr	r3, [pc, #84]	; (8009538 <HAL_PCD_MspInit+0x84>)
 80094e2:	699b      	ldr	r3, [r3, #24]
 80094e4:	f003 0304 	and.w	r3, r3, #4
 80094e8:	60fb      	str	r3, [r7, #12]
 80094ea:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80094ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80094f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80094f2:	2300      	movs	r3, #0
 80094f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094f6:	2300      	movs	r3, #0
 80094f8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80094fa:	f107 0310 	add.w	r3, r7, #16
 80094fe:	4619      	mov	r1, r3
 8009500:	480e      	ldr	r0, [pc, #56]	; (800953c <HAL_PCD_MspInit+0x88>)
 8009502:	f7f9 ff61 	bl	80033c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009506:	4b0c      	ldr	r3, [pc, #48]	; (8009538 <HAL_PCD_MspInit+0x84>)
 8009508:	695b      	ldr	r3, [r3, #20]
 800950a:	4a0b      	ldr	r2, [pc, #44]	; (8009538 <HAL_PCD_MspInit+0x84>)
 800950c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009510:	6153      	str	r3, [r2, #20]
 8009512:	4b09      	ldr	r3, [pc, #36]	; (8009538 <HAL_PCD_MspInit+0x84>)
 8009514:	695b      	ldr	r3, [r3, #20]
 8009516:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800951a:	60bb      	str	r3, [r7, #8]
 800951c:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800951e:	2200      	movs	r2, #0
 8009520:	2100      	movs	r1, #0
 8009522:	2043      	movs	r0, #67	; 0x43
 8009524:	f7f9 ff19 	bl	800335a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009528:	2043      	movs	r0, #67	; 0x43
 800952a:	f7f9 ff32 	bl	8003392 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800952e:	bf00      	nop
 8009530:	3720      	adds	r7, #32
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
 8009536:	bf00      	nop
 8009538:	40021000 	.word	0x40021000
 800953c:	40010800 	.word	0x40010800

08009540 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b082      	sub	sp, #8
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009554:	4619      	mov	r1, r3
 8009556:	4610      	mov	r0, r2
 8009558:	f7fe fd65 	bl	8008026 <USBD_LL_SetupStage>
}
 800955c:	bf00      	nop
 800955e:	3708      	adds	r7, #8
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}

08009564 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b082      	sub	sp, #8
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	460b      	mov	r3, r1
 800956e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f8d3 0500 	ldr.w	r0, [r3, #1280]	; 0x500
 8009576:	78fa      	ldrb	r2, [r7, #3]
 8009578:	6879      	ldr	r1, [r7, #4]
 800957a:	4613      	mov	r3, r2
 800957c:	00db      	lsls	r3, r3, #3
 800957e:	4413      	add	r3, r2
 8009580:	009b      	lsls	r3, r3, #2
 8009582:	440b      	add	r3, r1
 8009584:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8009588:	681a      	ldr	r2, [r3, #0]
 800958a:	78fb      	ldrb	r3, [r7, #3]
 800958c:	4619      	mov	r1, r3
 800958e:	f7fe fd97 	bl	80080c0 <USBD_LL_DataOutStage>
}
 8009592:	bf00      	nop
 8009594:	3708      	adds	r7, #8
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}

0800959a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800959a:	b580      	push	{r7, lr}
 800959c:	b082      	sub	sp, #8
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
 80095a2:	460b      	mov	r3, r1
 80095a4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f8d3 0500 	ldr.w	r0, [r3, #1280]	; 0x500
 80095ac:	78fa      	ldrb	r2, [r7, #3]
 80095ae:	6879      	ldr	r1, [r7, #4]
 80095b0:	4613      	mov	r3, r2
 80095b2:	00db      	lsls	r3, r3, #3
 80095b4:	4413      	add	r3, r2
 80095b6:	009b      	lsls	r3, r3, #2
 80095b8:	440b      	add	r3, r1
 80095ba:	3348      	adds	r3, #72	; 0x48
 80095bc:	681a      	ldr	r2, [r3, #0]
 80095be:	78fb      	ldrb	r3, [r7, #3]
 80095c0:	4619      	mov	r1, r3
 80095c2:	f7fe fdee 	bl	80081a2 <USBD_LL_DataInStage>
}
 80095c6:	bf00      	nop
 80095c8:	3708      	adds	r7, #8
 80095ca:	46bd      	mov	sp, r7
 80095cc:	bd80      	pop	{r7, pc}

080095ce <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095ce:	b580      	push	{r7, lr}
 80095d0:	b082      	sub	sp, #8
 80095d2:	af00      	add	r7, sp, #0
 80095d4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80095dc:	4618      	mov	r0, r3
 80095de:	f7fe fefe 	bl	80083de <USBD_LL_SOF>
}
 80095e2:	bf00      	nop
 80095e4:	3708      	adds	r7, #8
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}

080095ea <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b084      	sub	sp, #16
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80095f2:	2301      	movs	r3, #1
 80095f4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	691b      	ldr	r3, [r3, #16]
 80095fa:	2b02      	cmp	r3, #2
 80095fc:	d001      	beq.n	8009602 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80095fe:	f7f8 fe13 	bl	8002228 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8009608:	7bfa      	ldrb	r2, [r7, #15]
 800960a:	4611      	mov	r1, r2
 800960c:	4618      	mov	r0, r3
 800960e:	f7fe feae 	bl	800836e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8009618:	4618      	mov	r0, r3
 800961a:	f7fe fe67 	bl	80082ec <USBD_LL_Reset>
}
 800961e:	bf00      	nop
 8009620:	3710      	adds	r7, #16
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
	...

08009628 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b082      	sub	sp, #8
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8009636:	4618      	mov	r0, r3
 8009638:	f7fe fea8 	bl	800838c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	687a      	ldr	r2, [r7, #4]
 8009648:	6812      	ldr	r2, [r2, #0]
 800964a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800964e:	f043 0301 	orr.w	r3, r3, #1
 8009652:	6013      	str	r3, [r2, #0]
  if (hpcd->Init.low_power_enable)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6a1b      	ldr	r3, [r3, #32]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d005      	beq.n	8009668 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800965c:	4b04      	ldr	r3, [pc, #16]	; (8009670 <HAL_PCD_SuspendCallback+0x48>)
 800965e:	691b      	ldr	r3, [r3, #16]
 8009660:	4a03      	ldr	r2, [pc, #12]	; (8009670 <HAL_PCD_SuspendCallback+0x48>)
 8009662:	f043 0306 	orr.w	r3, r3, #6
 8009666:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009668:	bf00      	nop
 800966a:	3708      	adds	r7, #8
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}
 8009670:	e000ed00 	.word	0xe000ed00

08009674 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8009682:	4618      	mov	r0, r3
 8009684:	f7fe fe96 	bl	80083b4 <USBD_LL_Resume>
}
 8009688:	bf00      	nop
 800968a:	3708      	adds	r7, #8
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b082      	sub	sp, #8
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
 8009698:	460b      	mov	r3, r1
 800969a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80096a2:	78fa      	ldrb	r2, [r7, #3]
 80096a4:	4611      	mov	r1, r2
 80096a6:	4618      	mov	r0, r3
 80096a8:	f7fe febf 	bl	800842a <USBD_LL_IsoOUTIncomplete>
}
 80096ac:	bf00      	nop
 80096ae:	3708      	adds	r7, #8
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}

080096b4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b082      	sub	sp, #8
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	460b      	mov	r3, r1
 80096be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80096c6:	78fa      	ldrb	r2, [r7, #3]
 80096c8:	4611      	mov	r1, r2
 80096ca:	4618      	mov	r0, r3
 80096cc:	f7fe fea1 	bl	8008412 <USBD_LL_IsoINIncomplete>
}
 80096d0:	bf00      	nop
 80096d2:	3708      	adds	r7, #8
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}

080096d8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b082      	sub	sp, #8
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80096e6:	4618      	mov	r0, r3
 80096e8:	f7fe feab 	bl	8008442 <USBD_LL_DevConnected>
}
 80096ec:	bf00      	nop
 80096ee:	3708      	adds	r7, #8
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}

080096f4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b082      	sub	sp, #8
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8009702:	4618      	mov	r0, r3
 8009704:	f7fe fea7 	bl	8008456 <USBD_LL_DevDisconnected>
}
 8009708:	bf00      	nop
 800970a:	3708      	adds	r7, #8
 800970c:	46bd      	mov	sp, r7
 800970e:	bd80      	pop	{r7, pc}

08009710 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b082      	sub	sp, #8
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	781b      	ldrb	r3, [r3, #0]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d133      	bne.n	8009788 <USBD_LL_Init+0x78>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009720:	4a1c      	ldr	r2, [pc, #112]	; (8009794 <USBD_LL_Init+0x84>)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
  pdev->pData = &hpcd_USB_OTG_FS;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	4a1a      	ldr	r2, [pc, #104]	; (8009794 <USBD_LL_Init+0x84>)
 800972c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009730:	4b18      	ldr	r3, [pc, #96]	; (8009794 <USBD_LL_Init+0x84>)
 8009732:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009736:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009738:	4b16      	ldr	r3, [pc, #88]	; (8009794 <USBD_LL_Init+0x84>)
 800973a:	2204      	movs	r2, #4
 800973c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800973e:	4b15      	ldr	r3, [pc, #84]	; (8009794 <USBD_LL_Init+0x84>)
 8009740:	2202      	movs	r2, #2
 8009742:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009744:	4b13      	ldr	r3, [pc, #76]	; (8009794 <USBD_LL_Init+0x84>)
 8009746:	2202      	movs	r2, #2
 8009748:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800974a:	4b12      	ldr	r3, [pc, #72]	; (8009794 <USBD_LL_Init+0x84>)
 800974c:	2200      	movs	r2, #0
 800974e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009750:	4b10      	ldr	r3, [pc, #64]	; (8009794 <USBD_LL_Init+0x84>)
 8009752:	2200      	movs	r2, #0
 8009754:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8009756:	4b0f      	ldr	r3, [pc, #60]	; (8009794 <USBD_LL_Init+0x84>)
 8009758:	2201      	movs	r2, #1
 800975a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800975c:	480d      	ldr	r0, [pc, #52]	; (8009794 <USBD_LL_Init+0x84>)
 800975e:	f7f9 ffe8 	bl	8003732 <HAL_PCD_Init>
 8009762:	4603      	mov	r3, r0
 8009764:	2b00      	cmp	r3, #0
 8009766:	d001      	beq.n	800976c <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8009768:	f7f8 fd5e 	bl	8002228 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800976c:	2180      	movs	r1, #128	; 0x80
 800976e:	4809      	ldr	r0, [pc, #36]	; (8009794 <USBD_LL_Init+0x84>)
 8009770:	f7fb f900 	bl	8004974 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009774:	2240      	movs	r2, #64	; 0x40
 8009776:	2100      	movs	r1, #0
 8009778:	4806      	ldr	r0, [pc, #24]	; (8009794 <USBD_LL_Init+0x84>)
 800977a:	f7fb f8b5 	bl	80048e8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800977e:	2280      	movs	r2, #128	; 0x80
 8009780:	2101      	movs	r1, #1
 8009782:	4804      	ldr	r0, [pc, #16]	; (8009794 <USBD_LL_Init+0x84>)
 8009784:	f7fb f8b0 	bl	80048e8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009788:	2300      	movs	r3, #0
}
 800978a:	4618      	mov	r0, r3
 800978c:	3708      	adds	r7, #8
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}
 8009792:	bf00      	nop
 8009794:	20001220 	.word	0x20001220

08009798 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b084      	sub	sp, #16
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097a0:	2300      	movs	r3, #0
 80097a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097a4:	2300      	movs	r3, #0
 80097a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80097ae:	4618      	mov	r0, r3
 80097b0:	f7fa f8dc 	bl	800396c <HAL_PCD_Start>
 80097b4:	4603      	mov	r3, r0
 80097b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097b8:	7bfb      	ldrb	r3, [r7, #15]
 80097ba:	4618      	mov	r0, r3
 80097bc:	f000 f944 	bl	8009a48 <USBD_Get_USB_Status>
 80097c0:	4603      	mov	r3, r0
 80097c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3710      	adds	r7, #16
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}

080097ce <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80097ce:	b580      	push	{r7, lr}
 80097d0:	b084      	sub	sp, #16
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	6078      	str	r0, [r7, #4]
 80097d6:	4608      	mov	r0, r1
 80097d8:	4611      	mov	r1, r2
 80097da:	461a      	mov	r2, r3
 80097dc:	4603      	mov	r3, r0
 80097de:	70fb      	strb	r3, [r7, #3]
 80097e0:	460b      	mov	r3, r1
 80097e2:	70bb      	strb	r3, [r7, #2]
 80097e4:	4613      	mov	r3, r2
 80097e6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097e8:	2300      	movs	r3, #0
 80097ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097ec:	2300      	movs	r3, #0
 80097ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80097f6:	78bb      	ldrb	r3, [r7, #2]
 80097f8:	883a      	ldrh	r2, [r7, #0]
 80097fa:	78f9      	ldrb	r1, [r7, #3]
 80097fc:	f7fa fd55 	bl	80042aa <HAL_PCD_EP_Open>
 8009800:	4603      	mov	r3, r0
 8009802:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009804:	7bfb      	ldrb	r3, [r7, #15]
 8009806:	4618      	mov	r0, r3
 8009808:	f000 f91e 	bl	8009a48 <USBD_Get_USB_Status>
 800980c:	4603      	mov	r3, r0
 800980e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009810:	7bbb      	ldrb	r3, [r7, #14]
}
 8009812:	4618      	mov	r0, r3
 8009814:	3710      	adds	r7, #16
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}

0800981a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800981a:	b580      	push	{r7, lr}
 800981c:	b084      	sub	sp, #16
 800981e:	af00      	add	r7, sp, #0
 8009820:	6078      	str	r0, [r7, #4]
 8009822:	460b      	mov	r3, r1
 8009824:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009826:	2300      	movs	r3, #0
 8009828:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800982a:	2300      	movs	r3, #0
 800982c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009834:	78fa      	ldrb	r2, [r7, #3]
 8009836:	4611      	mov	r1, r2
 8009838:	4618      	mov	r0, r3
 800983a:	f7fa fd9e 	bl	800437a <HAL_PCD_EP_Close>
 800983e:	4603      	mov	r3, r0
 8009840:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009842:	7bfb      	ldrb	r3, [r7, #15]
 8009844:	4618      	mov	r0, r3
 8009846:	f000 f8ff 	bl	8009a48 <USBD_Get_USB_Status>
 800984a:	4603      	mov	r3, r0
 800984c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800984e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009850:	4618      	mov	r0, r3
 8009852:	3710      	adds	r7, #16
 8009854:	46bd      	mov	sp, r7
 8009856:	bd80      	pop	{r7, pc}

08009858 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b084      	sub	sp, #16
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
 8009860:	460b      	mov	r3, r1
 8009862:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009864:	2300      	movs	r3, #0
 8009866:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009868:	2300      	movs	r3, #0
 800986a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009872:	78fa      	ldrb	r2, [r7, #3]
 8009874:	4611      	mov	r1, r2
 8009876:	4618      	mov	r0, r3
 8009878:	f7fa fe43 	bl	8004502 <HAL_PCD_EP_SetStall>
 800987c:	4603      	mov	r3, r0
 800987e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009880:	7bfb      	ldrb	r3, [r7, #15]
 8009882:	4618      	mov	r0, r3
 8009884:	f000 f8e0 	bl	8009a48 <USBD_Get_USB_Status>
 8009888:	4603      	mov	r3, r0
 800988a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800988c:	7bbb      	ldrb	r3, [r7, #14]
}
 800988e:	4618      	mov	r0, r3
 8009890:	3710      	adds	r7, #16
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}

08009896 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009896:	b580      	push	{r7, lr}
 8009898:	b084      	sub	sp, #16
 800989a:	af00      	add	r7, sp, #0
 800989c:	6078      	str	r0, [r7, #4]
 800989e:	460b      	mov	r3, r1
 80098a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098a2:	2300      	movs	r3, #0
 80098a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098a6:	2300      	movs	r3, #0
 80098a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80098b0:	78fa      	ldrb	r2, [r7, #3]
 80098b2:	4611      	mov	r1, r2
 80098b4:	4618      	mov	r0, r3
 80098b6:	f7fa fe86 	bl	80045c6 <HAL_PCD_EP_ClrStall>
 80098ba:	4603      	mov	r3, r0
 80098bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098be:	7bfb      	ldrb	r3, [r7, #15]
 80098c0:	4618      	mov	r0, r3
 80098c2:	f000 f8c1 	bl	8009a48 <USBD_Get_USB_Status>
 80098c6:	4603      	mov	r3, r0
 80098c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	3710      	adds	r7, #16
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}

080098d4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b085      	sub	sp, #20
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	460b      	mov	r3, r1
 80098de:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80098e6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80098e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	da0b      	bge.n	8009908 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80098f0:	78fb      	ldrb	r3, [r7, #3]
 80098f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80098f6:	68f9      	ldr	r1, [r7, #12]
 80098f8:	4613      	mov	r3, r2
 80098fa:	00db      	lsls	r3, r3, #3
 80098fc:	4413      	add	r3, r2
 80098fe:	009b      	lsls	r3, r3, #2
 8009900:	440b      	add	r3, r1
 8009902:	333e      	adds	r3, #62	; 0x3e
 8009904:	781b      	ldrb	r3, [r3, #0]
 8009906:	e00b      	b.n	8009920 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009908:	78fb      	ldrb	r3, [r7, #3]
 800990a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800990e:	68f9      	ldr	r1, [r7, #12]
 8009910:	4613      	mov	r3, r2
 8009912:	00db      	lsls	r3, r3, #3
 8009914:	4413      	add	r3, r2
 8009916:	009b      	lsls	r3, r3, #2
 8009918:	440b      	add	r3, r1
 800991a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800991e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009920:	4618      	mov	r0, r3
 8009922:	3714      	adds	r7, #20
 8009924:	46bd      	mov	sp, r7
 8009926:	bc80      	pop	{r7}
 8009928:	4770      	bx	lr

0800992a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800992a:	b580      	push	{r7, lr}
 800992c:	b084      	sub	sp, #16
 800992e:	af00      	add	r7, sp, #0
 8009930:	6078      	str	r0, [r7, #4]
 8009932:	460b      	mov	r3, r1
 8009934:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009936:	2300      	movs	r3, #0
 8009938:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800993a:	2300      	movs	r3, #0
 800993c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009944:	78fa      	ldrb	r2, [r7, #3]
 8009946:	4611      	mov	r1, r2
 8009948:	4618      	mov	r0, r3
 800994a:	f7fa fc89 	bl	8004260 <HAL_PCD_SetAddress>
 800994e:	4603      	mov	r3, r0
 8009950:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009952:	7bfb      	ldrb	r3, [r7, #15]
 8009954:	4618      	mov	r0, r3
 8009956:	f000 f877 	bl	8009a48 <USBD_Get_USB_Status>
 800995a:	4603      	mov	r3, r0
 800995c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800995e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009960:	4618      	mov	r0, r3
 8009962:	3710      	adds	r7, #16
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}

08009968 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b086      	sub	sp, #24
 800996c:	af00      	add	r7, sp, #0
 800996e:	60f8      	str	r0, [r7, #12]
 8009970:	607a      	str	r2, [r7, #4]
 8009972:	461a      	mov	r2, r3
 8009974:	460b      	mov	r3, r1
 8009976:	72fb      	strb	r3, [r7, #11]
 8009978:	4613      	mov	r3, r2
 800997a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800997c:	2300      	movs	r3, #0
 800997e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009980:	2300      	movs	r3, #0
 8009982:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800998a:	893b      	ldrh	r3, [r7, #8]
 800998c:	7af9      	ldrb	r1, [r7, #11]
 800998e:	687a      	ldr	r2, [r7, #4]
 8009990:	f7fa fd86 	bl	80044a0 <HAL_PCD_EP_Transmit>
 8009994:	4603      	mov	r3, r0
 8009996:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009998:	7dfb      	ldrb	r3, [r7, #23]
 800999a:	4618      	mov	r0, r3
 800999c:	f000 f854 	bl	8009a48 <USBD_Get_USB_Status>
 80099a0:	4603      	mov	r3, r0
 80099a2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80099a4:	7dbb      	ldrb	r3, [r7, #22]
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3718      	adds	r7, #24
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80099ae:	b580      	push	{r7, lr}
 80099b0:	b086      	sub	sp, #24
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	60f8      	str	r0, [r7, #12]
 80099b6:	607a      	str	r2, [r7, #4]
 80099b8:	461a      	mov	r2, r3
 80099ba:	460b      	mov	r3, r1
 80099bc:	72fb      	strb	r3, [r7, #11]
 80099be:	4613      	mov	r3, r2
 80099c0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099c2:	2300      	movs	r3, #0
 80099c4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099c6:	2300      	movs	r3, #0
 80099c8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80099d0:	893b      	ldrh	r3, [r7, #8]
 80099d2:	7af9      	ldrb	r1, [r7, #11]
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	f7fa fd1a 	bl	800440e <HAL_PCD_EP_Receive>
 80099da:	4603      	mov	r3, r0
 80099dc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099de:	7dfb      	ldrb	r3, [r7, #23]
 80099e0:	4618      	mov	r0, r3
 80099e2:	f000 f831 	bl	8009a48 <USBD_Get_USB_Status>
 80099e6:	4603      	mov	r3, r0
 80099e8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80099ea:	7dbb      	ldrb	r3, [r7, #22]
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3718      	adds	r7, #24
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}

080099f4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b082      	sub	sp, #8
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	460b      	mov	r3, r1
 80099fe:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009a06:	78fa      	ldrb	r2, [r7, #3]
 8009a08:	4611      	mov	r1, r2
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f7fa fd31 	bl	8004472 <HAL_PCD_EP_GetRxCount>
 8009a10:	4603      	mov	r3, r0
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3708      	adds	r7, #8
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}
	...

08009a1c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b083      	sub	sp, #12
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009a24:	4b02      	ldr	r3, [pc, #8]	; (8009a30 <USBD_static_malloc+0x14>)
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	370c      	adds	r7, #12
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bc80      	pop	{r7}
 8009a2e:	4770      	bx	lr
 8009a30:	20001724 	.word	0x20001724

08009a34 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009a34:	b480      	push	{r7}
 8009a36:	b083      	sub	sp, #12
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]

}
 8009a3c:	bf00      	nop
 8009a3e:	370c      	adds	r7, #12
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bc80      	pop	{r7}
 8009a44:	4770      	bx	lr
	...

08009a48 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b085      	sub	sp, #20
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	4603      	mov	r3, r0
 8009a50:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a52:	2300      	movs	r3, #0
 8009a54:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009a56:	79fb      	ldrb	r3, [r7, #7]
 8009a58:	2b03      	cmp	r3, #3
 8009a5a:	d817      	bhi.n	8009a8c <USBD_Get_USB_Status+0x44>
 8009a5c:	a201      	add	r2, pc, #4	; (adr r2, 8009a64 <USBD_Get_USB_Status+0x1c>)
 8009a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a62:	bf00      	nop
 8009a64:	08009a75 	.word	0x08009a75
 8009a68:	08009a7b 	.word	0x08009a7b
 8009a6c:	08009a81 	.word	0x08009a81
 8009a70:	08009a87 	.word	0x08009a87
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009a74:	2300      	movs	r3, #0
 8009a76:	73fb      	strb	r3, [r7, #15]
    break;
 8009a78:	e00b      	b.n	8009a92 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009a7a:	2302      	movs	r3, #2
 8009a7c:	73fb      	strb	r3, [r7, #15]
    break;
 8009a7e:	e008      	b.n	8009a92 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009a80:	2301      	movs	r3, #1
 8009a82:	73fb      	strb	r3, [r7, #15]
    break;
 8009a84:	e005      	b.n	8009a92 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009a86:	2302      	movs	r3, #2
 8009a88:	73fb      	strb	r3, [r7, #15]
    break;
 8009a8a:	e002      	b.n	8009a92 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009a8c:	2302      	movs	r3, #2
 8009a8e:	73fb      	strb	r3, [r7, #15]
    break;
 8009a90:	bf00      	nop
  }
  return usb_status;
 8009a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3714      	adds	r7, #20
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bc80      	pop	{r7}
 8009a9c:	4770      	bx	lr
 8009a9e:	bf00      	nop

08009aa0 <__cvt>:
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009aa6:	461f      	mov	r7, r3
 8009aa8:	bfbb      	ittet	lt
 8009aaa:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8009aae:	461f      	movlt	r7, r3
 8009ab0:	2300      	movge	r3, #0
 8009ab2:	232d      	movlt	r3, #45	; 0x2d
 8009ab4:	b088      	sub	sp, #32
 8009ab6:	4614      	mov	r4, r2
 8009ab8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009aba:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009abc:	7013      	strb	r3, [r2, #0]
 8009abe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ac0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8009ac4:	f023 0820 	bic.w	r8, r3, #32
 8009ac8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009acc:	d005      	beq.n	8009ada <__cvt+0x3a>
 8009ace:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009ad2:	d100      	bne.n	8009ad6 <__cvt+0x36>
 8009ad4:	3501      	adds	r5, #1
 8009ad6:	2302      	movs	r3, #2
 8009ad8:	e000      	b.n	8009adc <__cvt+0x3c>
 8009ada:	2303      	movs	r3, #3
 8009adc:	aa07      	add	r2, sp, #28
 8009ade:	9204      	str	r2, [sp, #16]
 8009ae0:	aa06      	add	r2, sp, #24
 8009ae2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009ae6:	e9cd 3500 	strd	r3, r5, [sp]
 8009aea:	4622      	mov	r2, r4
 8009aec:	463b      	mov	r3, r7
 8009aee:	f000 fe93 	bl	800a818 <_dtoa_r>
 8009af2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009af6:	4606      	mov	r6, r0
 8009af8:	d102      	bne.n	8009b00 <__cvt+0x60>
 8009afa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009afc:	07db      	lsls	r3, r3, #31
 8009afe:	d522      	bpl.n	8009b46 <__cvt+0xa6>
 8009b00:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009b04:	eb06 0905 	add.w	r9, r6, r5
 8009b08:	d110      	bne.n	8009b2c <__cvt+0x8c>
 8009b0a:	7833      	ldrb	r3, [r6, #0]
 8009b0c:	2b30      	cmp	r3, #48	; 0x30
 8009b0e:	d10a      	bne.n	8009b26 <__cvt+0x86>
 8009b10:	2200      	movs	r2, #0
 8009b12:	2300      	movs	r3, #0
 8009b14:	4620      	mov	r0, r4
 8009b16:	4639      	mov	r1, r7
 8009b18:	f7f6 ffb2 	bl	8000a80 <__aeabi_dcmpeq>
 8009b1c:	b918      	cbnz	r0, 8009b26 <__cvt+0x86>
 8009b1e:	f1c5 0501 	rsb	r5, r5, #1
 8009b22:	f8ca 5000 	str.w	r5, [sl]
 8009b26:	f8da 3000 	ldr.w	r3, [sl]
 8009b2a:	4499      	add	r9, r3
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	2300      	movs	r3, #0
 8009b30:	4620      	mov	r0, r4
 8009b32:	4639      	mov	r1, r7
 8009b34:	f7f6 ffa4 	bl	8000a80 <__aeabi_dcmpeq>
 8009b38:	b108      	cbz	r0, 8009b3e <__cvt+0x9e>
 8009b3a:	f8cd 901c 	str.w	r9, [sp, #28]
 8009b3e:	2230      	movs	r2, #48	; 0x30
 8009b40:	9b07      	ldr	r3, [sp, #28]
 8009b42:	454b      	cmp	r3, r9
 8009b44:	d307      	bcc.n	8009b56 <__cvt+0xb6>
 8009b46:	4630      	mov	r0, r6
 8009b48:	9b07      	ldr	r3, [sp, #28]
 8009b4a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009b4c:	1b9b      	subs	r3, r3, r6
 8009b4e:	6013      	str	r3, [r2, #0]
 8009b50:	b008      	add	sp, #32
 8009b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b56:	1c59      	adds	r1, r3, #1
 8009b58:	9107      	str	r1, [sp, #28]
 8009b5a:	701a      	strb	r2, [r3, #0]
 8009b5c:	e7f0      	b.n	8009b40 <__cvt+0xa0>

08009b5e <__exponent>:
 8009b5e:	4603      	mov	r3, r0
 8009b60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b62:	2900      	cmp	r1, #0
 8009b64:	f803 2b02 	strb.w	r2, [r3], #2
 8009b68:	bfb6      	itet	lt
 8009b6a:	222d      	movlt	r2, #45	; 0x2d
 8009b6c:	222b      	movge	r2, #43	; 0x2b
 8009b6e:	4249      	neglt	r1, r1
 8009b70:	2909      	cmp	r1, #9
 8009b72:	7042      	strb	r2, [r0, #1]
 8009b74:	dd2a      	ble.n	8009bcc <__exponent+0x6e>
 8009b76:	f10d 0207 	add.w	r2, sp, #7
 8009b7a:	4617      	mov	r7, r2
 8009b7c:	260a      	movs	r6, #10
 8009b7e:	fb91 f5f6 	sdiv	r5, r1, r6
 8009b82:	4694      	mov	ip, r2
 8009b84:	fb06 1415 	mls	r4, r6, r5, r1
 8009b88:	3430      	adds	r4, #48	; 0x30
 8009b8a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009b8e:	460c      	mov	r4, r1
 8009b90:	2c63      	cmp	r4, #99	; 0x63
 8009b92:	4629      	mov	r1, r5
 8009b94:	f102 32ff 	add.w	r2, r2, #4294967295
 8009b98:	dcf1      	bgt.n	8009b7e <__exponent+0x20>
 8009b9a:	3130      	adds	r1, #48	; 0x30
 8009b9c:	f1ac 0402 	sub.w	r4, ip, #2
 8009ba0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009ba4:	4622      	mov	r2, r4
 8009ba6:	1c41      	adds	r1, r0, #1
 8009ba8:	42ba      	cmp	r2, r7
 8009baa:	d30a      	bcc.n	8009bc2 <__exponent+0x64>
 8009bac:	f10d 0209 	add.w	r2, sp, #9
 8009bb0:	eba2 020c 	sub.w	r2, r2, ip
 8009bb4:	42bc      	cmp	r4, r7
 8009bb6:	bf88      	it	hi
 8009bb8:	2200      	movhi	r2, #0
 8009bba:	4413      	add	r3, r2
 8009bbc:	1a18      	subs	r0, r3, r0
 8009bbe:	b003      	add	sp, #12
 8009bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bc2:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009bc6:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009bca:	e7ed      	b.n	8009ba8 <__exponent+0x4a>
 8009bcc:	2330      	movs	r3, #48	; 0x30
 8009bce:	3130      	adds	r1, #48	; 0x30
 8009bd0:	7083      	strb	r3, [r0, #2]
 8009bd2:	70c1      	strb	r1, [r0, #3]
 8009bd4:	1d03      	adds	r3, r0, #4
 8009bd6:	e7f1      	b.n	8009bbc <__exponent+0x5e>

08009bd8 <_printf_float>:
 8009bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bdc:	b091      	sub	sp, #68	; 0x44
 8009bde:	460c      	mov	r4, r1
 8009be0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009be4:	4616      	mov	r6, r2
 8009be6:	461f      	mov	r7, r3
 8009be8:	4605      	mov	r5, r0
 8009bea:	f000 fcf7 	bl	800a5dc <_localeconv_r>
 8009bee:	6803      	ldr	r3, [r0, #0]
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	9309      	str	r3, [sp, #36]	; 0x24
 8009bf4:	f7f6 fb18 	bl	8000228 <strlen>
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	930e      	str	r3, [sp, #56]	; 0x38
 8009bfc:	f8d8 3000 	ldr.w	r3, [r8]
 8009c00:	900a      	str	r0, [sp, #40]	; 0x28
 8009c02:	3307      	adds	r3, #7
 8009c04:	f023 0307 	bic.w	r3, r3, #7
 8009c08:	f103 0208 	add.w	r2, r3, #8
 8009c0c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009c10:	f8d4 b000 	ldr.w	fp, [r4]
 8009c14:	f8c8 2000 	str.w	r2, [r8]
 8009c18:	e9d3 a800 	ldrd	sl, r8, [r3]
 8009c1c:	4652      	mov	r2, sl
 8009c1e:	4643      	mov	r3, r8
 8009c20:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009c24:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8009c28:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c2e:	4650      	mov	r0, sl
 8009c30:	4b9c      	ldr	r3, [pc, #624]	; (8009ea4 <_printf_float+0x2cc>)
 8009c32:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c34:	f7f6 ff56 	bl	8000ae4 <__aeabi_dcmpun>
 8009c38:	bb70      	cbnz	r0, 8009c98 <_printf_float+0xc0>
 8009c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c3e:	4650      	mov	r0, sl
 8009c40:	4b98      	ldr	r3, [pc, #608]	; (8009ea4 <_printf_float+0x2cc>)
 8009c42:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c44:	f7f6 ff30 	bl	8000aa8 <__aeabi_dcmple>
 8009c48:	bb30      	cbnz	r0, 8009c98 <_printf_float+0xc0>
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	4650      	mov	r0, sl
 8009c50:	4641      	mov	r1, r8
 8009c52:	f7f6 ff1f 	bl	8000a94 <__aeabi_dcmplt>
 8009c56:	b110      	cbz	r0, 8009c5e <_printf_float+0x86>
 8009c58:	232d      	movs	r3, #45	; 0x2d
 8009c5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c5e:	4a92      	ldr	r2, [pc, #584]	; (8009ea8 <_printf_float+0x2d0>)
 8009c60:	4b92      	ldr	r3, [pc, #584]	; (8009eac <_printf_float+0x2d4>)
 8009c62:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8009c66:	bf94      	ite	ls
 8009c68:	4690      	movls	r8, r2
 8009c6a:	4698      	movhi	r8, r3
 8009c6c:	2303      	movs	r3, #3
 8009c6e:	f04f 0a00 	mov.w	sl, #0
 8009c72:	6123      	str	r3, [r4, #16]
 8009c74:	f02b 0304 	bic.w	r3, fp, #4
 8009c78:	6023      	str	r3, [r4, #0]
 8009c7a:	4633      	mov	r3, r6
 8009c7c:	4621      	mov	r1, r4
 8009c7e:	4628      	mov	r0, r5
 8009c80:	9700      	str	r7, [sp, #0]
 8009c82:	aa0f      	add	r2, sp, #60	; 0x3c
 8009c84:	f000 f9d6 	bl	800a034 <_printf_common>
 8009c88:	3001      	adds	r0, #1
 8009c8a:	f040 8090 	bne.w	8009dae <_printf_float+0x1d6>
 8009c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c92:	b011      	add	sp, #68	; 0x44
 8009c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c98:	4652      	mov	r2, sl
 8009c9a:	4643      	mov	r3, r8
 8009c9c:	4650      	mov	r0, sl
 8009c9e:	4641      	mov	r1, r8
 8009ca0:	f7f6 ff20 	bl	8000ae4 <__aeabi_dcmpun>
 8009ca4:	b148      	cbz	r0, 8009cba <_printf_float+0xe2>
 8009ca6:	f1b8 0f00 	cmp.w	r8, #0
 8009caa:	bfb8      	it	lt
 8009cac:	232d      	movlt	r3, #45	; 0x2d
 8009cae:	4a80      	ldr	r2, [pc, #512]	; (8009eb0 <_printf_float+0x2d8>)
 8009cb0:	bfb8      	it	lt
 8009cb2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009cb6:	4b7f      	ldr	r3, [pc, #508]	; (8009eb4 <_printf_float+0x2dc>)
 8009cb8:	e7d3      	b.n	8009c62 <_printf_float+0x8a>
 8009cba:	6863      	ldr	r3, [r4, #4]
 8009cbc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8009cc0:	1c5a      	adds	r2, r3, #1
 8009cc2:	d142      	bne.n	8009d4a <_printf_float+0x172>
 8009cc4:	2306      	movs	r3, #6
 8009cc6:	6063      	str	r3, [r4, #4]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	9206      	str	r2, [sp, #24]
 8009ccc:	aa0e      	add	r2, sp, #56	; 0x38
 8009cce:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8009cd2:	aa0d      	add	r2, sp, #52	; 0x34
 8009cd4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8009cd8:	9203      	str	r2, [sp, #12]
 8009cda:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8009cde:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009ce2:	6023      	str	r3, [r4, #0]
 8009ce4:	6863      	ldr	r3, [r4, #4]
 8009ce6:	4652      	mov	r2, sl
 8009ce8:	9300      	str	r3, [sp, #0]
 8009cea:	4628      	mov	r0, r5
 8009cec:	4643      	mov	r3, r8
 8009cee:	910b      	str	r1, [sp, #44]	; 0x2c
 8009cf0:	f7ff fed6 	bl	8009aa0 <__cvt>
 8009cf4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009cf6:	4680      	mov	r8, r0
 8009cf8:	2947      	cmp	r1, #71	; 0x47
 8009cfa:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009cfc:	d108      	bne.n	8009d10 <_printf_float+0x138>
 8009cfe:	1cc8      	adds	r0, r1, #3
 8009d00:	db02      	blt.n	8009d08 <_printf_float+0x130>
 8009d02:	6863      	ldr	r3, [r4, #4]
 8009d04:	4299      	cmp	r1, r3
 8009d06:	dd40      	ble.n	8009d8a <_printf_float+0x1b2>
 8009d08:	f1a9 0902 	sub.w	r9, r9, #2
 8009d0c:	fa5f f989 	uxtb.w	r9, r9
 8009d10:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009d14:	d81f      	bhi.n	8009d56 <_printf_float+0x17e>
 8009d16:	464a      	mov	r2, r9
 8009d18:	3901      	subs	r1, #1
 8009d1a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009d1e:	910d      	str	r1, [sp, #52]	; 0x34
 8009d20:	f7ff ff1d 	bl	8009b5e <__exponent>
 8009d24:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009d26:	4682      	mov	sl, r0
 8009d28:	1813      	adds	r3, r2, r0
 8009d2a:	2a01      	cmp	r2, #1
 8009d2c:	6123      	str	r3, [r4, #16]
 8009d2e:	dc02      	bgt.n	8009d36 <_printf_float+0x15e>
 8009d30:	6822      	ldr	r2, [r4, #0]
 8009d32:	07d2      	lsls	r2, r2, #31
 8009d34:	d501      	bpl.n	8009d3a <_printf_float+0x162>
 8009d36:	3301      	adds	r3, #1
 8009d38:	6123      	str	r3, [r4, #16]
 8009d3a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d09b      	beq.n	8009c7a <_printf_float+0xa2>
 8009d42:	232d      	movs	r3, #45	; 0x2d
 8009d44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d48:	e797      	b.n	8009c7a <_printf_float+0xa2>
 8009d4a:	2947      	cmp	r1, #71	; 0x47
 8009d4c:	d1bc      	bne.n	8009cc8 <_printf_float+0xf0>
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d1ba      	bne.n	8009cc8 <_printf_float+0xf0>
 8009d52:	2301      	movs	r3, #1
 8009d54:	e7b7      	b.n	8009cc6 <_printf_float+0xee>
 8009d56:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8009d5a:	d118      	bne.n	8009d8e <_printf_float+0x1b6>
 8009d5c:	2900      	cmp	r1, #0
 8009d5e:	6863      	ldr	r3, [r4, #4]
 8009d60:	dd0b      	ble.n	8009d7a <_printf_float+0x1a2>
 8009d62:	6121      	str	r1, [r4, #16]
 8009d64:	b913      	cbnz	r3, 8009d6c <_printf_float+0x194>
 8009d66:	6822      	ldr	r2, [r4, #0]
 8009d68:	07d0      	lsls	r0, r2, #31
 8009d6a:	d502      	bpl.n	8009d72 <_printf_float+0x19a>
 8009d6c:	3301      	adds	r3, #1
 8009d6e:	440b      	add	r3, r1
 8009d70:	6123      	str	r3, [r4, #16]
 8009d72:	f04f 0a00 	mov.w	sl, #0
 8009d76:	65a1      	str	r1, [r4, #88]	; 0x58
 8009d78:	e7df      	b.n	8009d3a <_printf_float+0x162>
 8009d7a:	b913      	cbnz	r3, 8009d82 <_printf_float+0x1aa>
 8009d7c:	6822      	ldr	r2, [r4, #0]
 8009d7e:	07d2      	lsls	r2, r2, #31
 8009d80:	d501      	bpl.n	8009d86 <_printf_float+0x1ae>
 8009d82:	3302      	adds	r3, #2
 8009d84:	e7f4      	b.n	8009d70 <_printf_float+0x198>
 8009d86:	2301      	movs	r3, #1
 8009d88:	e7f2      	b.n	8009d70 <_printf_float+0x198>
 8009d8a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8009d8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d90:	4299      	cmp	r1, r3
 8009d92:	db05      	blt.n	8009da0 <_printf_float+0x1c8>
 8009d94:	6823      	ldr	r3, [r4, #0]
 8009d96:	6121      	str	r1, [r4, #16]
 8009d98:	07d8      	lsls	r0, r3, #31
 8009d9a:	d5ea      	bpl.n	8009d72 <_printf_float+0x19a>
 8009d9c:	1c4b      	adds	r3, r1, #1
 8009d9e:	e7e7      	b.n	8009d70 <_printf_float+0x198>
 8009da0:	2900      	cmp	r1, #0
 8009da2:	bfcc      	ite	gt
 8009da4:	2201      	movgt	r2, #1
 8009da6:	f1c1 0202 	rsble	r2, r1, #2
 8009daa:	4413      	add	r3, r2
 8009dac:	e7e0      	b.n	8009d70 <_printf_float+0x198>
 8009dae:	6823      	ldr	r3, [r4, #0]
 8009db0:	055a      	lsls	r2, r3, #21
 8009db2:	d407      	bmi.n	8009dc4 <_printf_float+0x1ec>
 8009db4:	6923      	ldr	r3, [r4, #16]
 8009db6:	4642      	mov	r2, r8
 8009db8:	4631      	mov	r1, r6
 8009dba:	4628      	mov	r0, r5
 8009dbc:	47b8      	blx	r7
 8009dbe:	3001      	adds	r0, #1
 8009dc0:	d12b      	bne.n	8009e1a <_printf_float+0x242>
 8009dc2:	e764      	b.n	8009c8e <_printf_float+0xb6>
 8009dc4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009dc8:	f240 80dd 	bls.w	8009f86 <_printf_float+0x3ae>
 8009dcc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	f7f6 fe54 	bl	8000a80 <__aeabi_dcmpeq>
 8009dd8:	2800      	cmp	r0, #0
 8009dda:	d033      	beq.n	8009e44 <_printf_float+0x26c>
 8009ddc:	2301      	movs	r3, #1
 8009dde:	4631      	mov	r1, r6
 8009de0:	4628      	mov	r0, r5
 8009de2:	4a35      	ldr	r2, [pc, #212]	; (8009eb8 <_printf_float+0x2e0>)
 8009de4:	47b8      	blx	r7
 8009de6:	3001      	adds	r0, #1
 8009de8:	f43f af51 	beq.w	8009c8e <_printf_float+0xb6>
 8009dec:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009df0:	429a      	cmp	r2, r3
 8009df2:	db02      	blt.n	8009dfa <_printf_float+0x222>
 8009df4:	6823      	ldr	r3, [r4, #0]
 8009df6:	07d8      	lsls	r0, r3, #31
 8009df8:	d50f      	bpl.n	8009e1a <_printf_float+0x242>
 8009dfa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009dfe:	4631      	mov	r1, r6
 8009e00:	4628      	mov	r0, r5
 8009e02:	47b8      	blx	r7
 8009e04:	3001      	adds	r0, #1
 8009e06:	f43f af42 	beq.w	8009c8e <_printf_float+0xb6>
 8009e0a:	f04f 0800 	mov.w	r8, #0
 8009e0e:	f104 091a 	add.w	r9, r4, #26
 8009e12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e14:	3b01      	subs	r3, #1
 8009e16:	4543      	cmp	r3, r8
 8009e18:	dc09      	bgt.n	8009e2e <_printf_float+0x256>
 8009e1a:	6823      	ldr	r3, [r4, #0]
 8009e1c:	079b      	lsls	r3, r3, #30
 8009e1e:	f100 8104 	bmi.w	800a02a <_printf_float+0x452>
 8009e22:	68e0      	ldr	r0, [r4, #12]
 8009e24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e26:	4298      	cmp	r0, r3
 8009e28:	bfb8      	it	lt
 8009e2a:	4618      	movlt	r0, r3
 8009e2c:	e731      	b.n	8009c92 <_printf_float+0xba>
 8009e2e:	2301      	movs	r3, #1
 8009e30:	464a      	mov	r2, r9
 8009e32:	4631      	mov	r1, r6
 8009e34:	4628      	mov	r0, r5
 8009e36:	47b8      	blx	r7
 8009e38:	3001      	adds	r0, #1
 8009e3a:	f43f af28 	beq.w	8009c8e <_printf_float+0xb6>
 8009e3e:	f108 0801 	add.w	r8, r8, #1
 8009e42:	e7e6      	b.n	8009e12 <_printf_float+0x23a>
 8009e44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	dc38      	bgt.n	8009ebc <_printf_float+0x2e4>
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	4631      	mov	r1, r6
 8009e4e:	4628      	mov	r0, r5
 8009e50:	4a19      	ldr	r2, [pc, #100]	; (8009eb8 <_printf_float+0x2e0>)
 8009e52:	47b8      	blx	r7
 8009e54:	3001      	adds	r0, #1
 8009e56:	f43f af1a 	beq.w	8009c8e <_printf_float+0xb6>
 8009e5a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8009e5e:	4313      	orrs	r3, r2
 8009e60:	d102      	bne.n	8009e68 <_printf_float+0x290>
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	07d9      	lsls	r1, r3, #31
 8009e66:	d5d8      	bpl.n	8009e1a <_printf_float+0x242>
 8009e68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e6c:	4631      	mov	r1, r6
 8009e6e:	4628      	mov	r0, r5
 8009e70:	47b8      	blx	r7
 8009e72:	3001      	adds	r0, #1
 8009e74:	f43f af0b 	beq.w	8009c8e <_printf_float+0xb6>
 8009e78:	f04f 0900 	mov.w	r9, #0
 8009e7c:	f104 0a1a 	add.w	sl, r4, #26
 8009e80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e82:	425b      	negs	r3, r3
 8009e84:	454b      	cmp	r3, r9
 8009e86:	dc01      	bgt.n	8009e8c <_printf_float+0x2b4>
 8009e88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e8a:	e794      	b.n	8009db6 <_printf_float+0x1de>
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	4652      	mov	r2, sl
 8009e90:	4631      	mov	r1, r6
 8009e92:	4628      	mov	r0, r5
 8009e94:	47b8      	blx	r7
 8009e96:	3001      	adds	r0, #1
 8009e98:	f43f aef9 	beq.w	8009c8e <_printf_float+0xb6>
 8009e9c:	f109 0901 	add.w	r9, r9, #1
 8009ea0:	e7ee      	b.n	8009e80 <_printf_float+0x2a8>
 8009ea2:	bf00      	nop
 8009ea4:	7fefffff 	.word	0x7fefffff
 8009ea8:	0800d020 	.word	0x0800d020
 8009eac:	0800d024 	.word	0x0800d024
 8009eb0:	0800d028 	.word	0x0800d028
 8009eb4:	0800d02c 	.word	0x0800d02c
 8009eb8:	0800d030 	.word	0x0800d030
 8009ebc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ebe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	bfa8      	it	ge
 8009ec4:	461a      	movge	r2, r3
 8009ec6:	2a00      	cmp	r2, #0
 8009ec8:	4691      	mov	r9, r2
 8009eca:	dc37      	bgt.n	8009f3c <_printf_float+0x364>
 8009ecc:	f04f 0b00 	mov.w	fp, #0
 8009ed0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ed4:	f104 021a 	add.w	r2, r4, #26
 8009ed8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009edc:	ebaa 0309 	sub.w	r3, sl, r9
 8009ee0:	455b      	cmp	r3, fp
 8009ee2:	dc33      	bgt.n	8009f4c <_printf_float+0x374>
 8009ee4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	db3b      	blt.n	8009f64 <_printf_float+0x38c>
 8009eec:	6823      	ldr	r3, [r4, #0]
 8009eee:	07da      	lsls	r2, r3, #31
 8009ef0:	d438      	bmi.n	8009f64 <_printf_float+0x38c>
 8009ef2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8009ef6:	eba2 0903 	sub.w	r9, r2, r3
 8009efa:	eba2 020a 	sub.w	r2, r2, sl
 8009efe:	4591      	cmp	r9, r2
 8009f00:	bfa8      	it	ge
 8009f02:	4691      	movge	r9, r2
 8009f04:	f1b9 0f00 	cmp.w	r9, #0
 8009f08:	dc34      	bgt.n	8009f74 <_printf_float+0x39c>
 8009f0a:	f04f 0800 	mov.w	r8, #0
 8009f0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f12:	f104 0a1a 	add.w	sl, r4, #26
 8009f16:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009f1a:	1a9b      	subs	r3, r3, r2
 8009f1c:	eba3 0309 	sub.w	r3, r3, r9
 8009f20:	4543      	cmp	r3, r8
 8009f22:	f77f af7a 	ble.w	8009e1a <_printf_float+0x242>
 8009f26:	2301      	movs	r3, #1
 8009f28:	4652      	mov	r2, sl
 8009f2a:	4631      	mov	r1, r6
 8009f2c:	4628      	mov	r0, r5
 8009f2e:	47b8      	blx	r7
 8009f30:	3001      	adds	r0, #1
 8009f32:	f43f aeac 	beq.w	8009c8e <_printf_float+0xb6>
 8009f36:	f108 0801 	add.w	r8, r8, #1
 8009f3a:	e7ec      	b.n	8009f16 <_printf_float+0x33e>
 8009f3c:	4613      	mov	r3, r2
 8009f3e:	4631      	mov	r1, r6
 8009f40:	4642      	mov	r2, r8
 8009f42:	4628      	mov	r0, r5
 8009f44:	47b8      	blx	r7
 8009f46:	3001      	adds	r0, #1
 8009f48:	d1c0      	bne.n	8009ecc <_printf_float+0x2f4>
 8009f4a:	e6a0      	b.n	8009c8e <_printf_float+0xb6>
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	4631      	mov	r1, r6
 8009f50:	4628      	mov	r0, r5
 8009f52:	920b      	str	r2, [sp, #44]	; 0x2c
 8009f54:	47b8      	blx	r7
 8009f56:	3001      	adds	r0, #1
 8009f58:	f43f ae99 	beq.w	8009c8e <_printf_float+0xb6>
 8009f5c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009f5e:	f10b 0b01 	add.w	fp, fp, #1
 8009f62:	e7b9      	b.n	8009ed8 <_printf_float+0x300>
 8009f64:	4631      	mov	r1, r6
 8009f66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f6a:	4628      	mov	r0, r5
 8009f6c:	47b8      	blx	r7
 8009f6e:	3001      	adds	r0, #1
 8009f70:	d1bf      	bne.n	8009ef2 <_printf_float+0x31a>
 8009f72:	e68c      	b.n	8009c8e <_printf_float+0xb6>
 8009f74:	464b      	mov	r3, r9
 8009f76:	4631      	mov	r1, r6
 8009f78:	4628      	mov	r0, r5
 8009f7a:	eb08 020a 	add.w	r2, r8, sl
 8009f7e:	47b8      	blx	r7
 8009f80:	3001      	adds	r0, #1
 8009f82:	d1c2      	bne.n	8009f0a <_printf_float+0x332>
 8009f84:	e683      	b.n	8009c8e <_printf_float+0xb6>
 8009f86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009f88:	2a01      	cmp	r2, #1
 8009f8a:	dc01      	bgt.n	8009f90 <_printf_float+0x3b8>
 8009f8c:	07db      	lsls	r3, r3, #31
 8009f8e:	d539      	bpl.n	800a004 <_printf_float+0x42c>
 8009f90:	2301      	movs	r3, #1
 8009f92:	4642      	mov	r2, r8
 8009f94:	4631      	mov	r1, r6
 8009f96:	4628      	mov	r0, r5
 8009f98:	47b8      	blx	r7
 8009f9a:	3001      	adds	r0, #1
 8009f9c:	f43f ae77 	beq.w	8009c8e <_printf_float+0xb6>
 8009fa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fa4:	4631      	mov	r1, r6
 8009fa6:	4628      	mov	r0, r5
 8009fa8:	47b8      	blx	r7
 8009faa:	3001      	adds	r0, #1
 8009fac:	f43f ae6f 	beq.w	8009c8e <_printf_float+0xb6>
 8009fb0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8009fbc:	f7f6 fd60 	bl	8000a80 <__aeabi_dcmpeq>
 8009fc0:	b9d8      	cbnz	r0, 8009ffa <_printf_float+0x422>
 8009fc2:	f109 33ff 	add.w	r3, r9, #4294967295
 8009fc6:	f108 0201 	add.w	r2, r8, #1
 8009fca:	4631      	mov	r1, r6
 8009fcc:	4628      	mov	r0, r5
 8009fce:	47b8      	blx	r7
 8009fd0:	3001      	adds	r0, #1
 8009fd2:	d10e      	bne.n	8009ff2 <_printf_float+0x41a>
 8009fd4:	e65b      	b.n	8009c8e <_printf_float+0xb6>
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	464a      	mov	r2, r9
 8009fda:	4631      	mov	r1, r6
 8009fdc:	4628      	mov	r0, r5
 8009fde:	47b8      	blx	r7
 8009fe0:	3001      	adds	r0, #1
 8009fe2:	f43f ae54 	beq.w	8009c8e <_printf_float+0xb6>
 8009fe6:	f108 0801 	add.w	r8, r8, #1
 8009fea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fec:	3b01      	subs	r3, #1
 8009fee:	4543      	cmp	r3, r8
 8009ff0:	dcf1      	bgt.n	8009fd6 <_printf_float+0x3fe>
 8009ff2:	4653      	mov	r3, sl
 8009ff4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009ff8:	e6de      	b.n	8009db8 <_printf_float+0x1e0>
 8009ffa:	f04f 0800 	mov.w	r8, #0
 8009ffe:	f104 091a 	add.w	r9, r4, #26
 800a002:	e7f2      	b.n	8009fea <_printf_float+0x412>
 800a004:	2301      	movs	r3, #1
 800a006:	4642      	mov	r2, r8
 800a008:	e7df      	b.n	8009fca <_printf_float+0x3f2>
 800a00a:	2301      	movs	r3, #1
 800a00c:	464a      	mov	r2, r9
 800a00e:	4631      	mov	r1, r6
 800a010:	4628      	mov	r0, r5
 800a012:	47b8      	blx	r7
 800a014:	3001      	adds	r0, #1
 800a016:	f43f ae3a 	beq.w	8009c8e <_printf_float+0xb6>
 800a01a:	f108 0801 	add.w	r8, r8, #1
 800a01e:	68e3      	ldr	r3, [r4, #12]
 800a020:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a022:	1a5b      	subs	r3, r3, r1
 800a024:	4543      	cmp	r3, r8
 800a026:	dcf0      	bgt.n	800a00a <_printf_float+0x432>
 800a028:	e6fb      	b.n	8009e22 <_printf_float+0x24a>
 800a02a:	f04f 0800 	mov.w	r8, #0
 800a02e:	f104 0919 	add.w	r9, r4, #25
 800a032:	e7f4      	b.n	800a01e <_printf_float+0x446>

0800a034 <_printf_common>:
 800a034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a038:	4616      	mov	r6, r2
 800a03a:	4699      	mov	r9, r3
 800a03c:	688a      	ldr	r2, [r1, #8]
 800a03e:	690b      	ldr	r3, [r1, #16]
 800a040:	4607      	mov	r7, r0
 800a042:	4293      	cmp	r3, r2
 800a044:	bfb8      	it	lt
 800a046:	4613      	movlt	r3, r2
 800a048:	6033      	str	r3, [r6, #0]
 800a04a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a04e:	460c      	mov	r4, r1
 800a050:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a054:	b10a      	cbz	r2, 800a05a <_printf_common+0x26>
 800a056:	3301      	adds	r3, #1
 800a058:	6033      	str	r3, [r6, #0]
 800a05a:	6823      	ldr	r3, [r4, #0]
 800a05c:	0699      	lsls	r1, r3, #26
 800a05e:	bf42      	ittt	mi
 800a060:	6833      	ldrmi	r3, [r6, #0]
 800a062:	3302      	addmi	r3, #2
 800a064:	6033      	strmi	r3, [r6, #0]
 800a066:	6825      	ldr	r5, [r4, #0]
 800a068:	f015 0506 	ands.w	r5, r5, #6
 800a06c:	d106      	bne.n	800a07c <_printf_common+0x48>
 800a06e:	f104 0a19 	add.w	sl, r4, #25
 800a072:	68e3      	ldr	r3, [r4, #12]
 800a074:	6832      	ldr	r2, [r6, #0]
 800a076:	1a9b      	subs	r3, r3, r2
 800a078:	42ab      	cmp	r3, r5
 800a07a:	dc2b      	bgt.n	800a0d4 <_printf_common+0xa0>
 800a07c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a080:	1e13      	subs	r3, r2, #0
 800a082:	6822      	ldr	r2, [r4, #0]
 800a084:	bf18      	it	ne
 800a086:	2301      	movne	r3, #1
 800a088:	0692      	lsls	r2, r2, #26
 800a08a:	d430      	bmi.n	800a0ee <_printf_common+0xba>
 800a08c:	4649      	mov	r1, r9
 800a08e:	4638      	mov	r0, r7
 800a090:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a094:	47c0      	blx	r8
 800a096:	3001      	adds	r0, #1
 800a098:	d023      	beq.n	800a0e2 <_printf_common+0xae>
 800a09a:	6823      	ldr	r3, [r4, #0]
 800a09c:	6922      	ldr	r2, [r4, #16]
 800a09e:	f003 0306 	and.w	r3, r3, #6
 800a0a2:	2b04      	cmp	r3, #4
 800a0a4:	bf14      	ite	ne
 800a0a6:	2500      	movne	r5, #0
 800a0a8:	6833      	ldreq	r3, [r6, #0]
 800a0aa:	f04f 0600 	mov.w	r6, #0
 800a0ae:	bf08      	it	eq
 800a0b0:	68e5      	ldreq	r5, [r4, #12]
 800a0b2:	f104 041a 	add.w	r4, r4, #26
 800a0b6:	bf08      	it	eq
 800a0b8:	1aed      	subeq	r5, r5, r3
 800a0ba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a0be:	bf08      	it	eq
 800a0c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	bfc4      	itt	gt
 800a0c8:	1a9b      	subgt	r3, r3, r2
 800a0ca:	18ed      	addgt	r5, r5, r3
 800a0cc:	42b5      	cmp	r5, r6
 800a0ce:	d11a      	bne.n	800a106 <_printf_common+0xd2>
 800a0d0:	2000      	movs	r0, #0
 800a0d2:	e008      	b.n	800a0e6 <_printf_common+0xb2>
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	4652      	mov	r2, sl
 800a0d8:	4649      	mov	r1, r9
 800a0da:	4638      	mov	r0, r7
 800a0dc:	47c0      	blx	r8
 800a0de:	3001      	adds	r0, #1
 800a0e0:	d103      	bne.n	800a0ea <_printf_common+0xb6>
 800a0e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a0e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ea:	3501      	adds	r5, #1
 800a0ec:	e7c1      	b.n	800a072 <_printf_common+0x3e>
 800a0ee:	2030      	movs	r0, #48	; 0x30
 800a0f0:	18e1      	adds	r1, r4, r3
 800a0f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a0f6:	1c5a      	adds	r2, r3, #1
 800a0f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a0fc:	4422      	add	r2, r4
 800a0fe:	3302      	adds	r3, #2
 800a100:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a104:	e7c2      	b.n	800a08c <_printf_common+0x58>
 800a106:	2301      	movs	r3, #1
 800a108:	4622      	mov	r2, r4
 800a10a:	4649      	mov	r1, r9
 800a10c:	4638      	mov	r0, r7
 800a10e:	47c0      	blx	r8
 800a110:	3001      	adds	r0, #1
 800a112:	d0e6      	beq.n	800a0e2 <_printf_common+0xae>
 800a114:	3601      	adds	r6, #1
 800a116:	e7d9      	b.n	800a0cc <_printf_common+0x98>

0800a118 <_printf_i>:
 800a118:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a11c:	7e0f      	ldrb	r7, [r1, #24]
 800a11e:	4691      	mov	r9, r2
 800a120:	2f78      	cmp	r7, #120	; 0x78
 800a122:	4680      	mov	r8, r0
 800a124:	460c      	mov	r4, r1
 800a126:	469a      	mov	sl, r3
 800a128:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a12a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a12e:	d807      	bhi.n	800a140 <_printf_i+0x28>
 800a130:	2f62      	cmp	r7, #98	; 0x62
 800a132:	d80a      	bhi.n	800a14a <_printf_i+0x32>
 800a134:	2f00      	cmp	r7, #0
 800a136:	f000 80d5 	beq.w	800a2e4 <_printf_i+0x1cc>
 800a13a:	2f58      	cmp	r7, #88	; 0x58
 800a13c:	f000 80c1 	beq.w	800a2c2 <_printf_i+0x1aa>
 800a140:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a144:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a148:	e03a      	b.n	800a1c0 <_printf_i+0xa8>
 800a14a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a14e:	2b15      	cmp	r3, #21
 800a150:	d8f6      	bhi.n	800a140 <_printf_i+0x28>
 800a152:	a101      	add	r1, pc, #4	; (adr r1, 800a158 <_printf_i+0x40>)
 800a154:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a158:	0800a1b1 	.word	0x0800a1b1
 800a15c:	0800a1c5 	.word	0x0800a1c5
 800a160:	0800a141 	.word	0x0800a141
 800a164:	0800a141 	.word	0x0800a141
 800a168:	0800a141 	.word	0x0800a141
 800a16c:	0800a141 	.word	0x0800a141
 800a170:	0800a1c5 	.word	0x0800a1c5
 800a174:	0800a141 	.word	0x0800a141
 800a178:	0800a141 	.word	0x0800a141
 800a17c:	0800a141 	.word	0x0800a141
 800a180:	0800a141 	.word	0x0800a141
 800a184:	0800a2cb 	.word	0x0800a2cb
 800a188:	0800a1f1 	.word	0x0800a1f1
 800a18c:	0800a285 	.word	0x0800a285
 800a190:	0800a141 	.word	0x0800a141
 800a194:	0800a141 	.word	0x0800a141
 800a198:	0800a2ed 	.word	0x0800a2ed
 800a19c:	0800a141 	.word	0x0800a141
 800a1a0:	0800a1f1 	.word	0x0800a1f1
 800a1a4:	0800a141 	.word	0x0800a141
 800a1a8:	0800a141 	.word	0x0800a141
 800a1ac:	0800a28d 	.word	0x0800a28d
 800a1b0:	682b      	ldr	r3, [r5, #0]
 800a1b2:	1d1a      	adds	r2, r3, #4
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	602a      	str	r2, [r5, #0]
 800a1b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a1bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	e0a0      	b.n	800a306 <_printf_i+0x1ee>
 800a1c4:	6820      	ldr	r0, [r4, #0]
 800a1c6:	682b      	ldr	r3, [r5, #0]
 800a1c8:	0607      	lsls	r7, r0, #24
 800a1ca:	f103 0104 	add.w	r1, r3, #4
 800a1ce:	6029      	str	r1, [r5, #0]
 800a1d0:	d501      	bpl.n	800a1d6 <_printf_i+0xbe>
 800a1d2:	681e      	ldr	r6, [r3, #0]
 800a1d4:	e003      	b.n	800a1de <_printf_i+0xc6>
 800a1d6:	0646      	lsls	r6, r0, #25
 800a1d8:	d5fb      	bpl.n	800a1d2 <_printf_i+0xba>
 800a1da:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a1de:	2e00      	cmp	r6, #0
 800a1e0:	da03      	bge.n	800a1ea <_printf_i+0xd2>
 800a1e2:	232d      	movs	r3, #45	; 0x2d
 800a1e4:	4276      	negs	r6, r6
 800a1e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1ea:	230a      	movs	r3, #10
 800a1ec:	4859      	ldr	r0, [pc, #356]	; (800a354 <_printf_i+0x23c>)
 800a1ee:	e012      	b.n	800a216 <_printf_i+0xfe>
 800a1f0:	682b      	ldr	r3, [r5, #0]
 800a1f2:	6820      	ldr	r0, [r4, #0]
 800a1f4:	1d19      	adds	r1, r3, #4
 800a1f6:	6029      	str	r1, [r5, #0]
 800a1f8:	0605      	lsls	r5, r0, #24
 800a1fa:	d501      	bpl.n	800a200 <_printf_i+0xe8>
 800a1fc:	681e      	ldr	r6, [r3, #0]
 800a1fe:	e002      	b.n	800a206 <_printf_i+0xee>
 800a200:	0641      	lsls	r1, r0, #25
 800a202:	d5fb      	bpl.n	800a1fc <_printf_i+0xe4>
 800a204:	881e      	ldrh	r6, [r3, #0]
 800a206:	2f6f      	cmp	r7, #111	; 0x6f
 800a208:	bf0c      	ite	eq
 800a20a:	2308      	moveq	r3, #8
 800a20c:	230a      	movne	r3, #10
 800a20e:	4851      	ldr	r0, [pc, #324]	; (800a354 <_printf_i+0x23c>)
 800a210:	2100      	movs	r1, #0
 800a212:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a216:	6865      	ldr	r5, [r4, #4]
 800a218:	2d00      	cmp	r5, #0
 800a21a:	bfa8      	it	ge
 800a21c:	6821      	ldrge	r1, [r4, #0]
 800a21e:	60a5      	str	r5, [r4, #8]
 800a220:	bfa4      	itt	ge
 800a222:	f021 0104 	bicge.w	r1, r1, #4
 800a226:	6021      	strge	r1, [r4, #0]
 800a228:	b90e      	cbnz	r6, 800a22e <_printf_i+0x116>
 800a22a:	2d00      	cmp	r5, #0
 800a22c:	d04b      	beq.n	800a2c6 <_printf_i+0x1ae>
 800a22e:	4615      	mov	r5, r2
 800a230:	fbb6 f1f3 	udiv	r1, r6, r3
 800a234:	fb03 6711 	mls	r7, r3, r1, r6
 800a238:	5dc7      	ldrb	r7, [r0, r7]
 800a23a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a23e:	4637      	mov	r7, r6
 800a240:	42bb      	cmp	r3, r7
 800a242:	460e      	mov	r6, r1
 800a244:	d9f4      	bls.n	800a230 <_printf_i+0x118>
 800a246:	2b08      	cmp	r3, #8
 800a248:	d10b      	bne.n	800a262 <_printf_i+0x14a>
 800a24a:	6823      	ldr	r3, [r4, #0]
 800a24c:	07de      	lsls	r6, r3, #31
 800a24e:	d508      	bpl.n	800a262 <_printf_i+0x14a>
 800a250:	6923      	ldr	r3, [r4, #16]
 800a252:	6861      	ldr	r1, [r4, #4]
 800a254:	4299      	cmp	r1, r3
 800a256:	bfde      	ittt	le
 800a258:	2330      	movle	r3, #48	; 0x30
 800a25a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a25e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a262:	1b52      	subs	r2, r2, r5
 800a264:	6122      	str	r2, [r4, #16]
 800a266:	464b      	mov	r3, r9
 800a268:	4621      	mov	r1, r4
 800a26a:	4640      	mov	r0, r8
 800a26c:	f8cd a000 	str.w	sl, [sp]
 800a270:	aa03      	add	r2, sp, #12
 800a272:	f7ff fedf 	bl	800a034 <_printf_common>
 800a276:	3001      	adds	r0, #1
 800a278:	d14a      	bne.n	800a310 <_printf_i+0x1f8>
 800a27a:	f04f 30ff 	mov.w	r0, #4294967295
 800a27e:	b004      	add	sp, #16
 800a280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a284:	6823      	ldr	r3, [r4, #0]
 800a286:	f043 0320 	orr.w	r3, r3, #32
 800a28a:	6023      	str	r3, [r4, #0]
 800a28c:	2778      	movs	r7, #120	; 0x78
 800a28e:	4832      	ldr	r0, [pc, #200]	; (800a358 <_printf_i+0x240>)
 800a290:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a294:	6823      	ldr	r3, [r4, #0]
 800a296:	6829      	ldr	r1, [r5, #0]
 800a298:	061f      	lsls	r7, r3, #24
 800a29a:	f851 6b04 	ldr.w	r6, [r1], #4
 800a29e:	d402      	bmi.n	800a2a6 <_printf_i+0x18e>
 800a2a0:	065f      	lsls	r7, r3, #25
 800a2a2:	bf48      	it	mi
 800a2a4:	b2b6      	uxthmi	r6, r6
 800a2a6:	07df      	lsls	r7, r3, #31
 800a2a8:	bf48      	it	mi
 800a2aa:	f043 0320 	orrmi.w	r3, r3, #32
 800a2ae:	6029      	str	r1, [r5, #0]
 800a2b0:	bf48      	it	mi
 800a2b2:	6023      	strmi	r3, [r4, #0]
 800a2b4:	b91e      	cbnz	r6, 800a2be <_printf_i+0x1a6>
 800a2b6:	6823      	ldr	r3, [r4, #0]
 800a2b8:	f023 0320 	bic.w	r3, r3, #32
 800a2bc:	6023      	str	r3, [r4, #0]
 800a2be:	2310      	movs	r3, #16
 800a2c0:	e7a6      	b.n	800a210 <_printf_i+0xf8>
 800a2c2:	4824      	ldr	r0, [pc, #144]	; (800a354 <_printf_i+0x23c>)
 800a2c4:	e7e4      	b.n	800a290 <_printf_i+0x178>
 800a2c6:	4615      	mov	r5, r2
 800a2c8:	e7bd      	b.n	800a246 <_printf_i+0x12e>
 800a2ca:	682b      	ldr	r3, [r5, #0]
 800a2cc:	6826      	ldr	r6, [r4, #0]
 800a2ce:	1d18      	adds	r0, r3, #4
 800a2d0:	6961      	ldr	r1, [r4, #20]
 800a2d2:	6028      	str	r0, [r5, #0]
 800a2d4:	0635      	lsls	r5, r6, #24
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	d501      	bpl.n	800a2de <_printf_i+0x1c6>
 800a2da:	6019      	str	r1, [r3, #0]
 800a2dc:	e002      	b.n	800a2e4 <_printf_i+0x1cc>
 800a2de:	0670      	lsls	r0, r6, #25
 800a2e0:	d5fb      	bpl.n	800a2da <_printf_i+0x1c2>
 800a2e2:	8019      	strh	r1, [r3, #0]
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	4615      	mov	r5, r2
 800a2e8:	6123      	str	r3, [r4, #16]
 800a2ea:	e7bc      	b.n	800a266 <_printf_i+0x14e>
 800a2ec:	682b      	ldr	r3, [r5, #0]
 800a2ee:	2100      	movs	r1, #0
 800a2f0:	1d1a      	adds	r2, r3, #4
 800a2f2:	602a      	str	r2, [r5, #0]
 800a2f4:	681d      	ldr	r5, [r3, #0]
 800a2f6:	6862      	ldr	r2, [r4, #4]
 800a2f8:	4628      	mov	r0, r5
 800a2fa:	f000 f9e6 	bl	800a6ca <memchr>
 800a2fe:	b108      	cbz	r0, 800a304 <_printf_i+0x1ec>
 800a300:	1b40      	subs	r0, r0, r5
 800a302:	6060      	str	r0, [r4, #4]
 800a304:	6863      	ldr	r3, [r4, #4]
 800a306:	6123      	str	r3, [r4, #16]
 800a308:	2300      	movs	r3, #0
 800a30a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a30e:	e7aa      	b.n	800a266 <_printf_i+0x14e>
 800a310:	462a      	mov	r2, r5
 800a312:	4649      	mov	r1, r9
 800a314:	4640      	mov	r0, r8
 800a316:	6923      	ldr	r3, [r4, #16]
 800a318:	47d0      	blx	sl
 800a31a:	3001      	adds	r0, #1
 800a31c:	d0ad      	beq.n	800a27a <_printf_i+0x162>
 800a31e:	6823      	ldr	r3, [r4, #0]
 800a320:	079b      	lsls	r3, r3, #30
 800a322:	d413      	bmi.n	800a34c <_printf_i+0x234>
 800a324:	68e0      	ldr	r0, [r4, #12]
 800a326:	9b03      	ldr	r3, [sp, #12]
 800a328:	4298      	cmp	r0, r3
 800a32a:	bfb8      	it	lt
 800a32c:	4618      	movlt	r0, r3
 800a32e:	e7a6      	b.n	800a27e <_printf_i+0x166>
 800a330:	2301      	movs	r3, #1
 800a332:	4632      	mov	r2, r6
 800a334:	4649      	mov	r1, r9
 800a336:	4640      	mov	r0, r8
 800a338:	47d0      	blx	sl
 800a33a:	3001      	adds	r0, #1
 800a33c:	d09d      	beq.n	800a27a <_printf_i+0x162>
 800a33e:	3501      	adds	r5, #1
 800a340:	68e3      	ldr	r3, [r4, #12]
 800a342:	9903      	ldr	r1, [sp, #12]
 800a344:	1a5b      	subs	r3, r3, r1
 800a346:	42ab      	cmp	r3, r5
 800a348:	dcf2      	bgt.n	800a330 <_printf_i+0x218>
 800a34a:	e7eb      	b.n	800a324 <_printf_i+0x20c>
 800a34c:	2500      	movs	r5, #0
 800a34e:	f104 0619 	add.w	r6, r4, #25
 800a352:	e7f5      	b.n	800a340 <_printf_i+0x228>
 800a354:	0800d032 	.word	0x0800d032
 800a358:	0800d043 	.word	0x0800d043

0800a35c <std>:
 800a35c:	2300      	movs	r3, #0
 800a35e:	b510      	push	{r4, lr}
 800a360:	4604      	mov	r4, r0
 800a362:	e9c0 3300 	strd	r3, r3, [r0]
 800a366:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a36a:	6083      	str	r3, [r0, #8]
 800a36c:	8181      	strh	r1, [r0, #12]
 800a36e:	6643      	str	r3, [r0, #100]	; 0x64
 800a370:	81c2      	strh	r2, [r0, #14]
 800a372:	6183      	str	r3, [r0, #24]
 800a374:	4619      	mov	r1, r3
 800a376:	2208      	movs	r2, #8
 800a378:	305c      	adds	r0, #92	; 0x5c
 800a37a:	f000 f914 	bl	800a5a6 <memset>
 800a37e:	4b0d      	ldr	r3, [pc, #52]	; (800a3b4 <std+0x58>)
 800a380:	6224      	str	r4, [r4, #32]
 800a382:	6263      	str	r3, [r4, #36]	; 0x24
 800a384:	4b0c      	ldr	r3, [pc, #48]	; (800a3b8 <std+0x5c>)
 800a386:	62a3      	str	r3, [r4, #40]	; 0x28
 800a388:	4b0c      	ldr	r3, [pc, #48]	; (800a3bc <std+0x60>)
 800a38a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a38c:	4b0c      	ldr	r3, [pc, #48]	; (800a3c0 <std+0x64>)
 800a38e:	6323      	str	r3, [r4, #48]	; 0x30
 800a390:	4b0c      	ldr	r3, [pc, #48]	; (800a3c4 <std+0x68>)
 800a392:	429c      	cmp	r4, r3
 800a394:	d006      	beq.n	800a3a4 <std+0x48>
 800a396:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a39a:	4294      	cmp	r4, r2
 800a39c:	d002      	beq.n	800a3a4 <std+0x48>
 800a39e:	33d0      	adds	r3, #208	; 0xd0
 800a3a0:	429c      	cmp	r4, r3
 800a3a2:	d105      	bne.n	800a3b0 <std+0x54>
 800a3a4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a3a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3ac:	f000 b98a 	b.w	800a6c4 <__retarget_lock_init_recursive>
 800a3b0:	bd10      	pop	{r4, pc}
 800a3b2:	bf00      	nop
 800a3b4:	0800a521 	.word	0x0800a521
 800a3b8:	0800a543 	.word	0x0800a543
 800a3bc:	0800a57b 	.word	0x0800a57b
 800a3c0:	0800a59f 	.word	0x0800a59f
 800a3c4:	20001944 	.word	0x20001944

0800a3c8 <stdio_exit_handler>:
 800a3c8:	4a02      	ldr	r2, [pc, #8]	; (800a3d4 <stdio_exit_handler+0xc>)
 800a3ca:	4903      	ldr	r1, [pc, #12]	; (800a3d8 <stdio_exit_handler+0x10>)
 800a3cc:	4803      	ldr	r0, [pc, #12]	; (800a3dc <stdio_exit_handler+0x14>)
 800a3ce:	f000 b869 	b.w	800a4a4 <_fwalk_sglue>
 800a3d2:	bf00      	nop
 800a3d4:	2000017c 	.word	0x2000017c
 800a3d8:	0800c07d 	.word	0x0800c07d
 800a3dc:	20000188 	.word	0x20000188

0800a3e0 <cleanup_stdio>:
 800a3e0:	6841      	ldr	r1, [r0, #4]
 800a3e2:	4b0c      	ldr	r3, [pc, #48]	; (800a414 <cleanup_stdio+0x34>)
 800a3e4:	b510      	push	{r4, lr}
 800a3e6:	4299      	cmp	r1, r3
 800a3e8:	4604      	mov	r4, r0
 800a3ea:	d001      	beq.n	800a3f0 <cleanup_stdio+0x10>
 800a3ec:	f001 fe46 	bl	800c07c <_fflush_r>
 800a3f0:	68a1      	ldr	r1, [r4, #8]
 800a3f2:	4b09      	ldr	r3, [pc, #36]	; (800a418 <cleanup_stdio+0x38>)
 800a3f4:	4299      	cmp	r1, r3
 800a3f6:	d002      	beq.n	800a3fe <cleanup_stdio+0x1e>
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	f001 fe3f 	bl	800c07c <_fflush_r>
 800a3fe:	68e1      	ldr	r1, [r4, #12]
 800a400:	4b06      	ldr	r3, [pc, #24]	; (800a41c <cleanup_stdio+0x3c>)
 800a402:	4299      	cmp	r1, r3
 800a404:	d004      	beq.n	800a410 <cleanup_stdio+0x30>
 800a406:	4620      	mov	r0, r4
 800a408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a40c:	f001 be36 	b.w	800c07c <_fflush_r>
 800a410:	bd10      	pop	{r4, pc}
 800a412:	bf00      	nop
 800a414:	20001944 	.word	0x20001944
 800a418:	200019ac 	.word	0x200019ac
 800a41c:	20001a14 	.word	0x20001a14

0800a420 <global_stdio_init.part.0>:
 800a420:	b510      	push	{r4, lr}
 800a422:	4b0b      	ldr	r3, [pc, #44]	; (800a450 <global_stdio_init.part.0+0x30>)
 800a424:	4c0b      	ldr	r4, [pc, #44]	; (800a454 <global_stdio_init.part.0+0x34>)
 800a426:	4a0c      	ldr	r2, [pc, #48]	; (800a458 <global_stdio_init.part.0+0x38>)
 800a428:	4620      	mov	r0, r4
 800a42a:	601a      	str	r2, [r3, #0]
 800a42c:	2104      	movs	r1, #4
 800a42e:	2200      	movs	r2, #0
 800a430:	f7ff ff94 	bl	800a35c <std>
 800a434:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a438:	2201      	movs	r2, #1
 800a43a:	2109      	movs	r1, #9
 800a43c:	f7ff ff8e 	bl	800a35c <std>
 800a440:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a444:	2202      	movs	r2, #2
 800a446:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a44a:	2112      	movs	r1, #18
 800a44c:	f7ff bf86 	b.w	800a35c <std>
 800a450:	20001a7c 	.word	0x20001a7c
 800a454:	20001944 	.word	0x20001944
 800a458:	0800a3c9 	.word	0x0800a3c9

0800a45c <__sfp_lock_acquire>:
 800a45c:	4801      	ldr	r0, [pc, #4]	; (800a464 <__sfp_lock_acquire+0x8>)
 800a45e:	f000 b932 	b.w	800a6c6 <__retarget_lock_acquire_recursive>
 800a462:	bf00      	nop
 800a464:	20001a85 	.word	0x20001a85

0800a468 <__sfp_lock_release>:
 800a468:	4801      	ldr	r0, [pc, #4]	; (800a470 <__sfp_lock_release+0x8>)
 800a46a:	f000 b92d 	b.w	800a6c8 <__retarget_lock_release_recursive>
 800a46e:	bf00      	nop
 800a470:	20001a85 	.word	0x20001a85

0800a474 <__sinit>:
 800a474:	b510      	push	{r4, lr}
 800a476:	4604      	mov	r4, r0
 800a478:	f7ff fff0 	bl	800a45c <__sfp_lock_acquire>
 800a47c:	6a23      	ldr	r3, [r4, #32]
 800a47e:	b11b      	cbz	r3, 800a488 <__sinit+0x14>
 800a480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a484:	f7ff bff0 	b.w	800a468 <__sfp_lock_release>
 800a488:	4b04      	ldr	r3, [pc, #16]	; (800a49c <__sinit+0x28>)
 800a48a:	6223      	str	r3, [r4, #32]
 800a48c:	4b04      	ldr	r3, [pc, #16]	; (800a4a0 <__sinit+0x2c>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d1f5      	bne.n	800a480 <__sinit+0xc>
 800a494:	f7ff ffc4 	bl	800a420 <global_stdio_init.part.0>
 800a498:	e7f2      	b.n	800a480 <__sinit+0xc>
 800a49a:	bf00      	nop
 800a49c:	0800a3e1 	.word	0x0800a3e1
 800a4a0:	20001a7c 	.word	0x20001a7c

0800a4a4 <_fwalk_sglue>:
 800a4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4a8:	4607      	mov	r7, r0
 800a4aa:	4688      	mov	r8, r1
 800a4ac:	4614      	mov	r4, r2
 800a4ae:	2600      	movs	r6, #0
 800a4b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a4b4:	f1b9 0901 	subs.w	r9, r9, #1
 800a4b8:	d505      	bpl.n	800a4c6 <_fwalk_sglue+0x22>
 800a4ba:	6824      	ldr	r4, [r4, #0]
 800a4bc:	2c00      	cmp	r4, #0
 800a4be:	d1f7      	bne.n	800a4b0 <_fwalk_sglue+0xc>
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4c6:	89ab      	ldrh	r3, [r5, #12]
 800a4c8:	2b01      	cmp	r3, #1
 800a4ca:	d907      	bls.n	800a4dc <_fwalk_sglue+0x38>
 800a4cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a4d0:	3301      	adds	r3, #1
 800a4d2:	d003      	beq.n	800a4dc <_fwalk_sglue+0x38>
 800a4d4:	4629      	mov	r1, r5
 800a4d6:	4638      	mov	r0, r7
 800a4d8:	47c0      	blx	r8
 800a4da:	4306      	orrs	r6, r0
 800a4dc:	3568      	adds	r5, #104	; 0x68
 800a4de:	e7e9      	b.n	800a4b4 <_fwalk_sglue+0x10>

0800a4e0 <siprintf>:
 800a4e0:	b40e      	push	{r1, r2, r3}
 800a4e2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a4e6:	b500      	push	{lr}
 800a4e8:	b09c      	sub	sp, #112	; 0x70
 800a4ea:	ab1d      	add	r3, sp, #116	; 0x74
 800a4ec:	9002      	str	r0, [sp, #8]
 800a4ee:	9006      	str	r0, [sp, #24]
 800a4f0:	9107      	str	r1, [sp, #28]
 800a4f2:	9104      	str	r1, [sp, #16]
 800a4f4:	4808      	ldr	r0, [pc, #32]	; (800a518 <siprintf+0x38>)
 800a4f6:	4909      	ldr	r1, [pc, #36]	; (800a51c <siprintf+0x3c>)
 800a4f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4fc:	9105      	str	r1, [sp, #20]
 800a4fe:	6800      	ldr	r0, [r0, #0]
 800a500:	a902      	add	r1, sp, #8
 800a502:	9301      	str	r3, [sp, #4]
 800a504:	f001 fc3a 	bl	800bd7c <_svfiprintf_r>
 800a508:	2200      	movs	r2, #0
 800a50a:	9b02      	ldr	r3, [sp, #8]
 800a50c:	701a      	strb	r2, [r3, #0]
 800a50e:	b01c      	add	sp, #112	; 0x70
 800a510:	f85d eb04 	ldr.w	lr, [sp], #4
 800a514:	b003      	add	sp, #12
 800a516:	4770      	bx	lr
 800a518:	200001d4 	.word	0x200001d4
 800a51c:	ffff0208 	.word	0xffff0208

0800a520 <__sread>:
 800a520:	b510      	push	{r4, lr}
 800a522:	460c      	mov	r4, r1
 800a524:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a528:	f000 f87e 	bl	800a628 <_read_r>
 800a52c:	2800      	cmp	r0, #0
 800a52e:	bfab      	itete	ge
 800a530:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a532:	89a3      	ldrhlt	r3, [r4, #12]
 800a534:	181b      	addge	r3, r3, r0
 800a536:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a53a:	bfac      	ite	ge
 800a53c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a53e:	81a3      	strhlt	r3, [r4, #12]
 800a540:	bd10      	pop	{r4, pc}

0800a542 <__swrite>:
 800a542:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a546:	461f      	mov	r7, r3
 800a548:	898b      	ldrh	r3, [r1, #12]
 800a54a:	4605      	mov	r5, r0
 800a54c:	05db      	lsls	r3, r3, #23
 800a54e:	460c      	mov	r4, r1
 800a550:	4616      	mov	r6, r2
 800a552:	d505      	bpl.n	800a560 <__swrite+0x1e>
 800a554:	2302      	movs	r3, #2
 800a556:	2200      	movs	r2, #0
 800a558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a55c:	f000 f852 	bl	800a604 <_lseek_r>
 800a560:	89a3      	ldrh	r3, [r4, #12]
 800a562:	4632      	mov	r2, r6
 800a564:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a568:	81a3      	strh	r3, [r4, #12]
 800a56a:	4628      	mov	r0, r5
 800a56c:	463b      	mov	r3, r7
 800a56e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a572:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a576:	f000 b869 	b.w	800a64c <_write_r>

0800a57a <__sseek>:
 800a57a:	b510      	push	{r4, lr}
 800a57c:	460c      	mov	r4, r1
 800a57e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a582:	f000 f83f 	bl	800a604 <_lseek_r>
 800a586:	1c43      	adds	r3, r0, #1
 800a588:	89a3      	ldrh	r3, [r4, #12]
 800a58a:	bf15      	itete	ne
 800a58c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a58e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a592:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a596:	81a3      	strheq	r3, [r4, #12]
 800a598:	bf18      	it	ne
 800a59a:	81a3      	strhne	r3, [r4, #12]
 800a59c:	bd10      	pop	{r4, pc}

0800a59e <__sclose>:
 800a59e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5a2:	f000 b81f 	b.w	800a5e4 <_close_r>

0800a5a6 <memset>:
 800a5a6:	4603      	mov	r3, r0
 800a5a8:	4402      	add	r2, r0
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d100      	bne.n	800a5b0 <memset+0xa>
 800a5ae:	4770      	bx	lr
 800a5b0:	f803 1b01 	strb.w	r1, [r3], #1
 800a5b4:	e7f9      	b.n	800a5aa <memset+0x4>

0800a5b6 <strncat>:
 800a5b6:	b530      	push	{r4, r5, lr}
 800a5b8:	4604      	mov	r4, r0
 800a5ba:	7825      	ldrb	r5, [r4, #0]
 800a5bc:	4623      	mov	r3, r4
 800a5be:	3401      	adds	r4, #1
 800a5c0:	2d00      	cmp	r5, #0
 800a5c2:	d1fa      	bne.n	800a5ba <strncat+0x4>
 800a5c4:	3a01      	subs	r2, #1
 800a5c6:	d304      	bcc.n	800a5d2 <strncat+0x1c>
 800a5c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5cc:	f803 4b01 	strb.w	r4, [r3], #1
 800a5d0:	b904      	cbnz	r4, 800a5d4 <strncat+0x1e>
 800a5d2:	bd30      	pop	{r4, r5, pc}
 800a5d4:	2a00      	cmp	r2, #0
 800a5d6:	d1f5      	bne.n	800a5c4 <strncat+0xe>
 800a5d8:	701a      	strb	r2, [r3, #0]
 800a5da:	e7f3      	b.n	800a5c4 <strncat+0xe>

0800a5dc <_localeconv_r>:
 800a5dc:	4800      	ldr	r0, [pc, #0]	; (800a5e0 <_localeconv_r+0x4>)
 800a5de:	4770      	bx	lr
 800a5e0:	200002c8 	.word	0x200002c8

0800a5e4 <_close_r>:
 800a5e4:	b538      	push	{r3, r4, r5, lr}
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	4d05      	ldr	r5, [pc, #20]	; (800a600 <_close_r+0x1c>)
 800a5ea:	4604      	mov	r4, r0
 800a5ec:	4608      	mov	r0, r1
 800a5ee:	602b      	str	r3, [r5, #0]
 800a5f0:	f7f7 ff76 	bl	80024e0 <_close>
 800a5f4:	1c43      	adds	r3, r0, #1
 800a5f6:	d102      	bne.n	800a5fe <_close_r+0x1a>
 800a5f8:	682b      	ldr	r3, [r5, #0]
 800a5fa:	b103      	cbz	r3, 800a5fe <_close_r+0x1a>
 800a5fc:	6023      	str	r3, [r4, #0]
 800a5fe:	bd38      	pop	{r3, r4, r5, pc}
 800a600:	20001a80 	.word	0x20001a80

0800a604 <_lseek_r>:
 800a604:	b538      	push	{r3, r4, r5, lr}
 800a606:	4604      	mov	r4, r0
 800a608:	4608      	mov	r0, r1
 800a60a:	4611      	mov	r1, r2
 800a60c:	2200      	movs	r2, #0
 800a60e:	4d05      	ldr	r5, [pc, #20]	; (800a624 <_lseek_r+0x20>)
 800a610:	602a      	str	r2, [r5, #0]
 800a612:	461a      	mov	r2, r3
 800a614:	f7f7 ff88 	bl	8002528 <_lseek>
 800a618:	1c43      	adds	r3, r0, #1
 800a61a:	d102      	bne.n	800a622 <_lseek_r+0x1e>
 800a61c:	682b      	ldr	r3, [r5, #0]
 800a61e:	b103      	cbz	r3, 800a622 <_lseek_r+0x1e>
 800a620:	6023      	str	r3, [r4, #0]
 800a622:	bd38      	pop	{r3, r4, r5, pc}
 800a624:	20001a80 	.word	0x20001a80

0800a628 <_read_r>:
 800a628:	b538      	push	{r3, r4, r5, lr}
 800a62a:	4604      	mov	r4, r0
 800a62c:	4608      	mov	r0, r1
 800a62e:	4611      	mov	r1, r2
 800a630:	2200      	movs	r2, #0
 800a632:	4d05      	ldr	r5, [pc, #20]	; (800a648 <_read_r+0x20>)
 800a634:	602a      	str	r2, [r5, #0]
 800a636:	461a      	mov	r2, r3
 800a638:	f7f7 ff19 	bl	800246e <_read>
 800a63c:	1c43      	adds	r3, r0, #1
 800a63e:	d102      	bne.n	800a646 <_read_r+0x1e>
 800a640:	682b      	ldr	r3, [r5, #0]
 800a642:	b103      	cbz	r3, 800a646 <_read_r+0x1e>
 800a644:	6023      	str	r3, [r4, #0]
 800a646:	bd38      	pop	{r3, r4, r5, pc}
 800a648:	20001a80 	.word	0x20001a80

0800a64c <_write_r>:
 800a64c:	b538      	push	{r3, r4, r5, lr}
 800a64e:	4604      	mov	r4, r0
 800a650:	4608      	mov	r0, r1
 800a652:	4611      	mov	r1, r2
 800a654:	2200      	movs	r2, #0
 800a656:	4d05      	ldr	r5, [pc, #20]	; (800a66c <_write_r+0x20>)
 800a658:	602a      	str	r2, [r5, #0]
 800a65a:	461a      	mov	r2, r3
 800a65c:	f7f7 ff24 	bl	80024a8 <_write>
 800a660:	1c43      	adds	r3, r0, #1
 800a662:	d102      	bne.n	800a66a <_write_r+0x1e>
 800a664:	682b      	ldr	r3, [r5, #0]
 800a666:	b103      	cbz	r3, 800a66a <_write_r+0x1e>
 800a668:	6023      	str	r3, [r4, #0]
 800a66a:	bd38      	pop	{r3, r4, r5, pc}
 800a66c:	20001a80 	.word	0x20001a80

0800a670 <__errno>:
 800a670:	4b01      	ldr	r3, [pc, #4]	; (800a678 <__errno+0x8>)
 800a672:	6818      	ldr	r0, [r3, #0]
 800a674:	4770      	bx	lr
 800a676:	bf00      	nop
 800a678:	200001d4 	.word	0x200001d4

0800a67c <__libc_init_array>:
 800a67c:	b570      	push	{r4, r5, r6, lr}
 800a67e:	2600      	movs	r6, #0
 800a680:	4d0c      	ldr	r5, [pc, #48]	; (800a6b4 <__libc_init_array+0x38>)
 800a682:	4c0d      	ldr	r4, [pc, #52]	; (800a6b8 <__libc_init_array+0x3c>)
 800a684:	1b64      	subs	r4, r4, r5
 800a686:	10a4      	asrs	r4, r4, #2
 800a688:	42a6      	cmp	r6, r4
 800a68a:	d109      	bne.n	800a6a0 <__libc_init_array+0x24>
 800a68c:	f002 fa72 	bl	800cb74 <_init>
 800a690:	2600      	movs	r6, #0
 800a692:	4d0a      	ldr	r5, [pc, #40]	; (800a6bc <__libc_init_array+0x40>)
 800a694:	4c0a      	ldr	r4, [pc, #40]	; (800a6c0 <__libc_init_array+0x44>)
 800a696:	1b64      	subs	r4, r4, r5
 800a698:	10a4      	asrs	r4, r4, #2
 800a69a:	42a6      	cmp	r6, r4
 800a69c:	d105      	bne.n	800a6aa <__libc_init_array+0x2e>
 800a69e:	bd70      	pop	{r4, r5, r6, pc}
 800a6a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6a4:	4798      	blx	r3
 800a6a6:	3601      	adds	r6, #1
 800a6a8:	e7ee      	b.n	800a688 <__libc_init_array+0xc>
 800a6aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6ae:	4798      	blx	r3
 800a6b0:	3601      	adds	r6, #1
 800a6b2:	e7f2      	b.n	800a69a <__libc_init_array+0x1e>
 800a6b4:	0800d39c 	.word	0x0800d39c
 800a6b8:	0800d39c 	.word	0x0800d39c
 800a6bc:	0800d39c 	.word	0x0800d39c
 800a6c0:	0800d3a0 	.word	0x0800d3a0

0800a6c4 <__retarget_lock_init_recursive>:
 800a6c4:	4770      	bx	lr

0800a6c6 <__retarget_lock_acquire_recursive>:
 800a6c6:	4770      	bx	lr

0800a6c8 <__retarget_lock_release_recursive>:
 800a6c8:	4770      	bx	lr

0800a6ca <memchr>:
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	b510      	push	{r4, lr}
 800a6ce:	b2c9      	uxtb	r1, r1
 800a6d0:	4402      	add	r2, r0
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	d101      	bne.n	800a6dc <memchr+0x12>
 800a6d8:	2000      	movs	r0, #0
 800a6da:	e003      	b.n	800a6e4 <memchr+0x1a>
 800a6dc:	7804      	ldrb	r4, [r0, #0]
 800a6de:	3301      	adds	r3, #1
 800a6e0:	428c      	cmp	r4, r1
 800a6e2:	d1f6      	bne.n	800a6d2 <memchr+0x8>
 800a6e4:	bd10      	pop	{r4, pc}

0800a6e6 <memcpy>:
 800a6e6:	440a      	add	r2, r1
 800a6e8:	4291      	cmp	r1, r2
 800a6ea:	f100 33ff 	add.w	r3, r0, #4294967295
 800a6ee:	d100      	bne.n	800a6f2 <memcpy+0xc>
 800a6f0:	4770      	bx	lr
 800a6f2:	b510      	push	{r4, lr}
 800a6f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6f8:	4291      	cmp	r1, r2
 800a6fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6fe:	d1f9      	bne.n	800a6f4 <memcpy+0xe>
 800a700:	bd10      	pop	{r4, pc}

0800a702 <quorem>:
 800a702:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a706:	6903      	ldr	r3, [r0, #16]
 800a708:	690c      	ldr	r4, [r1, #16]
 800a70a:	4607      	mov	r7, r0
 800a70c:	42a3      	cmp	r3, r4
 800a70e:	db7f      	blt.n	800a810 <quorem+0x10e>
 800a710:	3c01      	subs	r4, #1
 800a712:	f100 0514 	add.w	r5, r0, #20
 800a716:	f101 0814 	add.w	r8, r1, #20
 800a71a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a71e:	9301      	str	r3, [sp, #4]
 800a720:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a724:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a728:	3301      	adds	r3, #1
 800a72a:	429a      	cmp	r2, r3
 800a72c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a730:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a734:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a738:	d331      	bcc.n	800a79e <quorem+0x9c>
 800a73a:	f04f 0e00 	mov.w	lr, #0
 800a73e:	4640      	mov	r0, r8
 800a740:	46ac      	mov	ip, r5
 800a742:	46f2      	mov	sl, lr
 800a744:	f850 2b04 	ldr.w	r2, [r0], #4
 800a748:	b293      	uxth	r3, r2
 800a74a:	fb06 e303 	mla	r3, r6, r3, lr
 800a74e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a752:	0c1a      	lsrs	r2, r3, #16
 800a754:	b29b      	uxth	r3, r3
 800a756:	fb06 220e 	mla	r2, r6, lr, r2
 800a75a:	ebaa 0303 	sub.w	r3, sl, r3
 800a75e:	f8dc a000 	ldr.w	sl, [ip]
 800a762:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a766:	fa1f fa8a 	uxth.w	sl, sl
 800a76a:	4453      	add	r3, sl
 800a76c:	f8dc a000 	ldr.w	sl, [ip]
 800a770:	b292      	uxth	r2, r2
 800a772:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a776:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a77a:	b29b      	uxth	r3, r3
 800a77c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a780:	4581      	cmp	r9, r0
 800a782:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a786:	f84c 3b04 	str.w	r3, [ip], #4
 800a78a:	d2db      	bcs.n	800a744 <quorem+0x42>
 800a78c:	f855 300b 	ldr.w	r3, [r5, fp]
 800a790:	b92b      	cbnz	r3, 800a79e <quorem+0x9c>
 800a792:	9b01      	ldr	r3, [sp, #4]
 800a794:	3b04      	subs	r3, #4
 800a796:	429d      	cmp	r5, r3
 800a798:	461a      	mov	r2, r3
 800a79a:	d32d      	bcc.n	800a7f8 <quorem+0xf6>
 800a79c:	613c      	str	r4, [r7, #16]
 800a79e:	4638      	mov	r0, r7
 800a7a0:	f001 f994 	bl	800bacc <__mcmp>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	db23      	blt.n	800a7f0 <quorem+0xee>
 800a7a8:	4629      	mov	r1, r5
 800a7aa:	2000      	movs	r0, #0
 800a7ac:	3601      	adds	r6, #1
 800a7ae:	f858 2b04 	ldr.w	r2, [r8], #4
 800a7b2:	f8d1 c000 	ldr.w	ip, [r1]
 800a7b6:	b293      	uxth	r3, r2
 800a7b8:	1ac3      	subs	r3, r0, r3
 800a7ba:	0c12      	lsrs	r2, r2, #16
 800a7bc:	fa1f f08c 	uxth.w	r0, ip
 800a7c0:	4403      	add	r3, r0
 800a7c2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a7c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a7ca:	b29b      	uxth	r3, r3
 800a7cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a7d0:	45c1      	cmp	r9, r8
 800a7d2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a7d6:	f841 3b04 	str.w	r3, [r1], #4
 800a7da:	d2e8      	bcs.n	800a7ae <quorem+0xac>
 800a7dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a7e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a7e4:	b922      	cbnz	r2, 800a7f0 <quorem+0xee>
 800a7e6:	3b04      	subs	r3, #4
 800a7e8:	429d      	cmp	r5, r3
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	d30a      	bcc.n	800a804 <quorem+0x102>
 800a7ee:	613c      	str	r4, [r7, #16]
 800a7f0:	4630      	mov	r0, r6
 800a7f2:	b003      	add	sp, #12
 800a7f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7f8:	6812      	ldr	r2, [r2, #0]
 800a7fa:	3b04      	subs	r3, #4
 800a7fc:	2a00      	cmp	r2, #0
 800a7fe:	d1cd      	bne.n	800a79c <quorem+0x9a>
 800a800:	3c01      	subs	r4, #1
 800a802:	e7c8      	b.n	800a796 <quorem+0x94>
 800a804:	6812      	ldr	r2, [r2, #0]
 800a806:	3b04      	subs	r3, #4
 800a808:	2a00      	cmp	r2, #0
 800a80a:	d1f0      	bne.n	800a7ee <quorem+0xec>
 800a80c:	3c01      	subs	r4, #1
 800a80e:	e7eb      	b.n	800a7e8 <quorem+0xe6>
 800a810:	2000      	movs	r0, #0
 800a812:	e7ee      	b.n	800a7f2 <quorem+0xf0>
 800a814:	0000      	movs	r0, r0
	...

0800a818 <_dtoa_r>:
 800a818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a81c:	4616      	mov	r6, r2
 800a81e:	461f      	mov	r7, r3
 800a820:	69c4      	ldr	r4, [r0, #28]
 800a822:	b099      	sub	sp, #100	; 0x64
 800a824:	4605      	mov	r5, r0
 800a826:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a82a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800a82e:	b974      	cbnz	r4, 800a84e <_dtoa_r+0x36>
 800a830:	2010      	movs	r0, #16
 800a832:	f000 fe1d 	bl	800b470 <malloc>
 800a836:	4602      	mov	r2, r0
 800a838:	61e8      	str	r0, [r5, #28]
 800a83a:	b920      	cbnz	r0, 800a846 <_dtoa_r+0x2e>
 800a83c:	21ef      	movs	r1, #239	; 0xef
 800a83e:	4bac      	ldr	r3, [pc, #688]	; (800aaf0 <_dtoa_r+0x2d8>)
 800a840:	48ac      	ldr	r0, [pc, #688]	; (800aaf4 <_dtoa_r+0x2dc>)
 800a842:	f001 fc6d 	bl	800c120 <__assert_func>
 800a846:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a84a:	6004      	str	r4, [r0, #0]
 800a84c:	60c4      	str	r4, [r0, #12]
 800a84e:	69eb      	ldr	r3, [r5, #28]
 800a850:	6819      	ldr	r1, [r3, #0]
 800a852:	b151      	cbz	r1, 800a86a <_dtoa_r+0x52>
 800a854:	685a      	ldr	r2, [r3, #4]
 800a856:	2301      	movs	r3, #1
 800a858:	4093      	lsls	r3, r2
 800a85a:	604a      	str	r2, [r1, #4]
 800a85c:	608b      	str	r3, [r1, #8]
 800a85e:	4628      	mov	r0, r5
 800a860:	f000 fefa 	bl	800b658 <_Bfree>
 800a864:	2200      	movs	r2, #0
 800a866:	69eb      	ldr	r3, [r5, #28]
 800a868:	601a      	str	r2, [r3, #0]
 800a86a:	1e3b      	subs	r3, r7, #0
 800a86c:	bfaf      	iteee	ge
 800a86e:	2300      	movge	r3, #0
 800a870:	2201      	movlt	r2, #1
 800a872:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a876:	9305      	strlt	r3, [sp, #20]
 800a878:	bfa8      	it	ge
 800a87a:	f8c8 3000 	strge.w	r3, [r8]
 800a87e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800a882:	4b9d      	ldr	r3, [pc, #628]	; (800aaf8 <_dtoa_r+0x2e0>)
 800a884:	bfb8      	it	lt
 800a886:	f8c8 2000 	strlt.w	r2, [r8]
 800a88a:	ea33 0309 	bics.w	r3, r3, r9
 800a88e:	d119      	bne.n	800a8c4 <_dtoa_r+0xac>
 800a890:	f242 730f 	movw	r3, #9999	; 0x270f
 800a894:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a896:	6013      	str	r3, [r2, #0]
 800a898:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a89c:	4333      	orrs	r3, r6
 800a89e:	f000 8589 	beq.w	800b3b4 <_dtoa_r+0xb9c>
 800a8a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a8a4:	b953      	cbnz	r3, 800a8bc <_dtoa_r+0xa4>
 800a8a6:	4b95      	ldr	r3, [pc, #596]	; (800aafc <_dtoa_r+0x2e4>)
 800a8a8:	e023      	b.n	800a8f2 <_dtoa_r+0xda>
 800a8aa:	4b95      	ldr	r3, [pc, #596]	; (800ab00 <_dtoa_r+0x2e8>)
 800a8ac:	9303      	str	r3, [sp, #12]
 800a8ae:	3308      	adds	r3, #8
 800a8b0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a8b2:	6013      	str	r3, [r2, #0]
 800a8b4:	9803      	ldr	r0, [sp, #12]
 800a8b6:	b019      	add	sp, #100	; 0x64
 800a8b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8bc:	4b8f      	ldr	r3, [pc, #572]	; (800aafc <_dtoa_r+0x2e4>)
 800a8be:	9303      	str	r3, [sp, #12]
 800a8c0:	3303      	adds	r3, #3
 800a8c2:	e7f5      	b.n	800a8b0 <_dtoa_r+0x98>
 800a8c4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a8c8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800a8cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	f7f6 f8d4 	bl	8000a80 <__aeabi_dcmpeq>
 800a8d8:	4680      	mov	r8, r0
 800a8da:	b160      	cbz	r0, 800a8f6 <_dtoa_r+0xde>
 800a8dc:	2301      	movs	r3, #1
 800a8de:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a8e0:	6013      	str	r3, [r2, #0]
 800a8e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	f000 8562 	beq.w	800b3ae <_dtoa_r+0xb96>
 800a8ea:	4b86      	ldr	r3, [pc, #536]	; (800ab04 <_dtoa_r+0x2ec>)
 800a8ec:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a8ee:	6013      	str	r3, [r2, #0]
 800a8f0:	3b01      	subs	r3, #1
 800a8f2:	9303      	str	r3, [sp, #12]
 800a8f4:	e7de      	b.n	800a8b4 <_dtoa_r+0x9c>
 800a8f6:	ab16      	add	r3, sp, #88	; 0x58
 800a8f8:	9301      	str	r3, [sp, #4]
 800a8fa:	ab17      	add	r3, sp, #92	; 0x5c
 800a8fc:	9300      	str	r3, [sp, #0]
 800a8fe:	4628      	mov	r0, r5
 800a900:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a904:	f001 f98a 	bl	800bc1c <__d2b>
 800a908:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a90c:	4682      	mov	sl, r0
 800a90e:	2c00      	cmp	r4, #0
 800a910:	d07e      	beq.n	800aa10 <_dtoa_r+0x1f8>
 800a912:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a916:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a918:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a91c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a920:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a924:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a928:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800a92c:	4619      	mov	r1, r3
 800a92e:	2200      	movs	r2, #0
 800a930:	4b75      	ldr	r3, [pc, #468]	; (800ab08 <_dtoa_r+0x2f0>)
 800a932:	f7f5 fc85 	bl	8000240 <__aeabi_dsub>
 800a936:	a368      	add	r3, pc, #416	; (adr r3, 800aad8 <_dtoa_r+0x2c0>)
 800a938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a93c:	f7f5 fe38 	bl	80005b0 <__aeabi_dmul>
 800a940:	a367      	add	r3, pc, #412	; (adr r3, 800aae0 <_dtoa_r+0x2c8>)
 800a942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a946:	f7f5 fc7d 	bl	8000244 <__adddf3>
 800a94a:	4606      	mov	r6, r0
 800a94c:	4620      	mov	r0, r4
 800a94e:	460f      	mov	r7, r1
 800a950:	f7f5 fdc4 	bl	80004dc <__aeabi_i2d>
 800a954:	a364      	add	r3, pc, #400	; (adr r3, 800aae8 <_dtoa_r+0x2d0>)
 800a956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95a:	f7f5 fe29 	bl	80005b0 <__aeabi_dmul>
 800a95e:	4602      	mov	r2, r0
 800a960:	460b      	mov	r3, r1
 800a962:	4630      	mov	r0, r6
 800a964:	4639      	mov	r1, r7
 800a966:	f7f5 fc6d 	bl	8000244 <__adddf3>
 800a96a:	4606      	mov	r6, r0
 800a96c:	460f      	mov	r7, r1
 800a96e:	f7f6 f8cf 	bl	8000b10 <__aeabi_d2iz>
 800a972:	2200      	movs	r2, #0
 800a974:	4683      	mov	fp, r0
 800a976:	2300      	movs	r3, #0
 800a978:	4630      	mov	r0, r6
 800a97a:	4639      	mov	r1, r7
 800a97c:	f7f6 f88a 	bl	8000a94 <__aeabi_dcmplt>
 800a980:	b148      	cbz	r0, 800a996 <_dtoa_r+0x17e>
 800a982:	4658      	mov	r0, fp
 800a984:	f7f5 fdaa 	bl	80004dc <__aeabi_i2d>
 800a988:	4632      	mov	r2, r6
 800a98a:	463b      	mov	r3, r7
 800a98c:	f7f6 f878 	bl	8000a80 <__aeabi_dcmpeq>
 800a990:	b908      	cbnz	r0, 800a996 <_dtoa_r+0x17e>
 800a992:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a996:	f1bb 0f16 	cmp.w	fp, #22
 800a99a:	d857      	bhi.n	800aa4c <_dtoa_r+0x234>
 800a99c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a9a0:	4b5a      	ldr	r3, [pc, #360]	; (800ab0c <_dtoa_r+0x2f4>)
 800a9a2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9aa:	f7f6 f873 	bl	8000a94 <__aeabi_dcmplt>
 800a9ae:	2800      	cmp	r0, #0
 800a9b0:	d04e      	beq.n	800aa50 <_dtoa_r+0x238>
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a9b8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9ba:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a9bc:	1b1b      	subs	r3, r3, r4
 800a9be:	1e5a      	subs	r2, r3, #1
 800a9c0:	bf46      	itte	mi
 800a9c2:	f1c3 0901 	rsbmi	r9, r3, #1
 800a9c6:	2300      	movmi	r3, #0
 800a9c8:	f04f 0900 	movpl.w	r9, #0
 800a9cc:	9209      	str	r2, [sp, #36]	; 0x24
 800a9ce:	bf48      	it	mi
 800a9d0:	9309      	strmi	r3, [sp, #36]	; 0x24
 800a9d2:	f1bb 0f00 	cmp.w	fp, #0
 800a9d6:	db3d      	blt.n	800aa54 <_dtoa_r+0x23c>
 800a9d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9da:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800a9de:	445b      	add	r3, fp
 800a9e0:	9309      	str	r3, [sp, #36]	; 0x24
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	930a      	str	r3, [sp, #40]	; 0x28
 800a9e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a9e8:	2b09      	cmp	r3, #9
 800a9ea:	d867      	bhi.n	800aabc <_dtoa_r+0x2a4>
 800a9ec:	2b05      	cmp	r3, #5
 800a9ee:	bfc4      	itt	gt
 800a9f0:	3b04      	subgt	r3, #4
 800a9f2:	9322      	strgt	r3, [sp, #136]	; 0x88
 800a9f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a9f6:	bfc8      	it	gt
 800a9f8:	2400      	movgt	r4, #0
 800a9fa:	f1a3 0302 	sub.w	r3, r3, #2
 800a9fe:	bfd8      	it	le
 800aa00:	2401      	movle	r4, #1
 800aa02:	2b03      	cmp	r3, #3
 800aa04:	f200 8086 	bhi.w	800ab14 <_dtoa_r+0x2fc>
 800aa08:	e8df f003 	tbb	[pc, r3]
 800aa0c:	5637392c 	.word	0x5637392c
 800aa10:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800aa14:	441c      	add	r4, r3
 800aa16:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800aa1a:	2b20      	cmp	r3, #32
 800aa1c:	bfc1      	itttt	gt
 800aa1e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800aa22:	fa09 f903 	lslgt.w	r9, r9, r3
 800aa26:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800aa2a:	fa26 f303 	lsrgt.w	r3, r6, r3
 800aa2e:	bfd6      	itet	le
 800aa30:	f1c3 0320 	rsble	r3, r3, #32
 800aa34:	ea49 0003 	orrgt.w	r0, r9, r3
 800aa38:	fa06 f003 	lslle.w	r0, r6, r3
 800aa3c:	f7f5 fd3e 	bl	80004bc <__aeabi_ui2d>
 800aa40:	2201      	movs	r2, #1
 800aa42:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800aa46:	3c01      	subs	r4, #1
 800aa48:	9213      	str	r2, [sp, #76]	; 0x4c
 800aa4a:	e76f      	b.n	800a92c <_dtoa_r+0x114>
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	e7b3      	b.n	800a9b8 <_dtoa_r+0x1a0>
 800aa50:	900f      	str	r0, [sp, #60]	; 0x3c
 800aa52:	e7b2      	b.n	800a9ba <_dtoa_r+0x1a2>
 800aa54:	f1cb 0300 	rsb	r3, fp, #0
 800aa58:	930a      	str	r3, [sp, #40]	; 0x28
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	eba9 090b 	sub.w	r9, r9, fp
 800aa60:	930e      	str	r3, [sp, #56]	; 0x38
 800aa62:	e7c0      	b.n	800a9e6 <_dtoa_r+0x1ce>
 800aa64:	2300      	movs	r3, #0
 800aa66:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	dc55      	bgt.n	800ab1a <_dtoa_r+0x302>
 800aa6e:	2301      	movs	r3, #1
 800aa70:	461a      	mov	r2, r3
 800aa72:	9306      	str	r3, [sp, #24]
 800aa74:	9308      	str	r3, [sp, #32]
 800aa76:	9223      	str	r2, [sp, #140]	; 0x8c
 800aa78:	e00b      	b.n	800aa92 <_dtoa_r+0x27a>
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	e7f3      	b.n	800aa66 <_dtoa_r+0x24e>
 800aa7e:	2300      	movs	r3, #0
 800aa80:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa82:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aa84:	445b      	add	r3, fp
 800aa86:	9306      	str	r3, [sp, #24]
 800aa88:	3301      	adds	r3, #1
 800aa8a:	2b01      	cmp	r3, #1
 800aa8c:	9308      	str	r3, [sp, #32]
 800aa8e:	bfb8      	it	lt
 800aa90:	2301      	movlt	r3, #1
 800aa92:	2100      	movs	r1, #0
 800aa94:	2204      	movs	r2, #4
 800aa96:	69e8      	ldr	r0, [r5, #28]
 800aa98:	f102 0614 	add.w	r6, r2, #20
 800aa9c:	429e      	cmp	r6, r3
 800aa9e:	d940      	bls.n	800ab22 <_dtoa_r+0x30a>
 800aaa0:	6041      	str	r1, [r0, #4]
 800aaa2:	4628      	mov	r0, r5
 800aaa4:	f000 fd98 	bl	800b5d8 <_Balloc>
 800aaa8:	9003      	str	r0, [sp, #12]
 800aaaa:	2800      	cmp	r0, #0
 800aaac:	d13c      	bne.n	800ab28 <_dtoa_r+0x310>
 800aaae:	4602      	mov	r2, r0
 800aab0:	f240 11af 	movw	r1, #431	; 0x1af
 800aab4:	4b16      	ldr	r3, [pc, #88]	; (800ab10 <_dtoa_r+0x2f8>)
 800aab6:	e6c3      	b.n	800a840 <_dtoa_r+0x28>
 800aab8:	2301      	movs	r3, #1
 800aaba:	e7e1      	b.n	800aa80 <_dtoa_r+0x268>
 800aabc:	2401      	movs	r4, #1
 800aabe:	2300      	movs	r3, #0
 800aac0:	940b      	str	r4, [sp, #44]	; 0x2c
 800aac2:	9322      	str	r3, [sp, #136]	; 0x88
 800aac4:	f04f 33ff 	mov.w	r3, #4294967295
 800aac8:	2200      	movs	r2, #0
 800aaca:	9306      	str	r3, [sp, #24]
 800aacc:	9308      	str	r3, [sp, #32]
 800aace:	2312      	movs	r3, #18
 800aad0:	e7d1      	b.n	800aa76 <_dtoa_r+0x25e>
 800aad2:	bf00      	nop
 800aad4:	f3af 8000 	nop.w
 800aad8:	636f4361 	.word	0x636f4361
 800aadc:	3fd287a7 	.word	0x3fd287a7
 800aae0:	8b60c8b3 	.word	0x8b60c8b3
 800aae4:	3fc68a28 	.word	0x3fc68a28
 800aae8:	509f79fb 	.word	0x509f79fb
 800aaec:	3fd34413 	.word	0x3fd34413
 800aaf0:	0800d061 	.word	0x0800d061
 800aaf4:	0800d078 	.word	0x0800d078
 800aaf8:	7ff00000 	.word	0x7ff00000
 800aafc:	0800d05d 	.word	0x0800d05d
 800ab00:	0800d054 	.word	0x0800d054
 800ab04:	0800d031 	.word	0x0800d031
 800ab08:	3ff80000 	.word	0x3ff80000
 800ab0c:	0800d168 	.word	0x0800d168
 800ab10:	0800d0d0 	.word	0x0800d0d0
 800ab14:	2301      	movs	r3, #1
 800ab16:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab18:	e7d4      	b.n	800aac4 <_dtoa_r+0x2ac>
 800ab1a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab1c:	9306      	str	r3, [sp, #24]
 800ab1e:	9308      	str	r3, [sp, #32]
 800ab20:	e7b7      	b.n	800aa92 <_dtoa_r+0x27a>
 800ab22:	3101      	adds	r1, #1
 800ab24:	0052      	lsls	r2, r2, #1
 800ab26:	e7b7      	b.n	800aa98 <_dtoa_r+0x280>
 800ab28:	69eb      	ldr	r3, [r5, #28]
 800ab2a:	9a03      	ldr	r2, [sp, #12]
 800ab2c:	601a      	str	r2, [r3, #0]
 800ab2e:	9b08      	ldr	r3, [sp, #32]
 800ab30:	2b0e      	cmp	r3, #14
 800ab32:	f200 80a8 	bhi.w	800ac86 <_dtoa_r+0x46e>
 800ab36:	2c00      	cmp	r4, #0
 800ab38:	f000 80a5 	beq.w	800ac86 <_dtoa_r+0x46e>
 800ab3c:	f1bb 0f00 	cmp.w	fp, #0
 800ab40:	dd34      	ble.n	800abac <_dtoa_r+0x394>
 800ab42:	4b9a      	ldr	r3, [pc, #616]	; (800adac <_dtoa_r+0x594>)
 800ab44:	f00b 020f 	and.w	r2, fp, #15
 800ab48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab4c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ab50:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ab54:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800ab58:	ea4f 142b 	mov.w	r4, fp, asr #4
 800ab5c:	d016      	beq.n	800ab8c <_dtoa_r+0x374>
 800ab5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ab62:	4b93      	ldr	r3, [pc, #588]	; (800adb0 <_dtoa_r+0x598>)
 800ab64:	2703      	movs	r7, #3
 800ab66:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ab6a:	f7f5 fe4b 	bl	8000804 <__aeabi_ddiv>
 800ab6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab72:	f004 040f 	and.w	r4, r4, #15
 800ab76:	4e8e      	ldr	r6, [pc, #568]	; (800adb0 <_dtoa_r+0x598>)
 800ab78:	b954      	cbnz	r4, 800ab90 <_dtoa_r+0x378>
 800ab7a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ab7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab82:	f7f5 fe3f 	bl	8000804 <__aeabi_ddiv>
 800ab86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab8a:	e029      	b.n	800abe0 <_dtoa_r+0x3c8>
 800ab8c:	2702      	movs	r7, #2
 800ab8e:	e7f2      	b.n	800ab76 <_dtoa_r+0x35e>
 800ab90:	07e1      	lsls	r1, r4, #31
 800ab92:	d508      	bpl.n	800aba6 <_dtoa_r+0x38e>
 800ab94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ab98:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ab9c:	f7f5 fd08 	bl	80005b0 <__aeabi_dmul>
 800aba0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800aba4:	3701      	adds	r7, #1
 800aba6:	1064      	asrs	r4, r4, #1
 800aba8:	3608      	adds	r6, #8
 800abaa:	e7e5      	b.n	800ab78 <_dtoa_r+0x360>
 800abac:	f000 80a5 	beq.w	800acfa <_dtoa_r+0x4e2>
 800abb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800abb4:	f1cb 0400 	rsb	r4, fp, #0
 800abb8:	4b7c      	ldr	r3, [pc, #496]	; (800adac <_dtoa_r+0x594>)
 800abba:	f004 020f 	and.w	r2, r4, #15
 800abbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800abc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abc6:	f7f5 fcf3 	bl	80005b0 <__aeabi_dmul>
 800abca:	2702      	movs	r7, #2
 800abcc:	2300      	movs	r3, #0
 800abce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800abd2:	4e77      	ldr	r6, [pc, #476]	; (800adb0 <_dtoa_r+0x598>)
 800abd4:	1124      	asrs	r4, r4, #4
 800abd6:	2c00      	cmp	r4, #0
 800abd8:	f040 8084 	bne.w	800ace4 <_dtoa_r+0x4cc>
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d1d2      	bne.n	800ab86 <_dtoa_r+0x36e>
 800abe0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800abe4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800abe8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abea:	2b00      	cmp	r3, #0
 800abec:	f000 8087 	beq.w	800acfe <_dtoa_r+0x4e6>
 800abf0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800abf4:	2200      	movs	r2, #0
 800abf6:	4b6f      	ldr	r3, [pc, #444]	; (800adb4 <_dtoa_r+0x59c>)
 800abf8:	f7f5 ff4c 	bl	8000a94 <__aeabi_dcmplt>
 800abfc:	2800      	cmp	r0, #0
 800abfe:	d07e      	beq.n	800acfe <_dtoa_r+0x4e6>
 800ac00:	9b08      	ldr	r3, [sp, #32]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d07b      	beq.n	800acfe <_dtoa_r+0x4e6>
 800ac06:	9b06      	ldr	r3, [sp, #24]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	dd38      	ble.n	800ac7e <_dtoa_r+0x466>
 800ac0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ac10:	2200      	movs	r2, #0
 800ac12:	4b69      	ldr	r3, [pc, #420]	; (800adb8 <_dtoa_r+0x5a0>)
 800ac14:	f7f5 fccc 	bl	80005b0 <__aeabi_dmul>
 800ac18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac1c:	9c06      	ldr	r4, [sp, #24]
 800ac1e:	f10b 38ff 	add.w	r8, fp, #4294967295
 800ac22:	3701      	adds	r7, #1
 800ac24:	4638      	mov	r0, r7
 800ac26:	f7f5 fc59 	bl	80004dc <__aeabi_i2d>
 800ac2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac2e:	f7f5 fcbf 	bl	80005b0 <__aeabi_dmul>
 800ac32:	2200      	movs	r2, #0
 800ac34:	4b61      	ldr	r3, [pc, #388]	; (800adbc <_dtoa_r+0x5a4>)
 800ac36:	f7f5 fb05 	bl	8000244 <__adddf3>
 800ac3a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ac3e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ac42:	9611      	str	r6, [sp, #68]	; 0x44
 800ac44:	2c00      	cmp	r4, #0
 800ac46:	d15d      	bne.n	800ad04 <_dtoa_r+0x4ec>
 800ac48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	4b5c      	ldr	r3, [pc, #368]	; (800adc0 <_dtoa_r+0x5a8>)
 800ac50:	f7f5 faf6 	bl	8000240 <__aeabi_dsub>
 800ac54:	4602      	mov	r2, r0
 800ac56:	460b      	mov	r3, r1
 800ac58:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ac5c:	4633      	mov	r3, r6
 800ac5e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ac60:	f7f5 ff36 	bl	8000ad0 <__aeabi_dcmpgt>
 800ac64:	2800      	cmp	r0, #0
 800ac66:	f040 8295 	bne.w	800b194 <_dtoa_r+0x97c>
 800ac6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac6e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ac70:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ac74:	f7f5 ff0e 	bl	8000a94 <__aeabi_dcmplt>
 800ac78:	2800      	cmp	r0, #0
 800ac7a:	f040 8289 	bne.w	800b190 <_dtoa_r+0x978>
 800ac7e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800ac82:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ac86:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	f2c0 8151 	blt.w	800af30 <_dtoa_r+0x718>
 800ac8e:	f1bb 0f0e 	cmp.w	fp, #14
 800ac92:	f300 814d 	bgt.w	800af30 <_dtoa_r+0x718>
 800ac96:	4b45      	ldr	r3, [pc, #276]	; (800adac <_dtoa_r+0x594>)
 800ac98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ac9c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800aca0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800aca4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	f280 80da 	bge.w	800ae60 <_dtoa_r+0x648>
 800acac:	9b08      	ldr	r3, [sp, #32]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	f300 80d6 	bgt.w	800ae60 <_dtoa_r+0x648>
 800acb4:	f040 826b 	bne.w	800b18e <_dtoa_r+0x976>
 800acb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acbc:	2200      	movs	r2, #0
 800acbe:	4b40      	ldr	r3, [pc, #256]	; (800adc0 <_dtoa_r+0x5a8>)
 800acc0:	f7f5 fc76 	bl	80005b0 <__aeabi_dmul>
 800acc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acc8:	f7f5 fef8 	bl	8000abc <__aeabi_dcmpge>
 800accc:	9c08      	ldr	r4, [sp, #32]
 800acce:	4626      	mov	r6, r4
 800acd0:	2800      	cmp	r0, #0
 800acd2:	f040 8241 	bne.w	800b158 <_dtoa_r+0x940>
 800acd6:	2331      	movs	r3, #49	; 0x31
 800acd8:	9f03      	ldr	r7, [sp, #12]
 800acda:	f10b 0b01 	add.w	fp, fp, #1
 800acde:	f807 3b01 	strb.w	r3, [r7], #1
 800ace2:	e23d      	b.n	800b160 <_dtoa_r+0x948>
 800ace4:	07e2      	lsls	r2, r4, #31
 800ace6:	d505      	bpl.n	800acf4 <_dtoa_r+0x4dc>
 800ace8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800acec:	f7f5 fc60 	bl	80005b0 <__aeabi_dmul>
 800acf0:	2301      	movs	r3, #1
 800acf2:	3701      	adds	r7, #1
 800acf4:	1064      	asrs	r4, r4, #1
 800acf6:	3608      	adds	r6, #8
 800acf8:	e76d      	b.n	800abd6 <_dtoa_r+0x3be>
 800acfa:	2702      	movs	r7, #2
 800acfc:	e770      	b.n	800abe0 <_dtoa_r+0x3c8>
 800acfe:	46d8      	mov	r8, fp
 800ad00:	9c08      	ldr	r4, [sp, #32]
 800ad02:	e78f      	b.n	800ac24 <_dtoa_r+0x40c>
 800ad04:	9903      	ldr	r1, [sp, #12]
 800ad06:	4b29      	ldr	r3, [pc, #164]	; (800adac <_dtoa_r+0x594>)
 800ad08:	4421      	add	r1, r4
 800ad0a:	9112      	str	r1, [sp, #72]	; 0x48
 800ad0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ad0e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ad12:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800ad16:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ad1a:	2900      	cmp	r1, #0
 800ad1c:	d054      	beq.n	800adc8 <_dtoa_r+0x5b0>
 800ad1e:	2000      	movs	r0, #0
 800ad20:	4928      	ldr	r1, [pc, #160]	; (800adc4 <_dtoa_r+0x5ac>)
 800ad22:	f7f5 fd6f 	bl	8000804 <__aeabi_ddiv>
 800ad26:	463b      	mov	r3, r7
 800ad28:	4632      	mov	r2, r6
 800ad2a:	f7f5 fa89 	bl	8000240 <__aeabi_dsub>
 800ad2e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ad32:	9f03      	ldr	r7, [sp, #12]
 800ad34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad38:	f7f5 feea 	bl	8000b10 <__aeabi_d2iz>
 800ad3c:	4604      	mov	r4, r0
 800ad3e:	f7f5 fbcd 	bl	80004dc <__aeabi_i2d>
 800ad42:	4602      	mov	r2, r0
 800ad44:	460b      	mov	r3, r1
 800ad46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad4a:	f7f5 fa79 	bl	8000240 <__aeabi_dsub>
 800ad4e:	4602      	mov	r2, r0
 800ad50:	460b      	mov	r3, r1
 800ad52:	3430      	adds	r4, #48	; 0x30
 800ad54:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ad58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ad5c:	f807 4b01 	strb.w	r4, [r7], #1
 800ad60:	f7f5 fe98 	bl	8000a94 <__aeabi_dcmplt>
 800ad64:	2800      	cmp	r0, #0
 800ad66:	d173      	bne.n	800ae50 <_dtoa_r+0x638>
 800ad68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad6c:	2000      	movs	r0, #0
 800ad6e:	4911      	ldr	r1, [pc, #68]	; (800adb4 <_dtoa_r+0x59c>)
 800ad70:	f7f5 fa66 	bl	8000240 <__aeabi_dsub>
 800ad74:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ad78:	f7f5 fe8c 	bl	8000a94 <__aeabi_dcmplt>
 800ad7c:	2800      	cmp	r0, #0
 800ad7e:	f040 80b6 	bne.w	800aeee <_dtoa_r+0x6d6>
 800ad82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ad84:	429f      	cmp	r7, r3
 800ad86:	f43f af7a 	beq.w	800ac7e <_dtoa_r+0x466>
 800ad8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ad8e:	2200      	movs	r2, #0
 800ad90:	4b09      	ldr	r3, [pc, #36]	; (800adb8 <_dtoa_r+0x5a0>)
 800ad92:	f7f5 fc0d 	bl	80005b0 <__aeabi_dmul>
 800ad96:	2200      	movs	r2, #0
 800ad98:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ad9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ada0:	4b05      	ldr	r3, [pc, #20]	; (800adb8 <_dtoa_r+0x5a0>)
 800ada2:	f7f5 fc05 	bl	80005b0 <__aeabi_dmul>
 800ada6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800adaa:	e7c3      	b.n	800ad34 <_dtoa_r+0x51c>
 800adac:	0800d168 	.word	0x0800d168
 800adb0:	0800d140 	.word	0x0800d140
 800adb4:	3ff00000 	.word	0x3ff00000
 800adb8:	40240000 	.word	0x40240000
 800adbc:	401c0000 	.word	0x401c0000
 800adc0:	40140000 	.word	0x40140000
 800adc4:	3fe00000 	.word	0x3fe00000
 800adc8:	4630      	mov	r0, r6
 800adca:	4639      	mov	r1, r7
 800adcc:	f7f5 fbf0 	bl	80005b0 <__aeabi_dmul>
 800add0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800add2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800add6:	9c03      	ldr	r4, [sp, #12]
 800add8:	9314      	str	r3, [sp, #80]	; 0x50
 800adda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800adde:	f7f5 fe97 	bl	8000b10 <__aeabi_d2iz>
 800ade2:	9015      	str	r0, [sp, #84]	; 0x54
 800ade4:	f7f5 fb7a 	bl	80004dc <__aeabi_i2d>
 800ade8:	4602      	mov	r2, r0
 800adea:	460b      	mov	r3, r1
 800adec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800adf0:	f7f5 fa26 	bl	8000240 <__aeabi_dsub>
 800adf4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800adf6:	4606      	mov	r6, r0
 800adf8:	3330      	adds	r3, #48	; 0x30
 800adfa:	f804 3b01 	strb.w	r3, [r4], #1
 800adfe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae00:	460f      	mov	r7, r1
 800ae02:	429c      	cmp	r4, r3
 800ae04:	f04f 0200 	mov.w	r2, #0
 800ae08:	d124      	bne.n	800ae54 <_dtoa_r+0x63c>
 800ae0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ae0e:	4baf      	ldr	r3, [pc, #700]	; (800b0cc <_dtoa_r+0x8b4>)
 800ae10:	f7f5 fa18 	bl	8000244 <__adddf3>
 800ae14:	4602      	mov	r2, r0
 800ae16:	460b      	mov	r3, r1
 800ae18:	4630      	mov	r0, r6
 800ae1a:	4639      	mov	r1, r7
 800ae1c:	f7f5 fe58 	bl	8000ad0 <__aeabi_dcmpgt>
 800ae20:	2800      	cmp	r0, #0
 800ae22:	d163      	bne.n	800aeec <_dtoa_r+0x6d4>
 800ae24:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ae28:	2000      	movs	r0, #0
 800ae2a:	49a8      	ldr	r1, [pc, #672]	; (800b0cc <_dtoa_r+0x8b4>)
 800ae2c:	f7f5 fa08 	bl	8000240 <__aeabi_dsub>
 800ae30:	4602      	mov	r2, r0
 800ae32:	460b      	mov	r3, r1
 800ae34:	4630      	mov	r0, r6
 800ae36:	4639      	mov	r1, r7
 800ae38:	f7f5 fe2c 	bl	8000a94 <__aeabi_dcmplt>
 800ae3c:	2800      	cmp	r0, #0
 800ae3e:	f43f af1e 	beq.w	800ac7e <_dtoa_r+0x466>
 800ae42:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800ae44:	1e7b      	subs	r3, r7, #1
 800ae46:	9314      	str	r3, [sp, #80]	; 0x50
 800ae48:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800ae4c:	2b30      	cmp	r3, #48	; 0x30
 800ae4e:	d0f8      	beq.n	800ae42 <_dtoa_r+0x62a>
 800ae50:	46c3      	mov	fp, r8
 800ae52:	e03b      	b.n	800aecc <_dtoa_r+0x6b4>
 800ae54:	4b9e      	ldr	r3, [pc, #632]	; (800b0d0 <_dtoa_r+0x8b8>)
 800ae56:	f7f5 fbab 	bl	80005b0 <__aeabi_dmul>
 800ae5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae5e:	e7bc      	b.n	800adda <_dtoa_r+0x5c2>
 800ae60:	9f03      	ldr	r7, [sp, #12]
 800ae62:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800ae66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ae6a:	4640      	mov	r0, r8
 800ae6c:	4649      	mov	r1, r9
 800ae6e:	f7f5 fcc9 	bl	8000804 <__aeabi_ddiv>
 800ae72:	f7f5 fe4d 	bl	8000b10 <__aeabi_d2iz>
 800ae76:	4604      	mov	r4, r0
 800ae78:	f7f5 fb30 	bl	80004dc <__aeabi_i2d>
 800ae7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ae80:	f7f5 fb96 	bl	80005b0 <__aeabi_dmul>
 800ae84:	4602      	mov	r2, r0
 800ae86:	460b      	mov	r3, r1
 800ae88:	4640      	mov	r0, r8
 800ae8a:	4649      	mov	r1, r9
 800ae8c:	f7f5 f9d8 	bl	8000240 <__aeabi_dsub>
 800ae90:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800ae94:	f807 6b01 	strb.w	r6, [r7], #1
 800ae98:	9e03      	ldr	r6, [sp, #12]
 800ae9a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800ae9e:	1bbe      	subs	r6, r7, r6
 800aea0:	45b4      	cmp	ip, r6
 800aea2:	4602      	mov	r2, r0
 800aea4:	460b      	mov	r3, r1
 800aea6:	d136      	bne.n	800af16 <_dtoa_r+0x6fe>
 800aea8:	f7f5 f9cc 	bl	8000244 <__adddf3>
 800aeac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aeb0:	4680      	mov	r8, r0
 800aeb2:	4689      	mov	r9, r1
 800aeb4:	f7f5 fe0c 	bl	8000ad0 <__aeabi_dcmpgt>
 800aeb8:	bb58      	cbnz	r0, 800af12 <_dtoa_r+0x6fa>
 800aeba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aebe:	4640      	mov	r0, r8
 800aec0:	4649      	mov	r1, r9
 800aec2:	f7f5 fddd 	bl	8000a80 <__aeabi_dcmpeq>
 800aec6:	b108      	cbz	r0, 800aecc <_dtoa_r+0x6b4>
 800aec8:	07e3      	lsls	r3, r4, #31
 800aeca:	d422      	bmi.n	800af12 <_dtoa_r+0x6fa>
 800aecc:	4651      	mov	r1, sl
 800aece:	4628      	mov	r0, r5
 800aed0:	f000 fbc2 	bl	800b658 <_Bfree>
 800aed4:	2300      	movs	r3, #0
 800aed6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800aed8:	703b      	strb	r3, [r7, #0]
 800aeda:	f10b 0301 	add.w	r3, fp, #1
 800aede:	6013      	str	r3, [r2, #0]
 800aee0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	f43f ace6 	beq.w	800a8b4 <_dtoa_r+0x9c>
 800aee8:	601f      	str	r7, [r3, #0]
 800aeea:	e4e3      	b.n	800a8b4 <_dtoa_r+0x9c>
 800aeec:	4627      	mov	r7, r4
 800aeee:	463b      	mov	r3, r7
 800aef0:	461f      	mov	r7, r3
 800aef2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aef6:	2a39      	cmp	r2, #57	; 0x39
 800aef8:	d107      	bne.n	800af0a <_dtoa_r+0x6f2>
 800aefa:	9a03      	ldr	r2, [sp, #12]
 800aefc:	429a      	cmp	r2, r3
 800aefe:	d1f7      	bne.n	800aef0 <_dtoa_r+0x6d8>
 800af00:	2230      	movs	r2, #48	; 0x30
 800af02:	9903      	ldr	r1, [sp, #12]
 800af04:	f108 0801 	add.w	r8, r8, #1
 800af08:	700a      	strb	r2, [r1, #0]
 800af0a:	781a      	ldrb	r2, [r3, #0]
 800af0c:	3201      	adds	r2, #1
 800af0e:	701a      	strb	r2, [r3, #0]
 800af10:	e79e      	b.n	800ae50 <_dtoa_r+0x638>
 800af12:	46d8      	mov	r8, fp
 800af14:	e7eb      	b.n	800aeee <_dtoa_r+0x6d6>
 800af16:	2200      	movs	r2, #0
 800af18:	4b6d      	ldr	r3, [pc, #436]	; (800b0d0 <_dtoa_r+0x8b8>)
 800af1a:	f7f5 fb49 	bl	80005b0 <__aeabi_dmul>
 800af1e:	2200      	movs	r2, #0
 800af20:	2300      	movs	r3, #0
 800af22:	4680      	mov	r8, r0
 800af24:	4689      	mov	r9, r1
 800af26:	f7f5 fdab 	bl	8000a80 <__aeabi_dcmpeq>
 800af2a:	2800      	cmp	r0, #0
 800af2c:	d09b      	beq.n	800ae66 <_dtoa_r+0x64e>
 800af2e:	e7cd      	b.n	800aecc <_dtoa_r+0x6b4>
 800af30:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800af32:	2a00      	cmp	r2, #0
 800af34:	f000 80c4 	beq.w	800b0c0 <_dtoa_r+0x8a8>
 800af38:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800af3a:	2a01      	cmp	r2, #1
 800af3c:	f300 80a8 	bgt.w	800b090 <_dtoa_r+0x878>
 800af40:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800af42:	2a00      	cmp	r2, #0
 800af44:	f000 80a0 	beq.w	800b088 <_dtoa_r+0x870>
 800af48:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800af4c:	464f      	mov	r7, r9
 800af4e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800af50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af52:	2101      	movs	r1, #1
 800af54:	441a      	add	r2, r3
 800af56:	4628      	mov	r0, r5
 800af58:	4499      	add	r9, r3
 800af5a:	9209      	str	r2, [sp, #36]	; 0x24
 800af5c:	f000 fc32 	bl	800b7c4 <__i2b>
 800af60:	4606      	mov	r6, r0
 800af62:	b15f      	cbz	r7, 800af7c <_dtoa_r+0x764>
 800af64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af66:	2b00      	cmp	r3, #0
 800af68:	dd08      	ble.n	800af7c <_dtoa_r+0x764>
 800af6a:	42bb      	cmp	r3, r7
 800af6c:	bfa8      	it	ge
 800af6e:	463b      	movge	r3, r7
 800af70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af72:	eba9 0903 	sub.w	r9, r9, r3
 800af76:	1aff      	subs	r7, r7, r3
 800af78:	1ad3      	subs	r3, r2, r3
 800af7a:	9309      	str	r3, [sp, #36]	; 0x24
 800af7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af7e:	b1f3      	cbz	r3, 800afbe <_dtoa_r+0x7a6>
 800af80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af82:	2b00      	cmp	r3, #0
 800af84:	f000 80a0 	beq.w	800b0c8 <_dtoa_r+0x8b0>
 800af88:	2c00      	cmp	r4, #0
 800af8a:	dd10      	ble.n	800afae <_dtoa_r+0x796>
 800af8c:	4631      	mov	r1, r6
 800af8e:	4622      	mov	r2, r4
 800af90:	4628      	mov	r0, r5
 800af92:	f000 fcd5 	bl	800b940 <__pow5mult>
 800af96:	4652      	mov	r2, sl
 800af98:	4601      	mov	r1, r0
 800af9a:	4606      	mov	r6, r0
 800af9c:	4628      	mov	r0, r5
 800af9e:	f000 fc27 	bl	800b7f0 <__multiply>
 800afa2:	4680      	mov	r8, r0
 800afa4:	4651      	mov	r1, sl
 800afa6:	4628      	mov	r0, r5
 800afa8:	f000 fb56 	bl	800b658 <_Bfree>
 800afac:	46c2      	mov	sl, r8
 800afae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afb0:	1b1a      	subs	r2, r3, r4
 800afb2:	d004      	beq.n	800afbe <_dtoa_r+0x7a6>
 800afb4:	4651      	mov	r1, sl
 800afb6:	4628      	mov	r0, r5
 800afb8:	f000 fcc2 	bl	800b940 <__pow5mult>
 800afbc:	4682      	mov	sl, r0
 800afbe:	2101      	movs	r1, #1
 800afc0:	4628      	mov	r0, r5
 800afc2:	f000 fbff 	bl	800b7c4 <__i2b>
 800afc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800afc8:	4604      	mov	r4, r0
 800afca:	2b00      	cmp	r3, #0
 800afcc:	f340 8082 	ble.w	800b0d4 <_dtoa_r+0x8bc>
 800afd0:	461a      	mov	r2, r3
 800afd2:	4601      	mov	r1, r0
 800afd4:	4628      	mov	r0, r5
 800afd6:	f000 fcb3 	bl	800b940 <__pow5mult>
 800afda:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800afdc:	4604      	mov	r4, r0
 800afde:	2b01      	cmp	r3, #1
 800afe0:	dd7b      	ble.n	800b0da <_dtoa_r+0x8c2>
 800afe2:	f04f 0800 	mov.w	r8, #0
 800afe6:	6923      	ldr	r3, [r4, #16]
 800afe8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800afec:	6918      	ldr	r0, [r3, #16]
 800afee:	f000 fb9b 	bl	800b728 <__hi0bits>
 800aff2:	f1c0 0020 	rsb	r0, r0, #32
 800aff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aff8:	4418      	add	r0, r3
 800affa:	f010 001f 	ands.w	r0, r0, #31
 800affe:	f000 8092 	beq.w	800b126 <_dtoa_r+0x90e>
 800b002:	f1c0 0320 	rsb	r3, r0, #32
 800b006:	2b04      	cmp	r3, #4
 800b008:	f340 8085 	ble.w	800b116 <_dtoa_r+0x8fe>
 800b00c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b00e:	f1c0 001c 	rsb	r0, r0, #28
 800b012:	4403      	add	r3, r0
 800b014:	4481      	add	r9, r0
 800b016:	4407      	add	r7, r0
 800b018:	9309      	str	r3, [sp, #36]	; 0x24
 800b01a:	f1b9 0f00 	cmp.w	r9, #0
 800b01e:	dd05      	ble.n	800b02c <_dtoa_r+0x814>
 800b020:	4651      	mov	r1, sl
 800b022:	464a      	mov	r2, r9
 800b024:	4628      	mov	r0, r5
 800b026:	f000 fce5 	bl	800b9f4 <__lshift>
 800b02a:	4682      	mov	sl, r0
 800b02c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b02e:	2b00      	cmp	r3, #0
 800b030:	dd05      	ble.n	800b03e <_dtoa_r+0x826>
 800b032:	4621      	mov	r1, r4
 800b034:	461a      	mov	r2, r3
 800b036:	4628      	mov	r0, r5
 800b038:	f000 fcdc 	bl	800b9f4 <__lshift>
 800b03c:	4604      	mov	r4, r0
 800b03e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b040:	2b00      	cmp	r3, #0
 800b042:	d072      	beq.n	800b12a <_dtoa_r+0x912>
 800b044:	4621      	mov	r1, r4
 800b046:	4650      	mov	r0, sl
 800b048:	f000 fd40 	bl	800bacc <__mcmp>
 800b04c:	2800      	cmp	r0, #0
 800b04e:	da6c      	bge.n	800b12a <_dtoa_r+0x912>
 800b050:	2300      	movs	r3, #0
 800b052:	4651      	mov	r1, sl
 800b054:	220a      	movs	r2, #10
 800b056:	4628      	mov	r0, r5
 800b058:	f000 fb20 	bl	800b69c <__multadd>
 800b05c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b05e:	4682      	mov	sl, r0
 800b060:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b064:	2b00      	cmp	r3, #0
 800b066:	f000 81ac 	beq.w	800b3c2 <_dtoa_r+0xbaa>
 800b06a:	2300      	movs	r3, #0
 800b06c:	4631      	mov	r1, r6
 800b06e:	220a      	movs	r2, #10
 800b070:	4628      	mov	r0, r5
 800b072:	f000 fb13 	bl	800b69c <__multadd>
 800b076:	9b06      	ldr	r3, [sp, #24]
 800b078:	4606      	mov	r6, r0
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	f300 8093 	bgt.w	800b1a6 <_dtoa_r+0x98e>
 800b080:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b082:	2b02      	cmp	r3, #2
 800b084:	dc59      	bgt.n	800b13a <_dtoa_r+0x922>
 800b086:	e08e      	b.n	800b1a6 <_dtoa_r+0x98e>
 800b088:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b08a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b08e:	e75d      	b.n	800af4c <_dtoa_r+0x734>
 800b090:	9b08      	ldr	r3, [sp, #32]
 800b092:	1e5c      	subs	r4, r3, #1
 800b094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b096:	42a3      	cmp	r3, r4
 800b098:	bfbf      	itttt	lt
 800b09a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b09c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800b09e:	1ae3      	sublt	r3, r4, r3
 800b0a0:	18d2      	addlt	r2, r2, r3
 800b0a2:	bfa8      	it	ge
 800b0a4:	1b1c      	subge	r4, r3, r4
 800b0a6:	9b08      	ldr	r3, [sp, #32]
 800b0a8:	bfbe      	ittt	lt
 800b0aa:	940a      	strlt	r4, [sp, #40]	; 0x28
 800b0ac:	920e      	strlt	r2, [sp, #56]	; 0x38
 800b0ae:	2400      	movlt	r4, #0
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	bfb5      	itete	lt
 800b0b4:	eba9 0703 	sublt.w	r7, r9, r3
 800b0b8:	464f      	movge	r7, r9
 800b0ba:	2300      	movlt	r3, #0
 800b0bc:	9b08      	ldrge	r3, [sp, #32]
 800b0be:	e747      	b.n	800af50 <_dtoa_r+0x738>
 800b0c0:	464f      	mov	r7, r9
 800b0c2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b0c4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800b0c6:	e74c      	b.n	800af62 <_dtoa_r+0x74a>
 800b0c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b0ca:	e773      	b.n	800afb4 <_dtoa_r+0x79c>
 800b0cc:	3fe00000 	.word	0x3fe00000
 800b0d0:	40240000 	.word	0x40240000
 800b0d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b0d6:	2b01      	cmp	r3, #1
 800b0d8:	dc18      	bgt.n	800b10c <_dtoa_r+0x8f4>
 800b0da:	9b04      	ldr	r3, [sp, #16]
 800b0dc:	b9b3      	cbnz	r3, 800b10c <_dtoa_r+0x8f4>
 800b0de:	9b05      	ldr	r3, [sp, #20]
 800b0e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0e4:	b993      	cbnz	r3, 800b10c <_dtoa_r+0x8f4>
 800b0e6:	9b05      	ldr	r3, [sp, #20]
 800b0e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b0ec:	0d1b      	lsrs	r3, r3, #20
 800b0ee:	051b      	lsls	r3, r3, #20
 800b0f0:	b17b      	cbz	r3, 800b112 <_dtoa_r+0x8fa>
 800b0f2:	f04f 0801 	mov.w	r8, #1
 800b0f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0f8:	f109 0901 	add.w	r9, r9, #1
 800b0fc:	3301      	adds	r3, #1
 800b0fe:	9309      	str	r3, [sp, #36]	; 0x24
 800b100:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b102:	2b00      	cmp	r3, #0
 800b104:	f47f af6f 	bne.w	800afe6 <_dtoa_r+0x7ce>
 800b108:	2001      	movs	r0, #1
 800b10a:	e774      	b.n	800aff6 <_dtoa_r+0x7de>
 800b10c:	f04f 0800 	mov.w	r8, #0
 800b110:	e7f6      	b.n	800b100 <_dtoa_r+0x8e8>
 800b112:	4698      	mov	r8, r3
 800b114:	e7f4      	b.n	800b100 <_dtoa_r+0x8e8>
 800b116:	d080      	beq.n	800b01a <_dtoa_r+0x802>
 800b118:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b11a:	331c      	adds	r3, #28
 800b11c:	441a      	add	r2, r3
 800b11e:	4499      	add	r9, r3
 800b120:	441f      	add	r7, r3
 800b122:	9209      	str	r2, [sp, #36]	; 0x24
 800b124:	e779      	b.n	800b01a <_dtoa_r+0x802>
 800b126:	4603      	mov	r3, r0
 800b128:	e7f6      	b.n	800b118 <_dtoa_r+0x900>
 800b12a:	9b08      	ldr	r3, [sp, #32]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	dc34      	bgt.n	800b19a <_dtoa_r+0x982>
 800b130:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b132:	2b02      	cmp	r3, #2
 800b134:	dd31      	ble.n	800b19a <_dtoa_r+0x982>
 800b136:	9b08      	ldr	r3, [sp, #32]
 800b138:	9306      	str	r3, [sp, #24]
 800b13a:	9b06      	ldr	r3, [sp, #24]
 800b13c:	b963      	cbnz	r3, 800b158 <_dtoa_r+0x940>
 800b13e:	4621      	mov	r1, r4
 800b140:	2205      	movs	r2, #5
 800b142:	4628      	mov	r0, r5
 800b144:	f000 faaa 	bl	800b69c <__multadd>
 800b148:	4601      	mov	r1, r0
 800b14a:	4604      	mov	r4, r0
 800b14c:	4650      	mov	r0, sl
 800b14e:	f000 fcbd 	bl	800bacc <__mcmp>
 800b152:	2800      	cmp	r0, #0
 800b154:	f73f adbf 	bgt.w	800acd6 <_dtoa_r+0x4be>
 800b158:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b15a:	9f03      	ldr	r7, [sp, #12]
 800b15c:	ea6f 0b03 	mvn.w	fp, r3
 800b160:	f04f 0800 	mov.w	r8, #0
 800b164:	4621      	mov	r1, r4
 800b166:	4628      	mov	r0, r5
 800b168:	f000 fa76 	bl	800b658 <_Bfree>
 800b16c:	2e00      	cmp	r6, #0
 800b16e:	f43f aead 	beq.w	800aecc <_dtoa_r+0x6b4>
 800b172:	f1b8 0f00 	cmp.w	r8, #0
 800b176:	d005      	beq.n	800b184 <_dtoa_r+0x96c>
 800b178:	45b0      	cmp	r8, r6
 800b17a:	d003      	beq.n	800b184 <_dtoa_r+0x96c>
 800b17c:	4641      	mov	r1, r8
 800b17e:	4628      	mov	r0, r5
 800b180:	f000 fa6a 	bl	800b658 <_Bfree>
 800b184:	4631      	mov	r1, r6
 800b186:	4628      	mov	r0, r5
 800b188:	f000 fa66 	bl	800b658 <_Bfree>
 800b18c:	e69e      	b.n	800aecc <_dtoa_r+0x6b4>
 800b18e:	2400      	movs	r4, #0
 800b190:	4626      	mov	r6, r4
 800b192:	e7e1      	b.n	800b158 <_dtoa_r+0x940>
 800b194:	46c3      	mov	fp, r8
 800b196:	4626      	mov	r6, r4
 800b198:	e59d      	b.n	800acd6 <_dtoa_r+0x4be>
 800b19a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	f000 80c8 	beq.w	800b332 <_dtoa_r+0xb1a>
 800b1a2:	9b08      	ldr	r3, [sp, #32]
 800b1a4:	9306      	str	r3, [sp, #24]
 800b1a6:	2f00      	cmp	r7, #0
 800b1a8:	dd05      	ble.n	800b1b6 <_dtoa_r+0x99e>
 800b1aa:	4631      	mov	r1, r6
 800b1ac:	463a      	mov	r2, r7
 800b1ae:	4628      	mov	r0, r5
 800b1b0:	f000 fc20 	bl	800b9f4 <__lshift>
 800b1b4:	4606      	mov	r6, r0
 800b1b6:	f1b8 0f00 	cmp.w	r8, #0
 800b1ba:	d05b      	beq.n	800b274 <_dtoa_r+0xa5c>
 800b1bc:	4628      	mov	r0, r5
 800b1be:	6871      	ldr	r1, [r6, #4]
 800b1c0:	f000 fa0a 	bl	800b5d8 <_Balloc>
 800b1c4:	4607      	mov	r7, r0
 800b1c6:	b928      	cbnz	r0, 800b1d4 <_dtoa_r+0x9bc>
 800b1c8:	4602      	mov	r2, r0
 800b1ca:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b1ce:	4b81      	ldr	r3, [pc, #516]	; (800b3d4 <_dtoa_r+0xbbc>)
 800b1d0:	f7ff bb36 	b.w	800a840 <_dtoa_r+0x28>
 800b1d4:	6932      	ldr	r2, [r6, #16]
 800b1d6:	f106 010c 	add.w	r1, r6, #12
 800b1da:	3202      	adds	r2, #2
 800b1dc:	0092      	lsls	r2, r2, #2
 800b1de:	300c      	adds	r0, #12
 800b1e0:	f7ff fa81 	bl	800a6e6 <memcpy>
 800b1e4:	2201      	movs	r2, #1
 800b1e6:	4639      	mov	r1, r7
 800b1e8:	4628      	mov	r0, r5
 800b1ea:	f000 fc03 	bl	800b9f4 <__lshift>
 800b1ee:	46b0      	mov	r8, r6
 800b1f0:	4606      	mov	r6, r0
 800b1f2:	9b03      	ldr	r3, [sp, #12]
 800b1f4:	9a03      	ldr	r2, [sp, #12]
 800b1f6:	3301      	adds	r3, #1
 800b1f8:	9308      	str	r3, [sp, #32]
 800b1fa:	9b06      	ldr	r3, [sp, #24]
 800b1fc:	4413      	add	r3, r2
 800b1fe:	930b      	str	r3, [sp, #44]	; 0x2c
 800b200:	9b04      	ldr	r3, [sp, #16]
 800b202:	f003 0301 	and.w	r3, r3, #1
 800b206:	930a      	str	r3, [sp, #40]	; 0x28
 800b208:	9b08      	ldr	r3, [sp, #32]
 800b20a:	4621      	mov	r1, r4
 800b20c:	3b01      	subs	r3, #1
 800b20e:	4650      	mov	r0, sl
 800b210:	9304      	str	r3, [sp, #16]
 800b212:	f7ff fa76 	bl	800a702 <quorem>
 800b216:	4641      	mov	r1, r8
 800b218:	9006      	str	r0, [sp, #24]
 800b21a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b21e:	4650      	mov	r0, sl
 800b220:	f000 fc54 	bl	800bacc <__mcmp>
 800b224:	4632      	mov	r2, r6
 800b226:	9009      	str	r0, [sp, #36]	; 0x24
 800b228:	4621      	mov	r1, r4
 800b22a:	4628      	mov	r0, r5
 800b22c:	f000 fc6a 	bl	800bb04 <__mdiff>
 800b230:	68c2      	ldr	r2, [r0, #12]
 800b232:	4607      	mov	r7, r0
 800b234:	bb02      	cbnz	r2, 800b278 <_dtoa_r+0xa60>
 800b236:	4601      	mov	r1, r0
 800b238:	4650      	mov	r0, sl
 800b23a:	f000 fc47 	bl	800bacc <__mcmp>
 800b23e:	4602      	mov	r2, r0
 800b240:	4639      	mov	r1, r7
 800b242:	4628      	mov	r0, r5
 800b244:	920c      	str	r2, [sp, #48]	; 0x30
 800b246:	f000 fa07 	bl	800b658 <_Bfree>
 800b24a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b24c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b24e:	9f08      	ldr	r7, [sp, #32]
 800b250:	ea43 0102 	orr.w	r1, r3, r2
 800b254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b256:	4319      	orrs	r1, r3
 800b258:	d110      	bne.n	800b27c <_dtoa_r+0xa64>
 800b25a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b25e:	d029      	beq.n	800b2b4 <_dtoa_r+0xa9c>
 800b260:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b262:	2b00      	cmp	r3, #0
 800b264:	dd02      	ble.n	800b26c <_dtoa_r+0xa54>
 800b266:	9b06      	ldr	r3, [sp, #24]
 800b268:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b26c:	9b04      	ldr	r3, [sp, #16]
 800b26e:	f883 9000 	strb.w	r9, [r3]
 800b272:	e777      	b.n	800b164 <_dtoa_r+0x94c>
 800b274:	4630      	mov	r0, r6
 800b276:	e7ba      	b.n	800b1ee <_dtoa_r+0x9d6>
 800b278:	2201      	movs	r2, #1
 800b27a:	e7e1      	b.n	800b240 <_dtoa_r+0xa28>
 800b27c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b27e:	2b00      	cmp	r3, #0
 800b280:	db04      	blt.n	800b28c <_dtoa_r+0xa74>
 800b282:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b284:	430b      	orrs	r3, r1
 800b286:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b288:	430b      	orrs	r3, r1
 800b28a:	d120      	bne.n	800b2ce <_dtoa_r+0xab6>
 800b28c:	2a00      	cmp	r2, #0
 800b28e:	dded      	ble.n	800b26c <_dtoa_r+0xa54>
 800b290:	4651      	mov	r1, sl
 800b292:	2201      	movs	r2, #1
 800b294:	4628      	mov	r0, r5
 800b296:	f000 fbad 	bl	800b9f4 <__lshift>
 800b29a:	4621      	mov	r1, r4
 800b29c:	4682      	mov	sl, r0
 800b29e:	f000 fc15 	bl	800bacc <__mcmp>
 800b2a2:	2800      	cmp	r0, #0
 800b2a4:	dc03      	bgt.n	800b2ae <_dtoa_r+0xa96>
 800b2a6:	d1e1      	bne.n	800b26c <_dtoa_r+0xa54>
 800b2a8:	f019 0f01 	tst.w	r9, #1
 800b2ac:	d0de      	beq.n	800b26c <_dtoa_r+0xa54>
 800b2ae:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b2b2:	d1d8      	bne.n	800b266 <_dtoa_r+0xa4e>
 800b2b4:	2339      	movs	r3, #57	; 0x39
 800b2b6:	9a04      	ldr	r2, [sp, #16]
 800b2b8:	7013      	strb	r3, [r2, #0]
 800b2ba:	463b      	mov	r3, r7
 800b2bc:	461f      	mov	r7, r3
 800b2be:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b2c2:	3b01      	subs	r3, #1
 800b2c4:	2a39      	cmp	r2, #57	; 0x39
 800b2c6:	d06b      	beq.n	800b3a0 <_dtoa_r+0xb88>
 800b2c8:	3201      	adds	r2, #1
 800b2ca:	701a      	strb	r2, [r3, #0]
 800b2cc:	e74a      	b.n	800b164 <_dtoa_r+0x94c>
 800b2ce:	2a00      	cmp	r2, #0
 800b2d0:	dd07      	ble.n	800b2e2 <_dtoa_r+0xaca>
 800b2d2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b2d6:	d0ed      	beq.n	800b2b4 <_dtoa_r+0xa9c>
 800b2d8:	9a04      	ldr	r2, [sp, #16]
 800b2da:	f109 0301 	add.w	r3, r9, #1
 800b2de:	7013      	strb	r3, [r2, #0]
 800b2e0:	e740      	b.n	800b164 <_dtoa_r+0x94c>
 800b2e2:	9b08      	ldr	r3, [sp, #32]
 800b2e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b2e6:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	d042      	beq.n	800b374 <_dtoa_r+0xb5c>
 800b2ee:	4651      	mov	r1, sl
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	220a      	movs	r2, #10
 800b2f4:	4628      	mov	r0, r5
 800b2f6:	f000 f9d1 	bl	800b69c <__multadd>
 800b2fa:	45b0      	cmp	r8, r6
 800b2fc:	4682      	mov	sl, r0
 800b2fe:	f04f 0300 	mov.w	r3, #0
 800b302:	f04f 020a 	mov.w	r2, #10
 800b306:	4641      	mov	r1, r8
 800b308:	4628      	mov	r0, r5
 800b30a:	d107      	bne.n	800b31c <_dtoa_r+0xb04>
 800b30c:	f000 f9c6 	bl	800b69c <__multadd>
 800b310:	4680      	mov	r8, r0
 800b312:	4606      	mov	r6, r0
 800b314:	9b08      	ldr	r3, [sp, #32]
 800b316:	3301      	adds	r3, #1
 800b318:	9308      	str	r3, [sp, #32]
 800b31a:	e775      	b.n	800b208 <_dtoa_r+0x9f0>
 800b31c:	f000 f9be 	bl	800b69c <__multadd>
 800b320:	4631      	mov	r1, r6
 800b322:	4680      	mov	r8, r0
 800b324:	2300      	movs	r3, #0
 800b326:	220a      	movs	r2, #10
 800b328:	4628      	mov	r0, r5
 800b32a:	f000 f9b7 	bl	800b69c <__multadd>
 800b32e:	4606      	mov	r6, r0
 800b330:	e7f0      	b.n	800b314 <_dtoa_r+0xafc>
 800b332:	9b08      	ldr	r3, [sp, #32]
 800b334:	9306      	str	r3, [sp, #24]
 800b336:	9f03      	ldr	r7, [sp, #12]
 800b338:	4621      	mov	r1, r4
 800b33a:	4650      	mov	r0, sl
 800b33c:	f7ff f9e1 	bl	800a702 <quorem>
 800b340:	9b03      	ldr	r3, [sp, #12]
 800b342:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b346:	f807 9b01 	strb.w	r9, [r7], #1
 800b34a:	1afa      	subs	r2, r7, r3
 800b34c:	9b06      	ldr	r3, [sp, #24]
 800b34e:	4293      	cmp	r3, r2
 800b350:	dd07      	ble.n	800b362 <_dtoa_r+0xb4a>
 800b352:	4651      	mov	r1, sl
 800b354:	2300      	movs	r3, #0
 800b356:	220a      	movs	r2, #10
 800b358:	4628      	mov	r0, r5
 800b35a:	f000 f99f 	bl	800b69c <__multadd>
 800b35e:	4682      	mov	sl, r0
 800b360:	e7ea      	b.n	800b338 <_dtoa_r+0xb20>
 800b362:	9b06      	ldr	r3, [sp, #24]
 800b364:	f04f 0800 	mov.w	r8, #0
 800b368:	2b00      	cmp	r3, #0
 800b36a:	bfcc      	ite	gt
 800b36c:	461f      	movgt	r7, r3
 800b36e:	2701      	movle	r7, #1
 800b370:	9b03      	ldr	r3, [sp, #12]
 800b372:	441f      	add	r7, r3
 800b374:	4651      	mov	r1, sl
 800b376:	2201      	movs	r2, #1
 800b378:	4628      	mov	r0, r5
 800b37a:	f000 fb3b 	bl	800b9f4 <__lshift>
 800b37e:	4621      	mov	r1, r4
 800b380:	4682      	mov	sl, r0
 800b382:	f000 fba3 	bl	800bacc <__mcmp>
 800b386:	2800      	cmp	r0, #0
 800b388:	dc97      	bgt.n	800b2ba <_dtoa_r+0xaa2>
 800b38a:	d102      	bne.n	800b392 <_dtoa_r+0xb7a>
 800b38c:	f019 0f01 	tst.w	r9, #1
 800b390:	d193      	bne.n	800b2ba <_dtoa_r+0xaa2>
 800b392:	463b      	mov	r3, r7
 800b394:	461f      	mov	r7, r3
 800b396:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b39a:	2a30      	cmp	r2, #48	; 0x30
 800b39c:	d0fa      	beq.n	800b394 <_dtoa_r+0xb7c>
 800b39e:	e6e1      	b.n	800b164 <_dtoa_r+0x94c>
 800b3a0:	9a03      	ldr	r2, [sp, #12]
 800b3a2:	429a      	cmp	r2, r3
 800b3a4:	d18a      	bne.n	800b2bc <_dtoa_r+0xaa4>
 800b3a6:	2331      	movs	r3, #49	; 0x31
 800b3a8:	f10b 0b01 	add.w	fp, fp, #1
 800b3ac:	e797      	b.n	800b2de <_dtoa_r+0xac6>
 800b3ae:	4b0a      	ldr	r3, [pc, #40]	; (800b3d8 <_dtoa_r+0xbc0>)
 800b3b0:	f7ff ba9f 	b.w	800a8f2 <_dtoa_r+0xda>
 800b3b4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	f47f aa77 	bne.w	800a8aa <_dtoa_r+0x92>
 800b3bc:	4b07      	ldr	r3, [pc, #28]	; (800b3dc <_dtoa_r+0xbc4>)
 800b3be:	f7ff ba98 	b.w	800a8f2 <_dtoa_r+0xda>
 800b3c2:	9b06      	ldr	r3, [sp, #24]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	dcb6      	bgt.n	800b336 <_dtoa_r+0xb1e>
 800b3c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b3ca:	2b02      	cmp	r3, #2
 800b3cc:	f73f aeb5 	bgt.w	800b13a <_dtoa_r+0x922>
 800b3d0:	e7b1      	b.n	800b336 <_dtoa_r+0xb1e>
 800b3d2:	bf00      	nop
 800b3d4:	0800d0d0 	.word	0x0800d0d0
 800b3d8:	0800d030 	.word	0x0800d030
 800b3dc:	0800d054 	.word	0x0800d054

0800b3e0 <_free_r>:
 800b3e0:	b538      	push	{r3, r4, r5, lr}
 800b3e2:	4605      	mov	r5, r0
 800b3e4:	2900      	cmp	r1, #0
 800b3e6:	d040      	beq.n	800b46a <_free_r+0x8a>
 800b3e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3ec:	1f0c      	subs	r4, r1, #4
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	bfb8      	it	lt
 800b3f2:	18e4      	addlt	r4, r4, r3
 800b3f4:	f000 f8e4 	bl	800b5c0 <__malloc_lock>
 800b3f8:	4a1c      	ldr	r2, [pc, #112]	; (800b46c <_free_r+0x8c>)
 800b3fa:	6813      	ldr	r3, [r2, #0]
 800b3fc:	b933      	cbnz	r3, 800b40c <_free_r+0x2c>
 800b3fe:	6063      	str	r3, [r4, #4]
 800b400:	6014      	str	r4, [r2, #0]
 800b402:	4628      	mov	r0, r5
 800b404:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b408:	f000 b8e0 	b.w	800b5cc <__malloc_unlock>
 800b40c:	42a3      	cmp	r3, r4
 800b40e:	d908      	bls.n	800b422 <_free_r+0x42>
 800b410:	6820      	ldr	r0, [r4, #0]
 800b412:	1821      	adds	r1, r4, r0
 800b414:	428b      	cmp	r3, r1
 800b416:	bf01      	itttt	eq
 800b418:	6819      	ldreq	r1, [r3, #0]
 800b41a:	685b      	ldreq	r3, [r3, #4]
 800b41c:	1809      	addeq	r1, r1, r0
 800b41e:	6021      	streq	r1, [r4, #0]
 800b420:	e7ed      	b.n	800b3fe <_free_r+0x1e>
 800b422:	461a      	mov	r2, r3
 800b424:	685b      	ldr	r3, [r3, #4]
 800b426:	b10b      	cbz	r3, 800b42c <_free_r+0x4c>
 800b428:	42a3      	cmp	r3, r4
 800b42a:	d9fa      	bls.n	800b422 <_free_r+0x42>
 800b42c:	6811      	ldr	r1, [r2, #0]
 800b42e:	1850      	adds	r0, r2, r1
 800b430:	42a0      	cmp	r0, r4
 800b432:	d10b      	bne.n	800b44c <_free_r+0x6c>
 800b434:	6820      	ldr	r0, [r4, #0]
 800b436:	4401      	add	r1, r0
 800b438:	1850      	adds	r0, r2, r1
 800b43a:	4283      	cmp	r3, r0
 800b43c:	6011      	str	r1, [r2, #0]
 800b43e:	d1e0      	bne.n	800b402 <_free_r+0x22>
 800b440:	6818      	ldr	r0, [r3, #0]
 800b442:	685b      	ldr	r3, [r3, #4]
 800b444:	4408      	add	r0, r1
 800b446:	6010      	str	r0, [r2, #0]
 800b448:	6053      	str	r3, [r2, #4]
 800b44a:	e7da      	b.n	800b402 <_free_r+0x22>
 800b44c:	d902      	bls.n	800b454 <_free_r+0x74>
 800b44e:	230c      	movs	r3, #12
 800b450:	602b      	str	r3, [r5, #0]
 800b452:	e7d6      	b.n	800b402 <_free_r+0x22>
 800b454:	6820      	ldr	r0, [r4, #0]
 800b456:	1821      	adds	r1, r4, r0
 800b458:	428b      	cmp	r3, r1
 800b45a:	bf01      	itttt	eq
 800b45c:	6819      	ldreq	r1, [r3, #0]
 800b45e:	685b      	ldreq	r3, [r3, #4]
 800b460:	1809      	addeq	r1, r1, r0
 800b462:	6021      	streq	r1, [r4, #0]
 800b464:	6063      	str	r3, [r4, #4]
 800b466:	6054      	str	r4, [r2, #4]
 800b468:	e7cb      	b.n	800b402 <_free_r+0x22>
 800b46a:	bd38      	pop	{r3, r4, r5, pc}
 800b46c:	20001a88 	.word	0x20001a88

0800b470 <malloc>:
 800b470:	4b02      	ldr	r3, [pc, #8]	; (800b47c <malloc+0xc>)
 800b472:	4601      	mov	r1, r0
 800b474:	6818      	ldr	r0, [r3, #0]
 800b476:	f000 b823 	b.w	800b4c0 <_malloc_r>
 800b47a:	bf00      	nop
 800b47c:	200001d4 	.word	0x200001d4

0800b480 <sbrk_aligned>:
 800b480:	b570      	push	{r4, r5, r6, lr}
 800b482:	4e0e      	ldr	r6, [pc, #56]	; (800b4bc <sbrk_aligned+0x3c>)
 800b484:	460c      	mov	r4, r1
 800b486:	6831      	ldr	r1, [r6, #0]
 800b488:	4605      	mov	r5, r0
 800b48a:	b911      	cbnz	r1, 800b492 <sbrk_aligned+0x12>
 800b48c:	f000 fe38 	bl	800c100 <_sbrk_r>
 800b490:	6030      	str	r0, [r6, #0]
 800b492:	4621      	mov	r1, r4
 800b494:	4628      	mov	r0, r5
 800b496:	f000 fe33 	bl	800c100 <_sbrk_r>
 800b49a:	1c43      	adds	r3, r0, #1
 800b49c:	d00a      	beq.n	800b4b4 <sbrk_aligned+0x34>
 800b49e:	1cc4      	adds	r4, r0, #3
 800b4a0:	f024 0403 	bic.w	r4, r4, #3
 800b4a4:	42a0      	cmp	r0, r4
 800b4a6:	d007      	beq.n	800b4b8 <sbrk_aligned+0x38>
 800b4a8:	1a21      	subs	r1, r4, r0
 800b4aa:	4628      	mov	r0, r5
 800b4ac:	f000 fe28 	bl	800c100 <_sbrk_r>
 800b4b0:	3001      	adds	r0, #1
 800b4b2:	d101      	bne.n	800b4b8 <sbrk_aligned+0x38>
 800b4b4:	f04f 34ff 	mov.w	r4, #4294967295
 800b4b8:	4620      	mov	r0, r4
 800b4ba:	bd70      	pop	{r4, r5, r6, pc}
 800b4bc:	20001a8c 	.word	0x20001a8c

0800b4c0 <_malloc_r>:
 800b4c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4c4:	1ccd      	adds	r5, r1, #3
 800b4c6:	f025 0503 	bic.w	r5, r5, #3
 800b4ca:	3508      	adds	r5, #8
 800b4cc:	2d0c      	cmp	r5, #12
 800b4ce:	bf38      	it	cc
 800b4d0:	250c      	movcc	r5, #12
 800b4d2:	2d00      	cmp	r5, #0
 800b4d4:	4607      	mov	r7, r0
 800b4d6:	db01      	blt.n	800b4dc <_malloc_r+0x1c>
 800b4d8:	42a9      	cmp	r1, r5
 800b4da:	d905      	bls.n	800b4e8 <_malloc_r+0x28>
 800b4dc:	230c      	movs	r3, #12
 800b4de:	2600      	movs	r6, #0
 800b4e0:	603b      	str	r3, [r7, #0]
 800b4e2:	4630      	mov	r0, r6
 800b4e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4e8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b5bc <_malloc_r+0xfc>
 800b4ec:	f000 f868 	bl	800b5c0 <__malloc_lock>
 800b4f0:	f8d8 3000 	ldr.w	r3, [r8]
 800b4f4:	461c      	mov	r4, r3
 800b4f6:	bb5c      	cbnz	r4, 800b550 <_malloc_r+0x90>
 800b4f8:	4629      	mov	r1, r5
 800b4fa:	4638      	mov	r0, r7
 800b4fc:	f7ff ffc0 	bl	800b480 <sbrk_aligned>
 800b500:	1c43      	adds	r3, r0, #1
 800b502:	4604      	mov	r4, r0
 800b504:	d155      	bne.n	800b5b2 <_malloc_r+0xf2>
 800b506:	f8d8 4000 	ldr.w	r4, [r8]
 800b50a:	4626      	mov	r6, r4
 800b50c:	2e00      	cmp	r6, #0
 800b50e:	d145      	bne.n	800b59c <_malloc_r+0xdc>
 800b510:	2c00      	cmp	r4, #0
 800b512:	d048      	beq.n	800b5a6 <_malloc_r+0xe6>
 800b514:	6823      	ldr	r3, [r4, #0]
 800b516:	4631      	mov	r1, r6
 800b518:	4638      	mov	r0, r7
 800b51a:	eb04 0903 	add.w	r9, r4, r3
 800b51e:	f000 fdef 	bl	800c100 <_sbrk_r>
 800b522:	4581      	cmp	r9, r0
 800b524:	d13f      	bne.n	800b5a6 <_malloc_r+0xe6>
 800b526:	6821      	ldr	r1, [r4, #0]
 800b528:	4638      	mov	r0, r7
 800b52a:	1a6d      	subs	r5, r5, r1
 800b52c:	4629      	mov	r1, r5
 800b52e:	f7ff ffa7 	bl	800b480 <sbrk_aligned>
 800b532:	3001      	adds	r0, #1
 800b534:	d037      	beq.n	800b5a6 <_malloc_r+0xe6>
 800b536:	6823      	ldr	r3, [r4, #0]
 800b538:	442b      	add	r3, r5
 800b53a:	6023      	str	r3, [r4, #0]
 800b53c:	f8d8 3000 	ldr.w	r3, [r8]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d038      	beq.n	800b5b6 <_malloc_r+0xf6>
 800b544:	685a      	ldr	r2, [r3, #4]
 800b546:	42a2      	cmp	r2, r4
 800b548:	d12b      	bne.n	800b5a2 <_malloc_r+0xe2>
 800b54a:	2200      	movs	r2, #0
 800b54c:	605a      	str	r2, [r3, #4]
 800b54e:	e00f      	b.n	800b570 <_malloc_r+0xb0>
 800b550:	6822      	ldr	r2, [r4, #0]
 800b552:	1b52      	subs	r2, r2, r5
 800b554:	d41f      	bmi.n	800b596 <_malloc_r+0xd6>
 800b556:	2a0b      	cmp	r2, #11
 800b558:	d917      	bls.n	800b58a <_malloc_r+0xca>
 800b55a:	1961      	adds	r1, r4, r5
 800b55c:	42a3      	cmp	r3, r4
 800b55e:	6025      	str	r5, [r4, #0]
 800b560:	bf18      	it	ne
 800b562:	6059      	strne	r1, [r3, #4]
 800b564:	6863      	ldr	r3, [r4, #4]
 800b566:	bf08      	it	eq
 800b568:	f8c8 1000 	streq.w	r1, [r8]
 800b56c:	5162      	str	r2, [r4, r5]
 800b56e:	604b      	str	r3, [r1, #4]
 800b570:	4638      	mov	r0, r7
 800b572:	f104 060b 	add.w	r6, r4, #11
 800b576:	f000 f829 	bl	800b5cc <__malloc_unlock>
 800b57a:	f026 0607 	bic.w	r6, r6, #7
 800b57e:	1d23      	adds	r3, r4, #4
 800b580:	1af2      	subs	r2, r6, r3
 800b582:	d0ae      	beq.n	800b4e2 <_malloc_r+0x22>
 800b584:	1b9b      	subs	r3, r3, r6
 800b586:	50a3      	str	r3, [r4, r2]
 800b588:	e7ab      	b.n	800b4e2 <_malloc_r+0x22>
 800b58a:	42a3      	cmp	r3, r4
 800b58c:	6862      	ldr	r2, [r4, #4]
 800b58e:	d1dd      	bne.n	800b54c <_malloc_r+0x8c>
 800b590:	f8c8 2000 	str.w	r2, [r8]
 800b594:	e7ec      	b.n	800b570 <_malloc_r+0xb0>
 800b596:	4623      	mov	r3, r4
 800b598:	6864      	ldr	r4, [r4, #4]
 800b59a:	e7ac      	b.n	800b4f6 <_malloc_r+0x36>
 800b59c:	4634      	mov	r4, r6
 800b59e:	6876      	ldr	r6, [r6, #4]
 800b5a0:	e7b4      	b.n	800b50c <_malloc_r+0x4c>
 800b5a2:	4613      	mov	r3, r2
 800b5a4:	e7cc      	b.n	800b540 <_malloc_r+0x80>
 800b5a6:	230c      	movs	r3, #12
 800b5a8:	4638      	mov	r0, r7
 800b5aa:	603b      	str	r3, [r7, #0]
 800b5ac:	f000 f80e 	bl	800b5cc <__malloc_unlock>
 800b5b0:	e797      	b.n	800b4e2 <_malloc_r+0x22>
 800b5b2:	6025      	str	r5, [r4, #0]
 800b5b4:	e7dc      	b.n	800b570 <_malloc_r+0xb0>
 800b5b6:	605b      	str	r3, [r3, #4]
 800b5b8:	deff      	udf	#255	; 0xff
 800b5ba:	bf00      	nop
 800b5bc:	20001a88 	.word	0x20001a88

0800b5c0 <__malloc_lock>:
 800b5c0:	4801      	ldr	r0, [pc, #4]	; (800b5c8 <__malloc_lock+0x8>)
 800b5c2:	f7ff b880 	b.w	800a6c6 <__retarget_lock_acquire_recursive>
 800b5c6:	bf00      	nop
 800b5c8:	20001a84 	.word	0x20001a84

0800b5cc <__malloc_unlock>:
 800b5cc:	4801      	ldr	r0, [pc, #4]	; (800b5d4 <__malloc_unlock+0x8>)
 800b5ce:	f7ff b87b 	b.w	800a6c8 <__retarget_lock_release_recursive>
 800b5d2:	bf00      	nop
 800b5d4:	20001a84 	.word	0x20001a84

0800b5d8 <_Balloc>:
 800b5d8:	b570      	push	{r4, r5, r6, lr}
 800b5da:	69c6      	ldr	r6, [r0, #28]
 800b5dc:	4604      	mov	r4, r0
 800b5de:	460d      	mov	r5, r1
 800b5e0:	b976      	cbnz	r6, 800b600 <_Balloc+0x28>
 800b5e2:	2010      	movs	r0, #16
 800b5e4:	f7ff ff44 	bl	800b470 <malloc>
 800b5e8:	4602      	mov	r2, r0
 800b5ea:	61e0      	str	r0, [r4, #28]
 800b5ec:	b920      	cbnz	r0, 800b5f8 <_Balloc+0x20>
 800b5ee:	216b      	movs	r1, #107	; 0x6b
 800b5f0:	4b17      	ldr	r3, [pc, #92]	; (800b650 <_Balloc+0x78>)
 800b5f2:	4818      	ldr	r0, [pc, #96]	; (800b654 <_Balloc+0x7c>)
 800b5f4:	f000 fd94 	bl	800c120 <__assert_func>
 800b5f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5fc:	6006      	str	r6, [r0, #0]
 800b5fe:	60c6      	str	r6, [r0, #12]
 800b600:	69e6      	ldr	r6, [r4, #28]
 800b602:	68f3      	ldr	r3, [r6, #12]
 800b604:	b183      	cbz	r3, 800b628 <_Balloc+0x50>
 800b606:	69e3      	ldr	r3, [r4, #28]
 800b608:	68db      	ldr	r3, [r3, #12]
 800b60a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b60e:	b9b8      	cbnz	r0, 800b640 <_Balloc+0x68>
 800b610:	2101      	movs	r1, #1
 800b612:	fa01 f605 	lsl.w	r6, r1, r5
 800b616:	1d72      	adds	r2, r6, #5
 800b618:	4620      	mov	r0, r4
 800b61a:	0092      	lsls	r2, r2, #2
 800b61c:	f000 fd9e 	bl	800c15c <_calloc_r>
 800b620:	b160      	cbz	r0, 800b63c <_Balloc+0x64>
 800b622:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b626:	e00e      	b.n	800b646 <_Balloc+0x6e>
 800b628:	2221      	movs	r2, #33	; 0x21
 800b62a:	2104      	movs	r1, #4
 800b62c:	4620      	mov	r0, r4
 800b62e:	f000 fd95 	bl	800c15c <_calloc_r>
 800b632:	69e3      	ldr	r3, [r4, #28]
 800b634:	60f0      	str	r0, [r6, #12]
 800b636:	68db      	ldr	r3, [r3, #12]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d1e4      	bne.n	800b606 <_Balloc+0x2e>
 800b63c:	2000      	movs	r0, #0
 800b63e:	bd70      	pop	{r4, r5, r6, pc}
 800b640:	6802      	ldr	r2, [r0, #0]
 800b642:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b646:	2300      	movs	r3, #0
 800b648:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b64c:	e7f7      	b.n	800b63e <_Balloc+0x66>
 800b64e:	bf00      	nop
 800b650:	0800d061 	.word	0x0800d061
 800b654:	0800d0e1 	.word	0x0800d0e1

0800b658 <_Bfree>:
 800b658:	b570      	push	{r4, r5, r6, lr}
 800b65a:	69c6      	ldr	r6, [r0, #28]
 800b65c:	4605      	mov	r5, r0
 800b65e:	460c      	mov	r4, r1
 800b660:	b976      	cbnz	r6, 800b680 <_Bfree+0x28>
 800b662:	2010      	movs	r0, #16
 800b664:	f7ff ff04 	bl	800b470 <malloc>
 800b668:	4602      	mov	r2, r0
 800b66a:	61e8      	str	r0, [r5, #28]
 800b66c:	b920      	cbnz	r0, 800b678 <_Bfree+0x20>
 800b66e:	218f      	movs	r1, #143	; 0x8f
 800b670:	4b08      	ldr	r3, [pc, #32]	; (800b694 <_Bfree+0x3c>)
 800b672:	4809      	ldr	r0, [pc, #36]	; (800b698 <_Bfree+0x40>)
 800b674:	f000 fd54 	bl	800c120 <__assert_func>
 800b678:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b67c:	6006      	str	r6, [r0, #0]
 800b67e:	60c6      	str	r6, [r0, #12]
 800b680:	b13c      	cbz	r4, 800b692 <_Bfree+0x3a>
 800b682:	69eb      	ldr	r3, [r5, #28]
 800b684:	6862      	ldr	r2, [r4, #4]
 800b686:	68db      	ldr	r3, [r3, #12]
 800b688:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b68c:	6021      	str	r1, [r4, #0]
 800b68e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b692:	bd70      	pop	{r4, r5, r6, pc}
 800b694:	0800d061 	.word	0x0800d061
 800b698:	0800d0e1 	.word	0x0800d0e1

0800b69c <__multadd>:
 800b69c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6a0:	4607      	mov	r7, r0
 800b6a2:	460c      	mov	r4, r1
 800b6a4:	461e      	mov	r6, r3
 800b6a6:	2000      	movs	r0, #0
 800b6a8:	690d      	ldr	r5, [r1, #16]
 800b6aa:	f101 0c14 	add.w	ip, r1, #20
 800b6ae:	f8dc 3000 	ldr.w	r3, [ip]
 800b6b2:	3001      	adds	r0, #1
 800b6b4:	b299      	uxth	r1, r3
 800b6b6:	fb02 6101 	mla	r1, r2, r1, r6
 800b6ba:	0c1e      	lsrs	r6, r3, #16
 800b6bc:	0c0b      	lsrs	r3, r1, #16
 800b6be:	fb02 3306 	mla	r3, r2, r6, r3
 800b6c2:	b289      	uxth	r1, r1
 800b6c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b6c8:	4285      	cmp	r5, r0
 800b6ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b6ce:	f84c 1b04 	str.w	r1, [ip], #4
 800b6d2:	dcec      	bgt.n	800b6ae <__multadd+0x12>
 800b6d4:	b30e      	cbz	r6, 800b71a <__multadd+0x7e>
 800b6d6:	68a3      	ldr	r3, [r4, #8]
 800b6d8:	42ab      	cmp	r3, r5
 800b6da:	dc19      	bgt.n	800b710 <__multadd+0x74>
 800b6dc:	6861      	ldr	r1, [r4, #4]
 800b6de:	4638      	mov	r0, r7
 800b6e0:	3101      	adds	r1, #1
 800b6e2:	f7ff ff79 	bl	800b5d8 <_Balloc>
 800b6e6:	4680      	mov	r8, r0
 800b6e8:	b928      	cbnz	r0, 800b6f6 <__multadd+0x5a>
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	21ba      	movs	r1, #186	; 0xba
 800b6ee:	4b0c      	ldr	r3, [pc, #48]	; (800b720 <__multadd+0x84>)
 800b6f0:	480c      	ldr	r0, [pc, #48]	; (800b724 <__multadd+0x88>)
 800b6f2:	f000 fd15 	bl	800c120 <__assert_func>
 800b6f6:	6922      	ldr	r2, [r4, #16]
 800b6f8:	f104 010c 	add.w	r1, r4, #12
 800b6fc:	3202      	adds	r2, #2
 800b6fe:	0092      	lsls	r2, r2, #2
 800b700:	300c      	adds	r0, #12
 800b702:	f7fe fff0 	bl	800a6e6 <memcpy>
 800b706:	4621      	mov	r1, r4
 800b708:	4638      	mov	r0, r7
 800b70a:	f7ff ffa5 	bl	800b658 <_Bfree>
 800b70e:	4644      	mov	r4, r8
 800b710:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b714:	3501      	adds	r5, #1
 800b716:	615e      	str	r6, [r3, #20]
 800b718:	6125      	str	r5, [r4, #16]
 800b71a:	4620      	mov	r0, r4
 800b71c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b720:	0800d0d0 	.word	0x0800d0d0
 800b724:	0800d0e1 	.word	0x0800d0e1

0800b728 <__hi0bits>:
 800b728:	0c02      	lsrs	r2, r0, #16
 800b72a:	0412      	lsls	r2, r2, #16
 800b72c:	4603      	mov	r3, r0
 800b72e:	b9ca      	cbnz	r2, 800b764 <__hi0bits+0x3c>
 800b730:	0403      	lsls	r3, r0, #16
 800b732:	2010      	movs	r0, #16
 800b734:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b738:	bf04      	itt	eq
 800b73a:	021b      	lsleq	r3, r3, #8
 800b73c:	3008      	addeq	r0, #8
 800b73e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b742:	bf04      	itt	eq
 800b744:	011b      	lsleq	r3, r3, #4
 800b746:	3004      	addeq	r0, #4
 800b748:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b74c:	bf04      	itt	eq
 800b74e:	009b      	lsleq	r3, r3, #2
 800b750:	3002      	addeq	r0, #2
 800b752:	2b00      	cmp	r3, #0
 800b754:	db05      	blt.n	800b762 <__hi0bits+0x3a>
 800b756:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800b75a:	f100 0001 	add.w	r0, r0, #1
 800b75e:	bf08      	it	eq
 800b760:	2020      	moveq	r0, #32
 800b762:	4770      	bx	lr
 800b764:	2000      	movs	r0, #0
 800b766:	e7e5      	b.n	800b734 <__hi0bits+0xc>

0800b768 <__lo0bits>:
 800b768:	6803      	ldr	r3, [r0, #0]
 800b76a:	4602      	mov	r2, r0
 800b76c:	f013 0007 	ands.w	r0, r3, #7
 800b770:	d00b      	beq.n	800b78a <__lo0bits+0x22>
 800b772:	07d9      	lsls	r1, r3, #31
 800b774:	d421      	bmi.n	800b7ba <__lo0bits+0x52>
 800b776:	0798      	lsls	r0, r3, #30
 800b778:	bf49      	itett	mi
 800b77a:	085b      	lsrmi	r3, r3, #1
 800b77c:	089b      	lsrpl	r3, r3, #2
 800b77e:	2001      	movmi	r0, #1
 800b780:	6013      	strmi	r3, [r2, #0]
 800b782:	bf5c      	itt	pl
 800b784:	2002      	movpl	r0, #2
 800b786:	6013      	strpl	r3, [r2, #0]
 800b788:	4770      	bx	lr
 800b78a:	b299      	uxth	r1, r3
 800b78c:	b909      	cbnz	r1, 800b792 <__lo0bits+0x2a>
 800b78e:	2010      	movs	r0, #16
 800b790:	0c1b      	lsrs	r3, r3, #16
 800b792:	b2d9      	uxtb	r1, r3
 800b794:	b909      	cbnz	r1, 800b79a <__lo0bits+0x32>
 800b796:	3008      	adds	r0, #8
 800b798:	0a1b      	lsrs	r3, r3, #8
 800b79a:	0719      	lsls	r1, r3, #28
 800b79c:	bf04      	itt	eq
 800b79e:	091b      	lsreq	r3, r3, #4
 800b7a0:	3004      	addeq	r0, #4
 800b7a2:	0799      	lsls	r1, r3, #30
 800b7a4:	bf04      	itt	eq
 800b7a6:	089b      	lsreq	r3, r3, #2
 800b7a8:	3002      	addeq	r0, #2
 800b7aa:	07d9      	lsls	r1, r3, #31
 800b7ac:	d403      	bmi.n	800b7b6 <__lo0bits+0x4e>
 800b7ae:	085b      	lsrs	r3, r3, #1
 800b7b0:	f100 0001 	add.w	r0, r0, #1
 800b7b4:	d003      	beq.n	800b7be <__lo0bits+0x56>
 800b7b6:	6013      	str	r3, [r2, #0]
 800b7b8:	4770      	bx	lr
 800b7ba:	2000      	movs	r0, #0
 800b7bc:	4770      	bx	lr
 800b7be:	2020      	movs	r0, #32
 800b7c0:	4770      	bx	lr
	...

0800b7c4 <__i2b>:
 800b7c4:	b510      	push	{r4, lr}
 800b7c6:	460c      	mov	r4, r1
 800b7c8:	2101      	movs	r1, #1
 800b7ca:	f7ff ff05 	bl	800b5d8 <_Balloc>
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	b928      	cbnz	r0, 800b7de <__i2b+0x1a>
 800b7d2:	f240 1145 	movw	r1, #325	; 0x145
 800b7d6:	4b04      	ldr	r3, [pc, #16]	; (800b7e8 <__i2b+0x24>)
 800b7d8:	4804      	ldr	r0, [pc, #16]	; (800b7ec <__i2b+0x28>)
 800b7da:	f000 fca1 	bl	800c120 <__assert_func>
 800b7de:	2301      	movs	r3, #1
 800b7e0:	6144      	str	r4, [r0, #20]
 800b7e2:	6103      	str	r3, [r0, #16]
 800b7e4:	bd10      	pop	{r4, pc}
 800b7e6:	bf00      	nop
 800b7e8:	0800d0d0 	.word	0x0800d0d0
 800b7ec:	0800d0e1 	.word	0x0800d0e1

0800b7f0 <__multiply>:
 800b7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7f4:	4691      	mov	r9, r2
 800b7f6:	690a      	ldr	r2, [r1, #16]
 800b7f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b7fc:	460c      	mov	r4, r1
 800b7fe:	429a      	cmp	r2, r3
 800b800:	bfbe      	ittt	lt
 800b802:	460b      	movlt	r3, r1
 800b804:	464c      	movlt	r4, r9
 800b806:	4699      	movlt	r9, r3
 800b808:	6927      	ldr	r7, [r4, #16]
 800b80a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b80e:	68a3      	ldr	r3, [r4, #8]
 800b810:	6861      	ldr	r1, [r4, #4]
 800b812:	eb07 060a 	add.w	r6, r7, sl
 800b816:	42b3      	cmp	r3, r6
 800b818:	b085      	sub	sp, #20
 800b81a:	bfb8      	it	lt
 800b81c:	3101      	addlt	r1, #1
 800b81e:	f7ff fedb 	bl	800b5d8 <_Balloc>
 800b822:	b930      	cbnz	r0, 800b832 <__multiply+0x42>
 800b824:	4602      	mov	r2, r0
 800b826:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b82a:	4b43      	ldr	r3, [pc, #268]	; (800b938 <__multiply+0x148>)
 800b82c:	4843      	ldr	r0, [pc, #268]	; (800b93c <__multiply+0x14c>)
 800b82e:	f000 fc77 	bl	800c120 <__assert_func>
 800b832:	f100 0514 	add.w	r5, r0, #20
 800b836:	462b      	mov	r3, r5
 800b838:	2200      	movs	r2, #0
 800b83a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b83e:	4543      	cmp	r3, r8
 800b840:	d321      	bcc.n	800b886 <__multiply+0x96>
 800b842:	f104 0314 	add.w	r3, r4, #20
 800b846:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b84a:	f109 0314 	add.w	r3, r9, #20
 800b84e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b852:	9202      	str	r2, [sp, #8]
 800b854:	1b3a      	subs	r2, r7, r4
 800b856:	3a15      	subs	r2, #21
 800b858:	f022 0203 	bic.w	r2, r2, #3
 800b85c:	3204      	adds	r2, #4
 800b85e:	f104 0115 	add.w	r1, r4, #21
 800b862:	428f      	cmp	r7, r1
 800b864:	bf38      	it	cc
 800b866:	2204      	movcc	r2, #4
 800b868:	9201      	str	r2, [sp, #4]
 800b86a:	9a02      	ldr	r2, [sp, #8]
 800b86c:	9303      	str	r3, [sp, #12]
 800b86e:	429a      	cmp	r2, r3
 800b870:	d80c      	bhi.n	800b88c <__multiply+0x9c>
 800b872:	2e00      	cmp	r6, #0
 800b874:	dd03      	ble.n	800b87e <__multiply+0x8e>
 800b876:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d05a      	beq.n	800b934 <__multiply+0x144>
 800b87e:	6106      	str	r6, [r0, #16]
 800b880:	b005      	add	sp, #20
 800b882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b886:	f843 2b04 	str.w	r2, [r3], #4
 800b88a:	e7d8      	b.n	800b83e <__multiply+0x4e>
 800b88c:	f8b3 a000 	ldrh.w	sl, [r3]
 800b890:	f1ba 0f00 	cmp.w	sl, #0
 800b894:	d023      	beq.n	800b8de <__multiply+0xee>
 800b896:	46a9      	mov	r9, r5
 800b898:	f04f 0c00 	mov.w	ip, #0
 800b89c:	f104 0e14 	add.w	lr, r4, #20
 800b8a0:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b8a4:	f8d9 1000 	ldr.w	r1, [r9]
 800b8a8:	fa1f fb82 	uxth.w	fp, r2
 800b8ac:	b289      	uxth	r1, r1
 800b8ae:	fb0a 110b 	mla	r1, sl, fp, r1
 800b8b2:	4461      	add	r1, ip
 800b8b4:	f8d9 c000 	ldr.w	ip, [r9]
 800b8b8:	0c12      	lsrs	r2, r2, #16
 800b8ba:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b8be:	fb0a c202 	mla	r2, sl, r2, ip
 800b8c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b8c6:	b289      	uxth	r1, r1
 800b8c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b8cc:	4577      	cmp	r7, lr
 800b8ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b8d2:	f849 1b04 	str.w	r1, [r9], #4
 800b8d6:	d8e3      	bhi.n	800b8a0 <__multiply+0xb0>
 800b8d8:	9a01      	ldr	r2, [sp, #4]
 800b8da:	f845 c002 	str.w	ip, [r5, r2]
 800b8de:	9a03      	ldr	r2, [sp, #12]
 800b8e0:	3304      	adds	r3, #4
 800b8e2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b8e6:	f1b9 0f00 	cmp.w	r9, #0
 800b8ea:	d021      	beq.n	800b930 <__multiply+0x140>
 800b8ec:	46ae      	mov	lr, r5
 800b8ee:	f04f 0a00 	mov.w	sl, #0
 800b8f2:	6829      	ldr	r1, [r5, #0]
 800b8f4:	f104 0c14 	add.w	ip, r4, #20
 800b8f8:	f8bc b000 	ldrh.w	fp, [ip]
 800b8fc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b900:	b289      	uxth	r1, r1
 800b902:	fb09 220b 	mla	r2, r9, fp, r2
 800b906:	4452      	add	r2, sl
 800b908:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b90c:	f84e 1b04 	str.w	r1, [lr], #4
 800b910:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b914:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b918:	f8be 1000 	ldrh.w	r1, [lr]
 800b91c:	4567      	cmp	r7, ip
 800b91e:	fb09 110a 	mla	r1, r9, sl, r1
 800b922:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b926:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b92a:	d8e5      	bhi.n	800b8f8 <__multiply+0x108>
 800b92c:	9a01      	ldr	r2, [sp, #4]
 800b92e:	50a9      	str	r1, [r5, r2]
 800b930:	3504      	adds	r5, #4
 800b932:	e79a      	b.n	800b86a <__multiply+0x7a>
 800b934:	3e01      	subs	r6, #1
 800b936:	e79c      	b.n	800b872 <__multiply+0x82>
 800b938:	0800d0d0 	.word	0x0800d0d0
 800b93c:	0800d0e1 	.word	0x0800d0e1

0800b940 <__pow5mult>:
 800b940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b944:	4615      	mov	r5, r2
 800b946:	f012 0203 	ands.w	r2, r2, #3
 800b94a:	4606      	mov	r6, r0
 800b94c:	460f      	mov	r7, r1
 800b94e:	d007      	beq.n	800b960 <__pow5mult+0x20>
 800b950:	4c25      	ldr	r4, [pc, #148]	; (800b9e8 <__pow5mult+0xa8>)
 800b952:	3a01      	subs	r2, #1
 800b954:	2300      	movs	r3, #0
 800b956:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b95a:	f7ff fe9f 	bl	800b69c <__multadd>
 800b95e:	4607      	mov	r7, r0
 800b960:	10ad      	asrs	r5, r5, #2
 800b962:	d03d      	beq.n	800b9e0 <__pow5mult+0xa0>
 800b964:	69f4      	ldr	r4, [r6, #28]
 800b966:	b97c      	cbnz	r4, 800b988 <__pow5mult+0x48>
 800b968:	2010      	movs	r0, #16
 800b96a:	f7ff fd81 	bl	800b470 <malloc>
 800b96e:	4602      	mov	r2, r0
 800b970:	61f0      	str	r0, [r6, #28]
 800b972:	b928      	cbnz	r0, 800b980 <__pow5mult+0x40>
 800b974:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b978:	4b1c      	ldr	r3, [pc, #112]	; (800b9ec <__pow5mult+0xac>)
 800b97a:	481d      	ldr	r0, [pc, #116]	; (800b9f0 <__pow5mult+0xb0>)
 800b97c:	f000 fbd0 	bl	800c120 <__assert_func>
 800b980:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b984:	6004      	str	r4, [r0, #0]
 800b986:	60c4      	str	r4, [r0, #12]
 800b988:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b98c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b990:	b94c      	cbnz	r4, 800b9a6 <__pow5mult+0x66>
 800b992:	f240 2171 	movw	r1, #625	; 0x271
 800b996:	4630      	mov	r0, r6
 800b998:	f7ff ff14 	bl	800b7c4 <__i2b>
 800b99c:	2300      	movs	r3, #0
 800b99e:	4604      	mov	r4, r0
 800b9a0:	f8c8 0008 	str.w	r0, [r8, #8]
 800b9a4:	6003      	str	r3, [r0, #0]
 800b9a6:	f04f 0900 	mov.w	r9, #0
 800b9aa:	07eb      	lsls	r3, r5, #31
 800b9ac:	d50a      	bpl.n	800b9c4 <__pow5mult+0x84>
 800b9ae:	4639      	mov	r1, r7
 800b9b0:	4622      	mov	r2, r4
 800b9b2:	4630      	mov	r0, r6
 800b9b4:	f7ff ff1c 	bl	800b7f0 <__multiply>
 800b9b8:	4680      	mov	r8, r0
 800b9ba:	4639      	mov	r1, r7
 800b9bc:	4630      	mov	r0, r6
 800b9be:	f7ff fe4b 	bl	800b658 <_Bfree>
 800b9c2:	4647      	mov	r7, r8
 800b9c4:	106d      	asrs	r5, r5, #1
 800b9c6:	d00b      	beq.n	800b9e0 <__pow5mult+0xa0>
 800b9c8:	6820      	ldr	r0, [r4, #0]
 800b9ca:	b938      	cbnz	r0, 800b9dc <__pow5mult+0x9c>
 800b9cc:	4622      	mov	r2, r4
 800b9ce:	4621      	mov	r1, r4
 800b9d0:	4630      	mov	r0, r6
 800b9d2:	f7ff ff0d 	bl	800b7f0 <__multiply>
 800b9d6:	6020      	str	r0, [r4, #0]
 800b9d8:	f8c0 9000 	str.w	r9, [r0]
 800b9dc:	4604      	mov	r4, r0
 800b9de:	e7e4      	b.n	800b9aa <__pow5mult+0x6a>
 800b9e0:	4638      	mov	r0, r7
 800b9e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9e6:	bf00      	nop
 800b9e8:	0800d230 	.word	0x0800d230
 800b9ec:	0800d061 	.word	0x0800d061
 800b9f0:	0800d0e1 	.word	0x0800d0e1

0800b9f4 <__lshift>:
 800b9f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9f8:	460c      	mov	r4, r1
 800b9fa:	4607      	mov	r7, r0
 800b9fc:	4691      	mov	r9, r2
 800b9fe:	6923      	ldr	r3, [r4, #16]
 800ba00:	6849      	ldr	r1, [r1, #4]
 800ba02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba06:	68a3      	ldr	r3, [r4, #8]
 800ba08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba0c:	f108 0601 	add.w	r6, r8, #1
 800ba10:	42b3      	cmp	r3, r6
 800ba12:	db0b      	blt.n	800ba2c <__lshift+0x38>
 800ba14:	4638      	mov	r0, r7
 800ba16:	f7ff fddf 	bl	800b5d8 <_Balloc>
 800ba1a:	4605      	mov	r5, r0
 800ba1c:	b948      	cbnz	r0, 800ba32 <__lshift+0x3e>
 800ba1e:	4602      	mov	r2, r0
 800ba20:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ba24:	4b27      	ldr	r3, [pc, #156]	; (800bac4 <__lshift+0xd0>)
 800ba26:	4828      	ldr	r0, [pc, #160]	; (800bac8 <__lshift+0xd4>)
 800ba28:	f000 fb7a 	bl	800c120 <__assert_func>
 800ba2c:	3101      	adds	r1, #1
 800ba2e:	005b      	lsls	r3, r3, #1
 800ba30:	e7ee      	b.n	800ba10 <__lshift+0x1c>
 800ba32:	2300      	movs	r3, #0
 800ba34:	f100 0114 	add.w	r1, r0, #20
 800ba38:	f100 0210 	add.w	r2, r0, #16
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	4553      	cmp	r3, sl
 800ba40:	db33      	blt.n	800baaa <__lshift+0xb6>
 800ba42:	6920      	ldr	r0, [r4, #16]
 800ba44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba48:	f104 0314 	add.w	r3, r4, #20
 800ba4c:	f019 091f 	ands.w	r9, r9, #31
 800ba50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ba58:	d02b      	beq.n	800bab2 <__lshift+0xbe>
 800ba5a:	468a      	mov	sl, r1
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	f1c9 0e20 	rsb	lr, r9, #32
 800ba62:	6818      	ldr	r0, [r3, #0]
 800ba64:	fa00 f009 	lsl.w	r0, r0, r9
 800ba68:	4310      	orrs	r0, r2
 800ba6a:	f84a 0b04 	str.w	r0, [sl], #4
 800ba6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba72:	459c      	cmp	ip, r3
 800ba74:	fa22 f20e 	lsr.w	r2, r2, lr
 800ba78:	d8f3      	bhi.n	800ba62 <__lshift+0x6e>
 800ba7a:	ebac 0304 	sub.w	r3, ip, r4
 800ba7e:	3b15      	subs	r3, #21
 800ba80:	f023 0303 	bic.w	r3, r3, #3
 800ba84:	3304      	adds	r3, #4
 800ba86:	f104 0015 	add.w	r0, r4, #21
 800ba8a:	4584      	cmp	ip, r0
 800ba8c:	bf38      	it	cc
 800ba8e:	2304      	movcc	r3, #4
 800ba90:	50ca      	str	r2, [r1, r3]
 800ba92:	b10a      	cbz	r2, 800ba98 <__lshift+0xa4>
 800ba94:	f108 0602 	add.w	r6, r8, #2
 800ba98:	3e01      	subs	r6, #1
 800ba9a:	4638      	mov	r0, r7
 800ba9c:	4621      	mov	r1, r4
 800ba9e:	612e      	str	r6, [r5, #16]
 800baa0:	f7ff fdda 	bl	800b658 <_Bfree>
 800baa4:	4628      	mov	r0, r5
 800baa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baaa:	f842 0f04 	str.w	r0, [r2, #4]!
 800baae:	3301      	adds	r3, #1
 800bab0:	e7c5      	b.n	800ba3e <__lshift+0x4a>
 800bab2:	3904      	subs	r1, #4
 800bab4:	f853 2b04 	ldr.w	r2, [r3], #4
 800bab8:	459c      	cmp	ip, r3
 800baba:	f841 2f04 	str.w	r2, [r1, #4]!
 800babe:	d8f9      	bhi.n	800bab4 <__lshift+0xc0>
 800bac0:	e7ea      	b.n	800ba98 <__lshift+0xa4>
 800bac2:	bf00      	nop
 800bac4:	0800d0d0 	.word	0x0800d0d0
 800bac8:	0800d0e1 	.word	0x0800d0e1

0800bacc <__mcmp>:
 800bacc:	4603      	mov	r3, r0
 800bace:	690a      	ldr	r2, [r1, #16]
 800bad0:	6900      	ldr	r0, [r0, #16]
 800bad2:	b530      	push	{r4, r5, lr}
 800bad4:	1a80      	subs	r0, r0, r2
 800bad6:	d10d      	bne.n	800baf4 <__mcmp+0x28>
 800bad8:	3314      	adds	r3, #20
 800bada:	3114      	adds	r1, #20
 800badc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bae0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bae4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bae8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800baec:	4295      	cmp	r5, r2
 800baee:	d002      	beq.n	800baf6 <__mcmp+0x2a>
 800baf0:	d304      	bcc.n	800bafc <__mcmp+0x30>
 800baf2:	2001      	movs	r0, #1
 800baf4:	bd30      	pop	{r4, r5, pc}
 800baf6:	42a3      	cmp	r3, r4
 800baf8:	d3f4      	bcc.n	800bae4 <__mcmp+0x18>
 800bafa:	e7fb      	b.n	800baf4 <__mcmp+0x28>
 800bafc:	f04f 30ff 	mov.w	r0, #4294967295
 800bb00:	e7f8      	b.n	800baf4 <__mcmp+0x28>
	...

0800bb04 <__mdiff>:
 800bb04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb08:	460d      	mov	r5, r1
 800bb0a:	4607      	mov	r7, r0
 800bb0c:	4611      	mov	r1, r2
 800bb0e:	4628      	mov	r0, r5
 800bb10:	4614      	mov	r4, r2
 800bb12:	f7ff ffdb 	bl	800bacc <__mcmp>
 800bb16:	1e06      	subs	r6, r0, #0
 800bb18:	d111      	bne.n	800bb3e <__mdiff+0x3a>
 800bb1a:	4631      	mov	r1, r6
 800bb1c:	4638      	mov	r0, r7
 800bb1e:	f7ff fd5b 	bl	800b5d8 <_Balloc>
 800bb22:	4602      	mov	r2, r0
 800bb24:	b928      	cbnz	r0, 800bb32 <__mdiff+0x2e>
 800bb26:	f240 2137 	movw	r1, #567	; 0x237
 800bb2a:	4b3a      	ldr	r3, [pc, #232]	; (800bc14 <__mdiff+0x110>)
 800bb2c:	483a      	ldr	r0, [pc, #232]	; (800bc18 <__mdiff+0x114>)
 800bb2e:	f000 faf7 	bl	800c120 <__assert_func>
 800bb32:	2301      	movs	r3, #1
 800bb34:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800bb38:	4610      	mov	r0, r2
 800bb3a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb3e:	bfa4      	itt	ge
 800bb40:	4623      	movge	r3, r4
 800bb42:	462c      	movge	r4, r5
 800bb44:	4638      	mov	r0, r7
 800bb46:	6861      	ldr	r1, [r4, #4]
 800bb48:	bfa6      	itte	ge
 800bb4a:	461d      	movge	r5, r3
 800bb4c:	2600      	movge	r6, #0
 800bb4e:	2601      	movlt	r6, #1
 800bb50:	f7ff fd42 	bl	800b5d8 <_Balloc>
 800bb54:	4602      	mov	r2, r0
 800bb56:	b918      	cbnz	r0, 800bb60 <__mdiff+0x5c>
 800bb58:	f240 2145 	movw	r1, #581	; 0x245
 800bb5c:	4b2d      	ldr	r3, [pc, #180]	; (800bc14 <__mdiff+0x110>)
 800bb5e:	e7e5      	b.n	800bb2c <__mdiff+0x28>
 800bb60:	f102 0814 	add.w	r8, r2, #20
 800bb64:	46c2      	mov	sl, r8
 800bb66:	f04f 0c00 	mov.w	ip, #0
 800bb6a:	6927      	ldr	r7, [r4, #16]
 800bb6c:	60c6      	str	r6, [r0, #12]
 800bb6e:	692e      	ldr	r6, [r5, #16]
 800bb70:	f104 0014 	add.w	r0, r4, #20
 800bb74:	f105 0914 	add.w	r9, r5, #20
 800bb78:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800bb7c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bb80:	3410      	adds	r4, #16
 800bb82:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800bb86:	f859 3b04 	ldr.w	r3, [r9], #4
 800bb8a:	fa1f f18b 	uxth.w	r1, fp
 800bb8e:	4461      	add	r1, ip
 800bb90:	fa1f fc83 	uxth.w	ip, r3
 800bb94:	0c1b      	lsrs	r3, r3, #16
 800bb96:	eba1 010c 	sub.w	r1, r1, ip
 800bb9a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bb9e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bba2:	b289      	uxth	r1, r1
 800bba4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800bba8:	454e      	cmp	r6, r9
 800bbaa:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800bbae:	f84a 1b04 	str.w	r1, [sl], #4
 800bbb2:	d8e6      	bhi.n	800bb82 <__mdiff+0x7e>
 800bbb4:	1b73      	subs	r3, r6, r5
 800bbb6:	3b15      	subs	r3, #21
 800bbb8:	f023 0303 	bic.w	r3, r3, #3
 800bbbc:	3515      	adds	r5, #21
 800bbbe:	3304      	adds	r3, #4
 800bbc0:	42ae      	cmp	r6, r5
 800bbc2:	bf38      	it	cc
 800bbc4:	2304      	movcc	r3, #4
 800bbc6:	4418      	add	r0, r3
 800bbc8:	4443      	add	r3, r8
 800bbca:	461e      	mov	r6, r3
 800bbcc:	4605      	mov	r5, r0
 800bbce:	4575      	cmp	r5, lr
 800bbd0:	d30e      	bcc.n	800bbf0 <__mdiff+0xec>
 800bbd2:	f10e 0103 	add.w	r1, lr, #3
 800bbd6:	1a09      	subs	r1, r1, r0
 800bbd8:	f021 0103 	bic.w	r1, r1, #3
 800bbdc:	3803      	subs	r0, #3
 800bbde:	4586      	cmp	lr, r0
 800bbe0:	bf38      	it	cc
 800bbe2:	2100      	movcc	r1, #0
 800bbe4:	440b      	add	r3, r1
 800bbe6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bbea:	b189      	cbz	r1, 800bc10 <__mdiff+0x10c>
 800bbec:	6117      	str	r7, [r2, #16]
 800bbee:	e7a3      	b.n	800bb38 <__mdiff+0x34>
 800bbf0:	f855 8b04 	ldr.w	r8, [r5], #4
 800bbf4:	fa1f f188 	uxth.w	r1, r8
 800bbf8:	4461      	add	r1, ip
 800bbfa:	140c      	asrs	r4, r1, #16
 800bbfc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bc00:	b289      	uxth	r1, r1
 800bc02:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bc06:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800bc0a:	f846 1b04 	str.w	r1, [r6], #4
 800bc0e:	e7de      	b.n	800bbce <__mdiff+0xca>
 800bc10:	3f01      	subs	r7, #1
 800bc12:	e7e8      	b.n	800bbe6 <__mdiff+0xe2>
 800bc14:	0800d0d0 	.word	0x0800d0d0
 800bc18:	0800d0e1 	.word	0x0800d0e1

0800bc1c <__d2b>:
 800bc1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc1e:	2101      	movs	r1, #1
 800bc20:	4617      	mov	r7, r2
 800bc22:	461c      	mov	r4, r3
 800bc24:	9e08      	ldr	r6, [sp, #32]
 800bc26:	f7ff fcd7 	bl	800b5d8 <_Balloc>
 800bc2a:	4605      	mov	r5, r0
 800bc2c:	b930      	cbnz	r0, 800bc3c <__d2b+0x20>
 800bc2e:	4602      	mov	r2, r0
 800bc30:	f240 310f 	movw	r1, #783	; 0x30f
 800bc34:	4b22      	ldr	r3, [pc, #136]	; (800bcc0 <__d2b+0xa4>)
 800bc36:	4823      	ldr	r0, [pc, #140]	; (800bcc4 <__d2b+0xa8>)
 800bc38:	f000 fa72 	bl	800c120 <__assert_func>
 800bc3c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800bc40:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800bc44:	bb24      	cbnz	r4, 800bc90 <__d2b+0x74>
 800bc46:	2f00      	cmp	r7, #0
 800bc48:	9301      	str	r3, [sp, #4]
 800bc4a:	d026      	beq.n	800bc9a <__d2b+0x7e>
 800bc4c:	4668      	mov	r0, sp
 800bc4e:	9700      	str	r7, [sp, #0]
 800bc50:	f7ff fd8a 	bl	800b768 <__lo0bits>
 800bc54:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bc58:	b1e8      	cbz	r0, 800bc96 <__d2b+0x7a>
 800bc5a:	f1c0 0320 	rsb	r3, r0, #32
 800bc5e:	fa02 f303 	lsl.w	r3, r2, r3
 800bc62:	430b      	orrs	r3, r1
 800bc64:	40c2      	lsrs	r2, r0
 800bc66:	616b      	str	r3, [r5, #20]
 800bc68:	9201      	str	r2, [sp, #4]
 800bc6a:	9b01      	ldr	r3, [sp, #4]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	bf14      	ite	ne
 800bc70:	2102      	movne	r1, #2
 800bc72:	2101      	moveq	r1, #1
 800bc74:	61ab      	str	r3, [r5, #24]
 800bc76:	6129      	str	r1, [r5, #16]
 800bc78:	b1bc      	cbz	r4, 800bcaa <__d2b+0x8e>
 800bc7a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800bc7e:	4404      	add	r4, r0
 800bc80:	6034      	str	r4, [r6, #0]
 800bc82:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bc86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc88:	6018      	str	r0, [r3, #0]
 800bc8a:	4628      	mov	r0, r5
 800bc8c:	b003      	add	sp, #12
 800bc8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc94:	e7d7      	b.n	800bc46 <__d2b+0x2a>
 800bc96:	6169      	str	r1, [r5, #20]
 800bc98:	e7e7      	b.n	800bc6a <__d2b+0x4e>
 800bc9a:	a801      	add	r0, sp, #4
 800bc9c:	f7ff fd64 	bl	800b768 <__lo0bits>
 800bca0:	9b01      	ldr	r3, [sp, #4]
 800bca2:	2101      	movs	r1, #1
 800bca4:	616b      	str	r3, [r5, #20]
 800bca6:	3020      	adds	r0, #32
 800bca8:	e7e5      	b.n	800bc76 <__d2b+0x5a>
 800bcaa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bcae:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800bcb2:	6030      	str	r0, [r6, #0]
 800bcb4:	6918      	ldr	r0, [r3, #16]
 800bcb6:	f7ff fd37 	bl	800b728 <__hi0bits>
 800bcba:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800bcbe:	e7e2      	b.n	800bc86 <__d2b+0x6a>
 800bcc0:	0800d0d0 	.word	0x0800d0d0
 800bcc4:	0800d0e1 	.word	0x0800d0e1

0800bcc8 <__ssputs_r>:
 800bcc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bccc:	461f      	mov	r7, r3
 800bcce:	688e      	ldr	r6, [r1, #8]
 800bcd0:	4682      	mov	sl, r0
 800bcd2:	42be      	cmp	r6, r7
 800bcd4:	460c      	mov	r4, r1
 800bcd6:	4690      	mov	r8, r2
 800bcd8:	680b      	ldr	r3, [r1, #0]
 800bcda:	d82c      	bhi.n	800bd36 <__ssputs_r+0x6e>
 800bcdc:	898a      	ldrh	r2, [r1, #12]
 800bcde:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bce2:	d026      	beq.n	800bd32 <__ssputs_r+0x6a>
 800bce4:	6965      	ldr	r5, [r4, #20]
 800bce6:	6909      	ldr	r1, [r1, #16]
 800bce8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bcec:	eba3 0901 	sub.w	r9, r3, r1
 800bcf0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bcf4:	1c7b      	adds	r3, r7, #1
 800bcf6:	444b      	add	r3, r9
 800bcf8:	106d      	asrs	r5, r5, #1
 800bcfa:	429d      	cmp	r5, r3
 800bcfc:	bf38      	it	cc
 800bcfe:	461d      	movcc	r5, r3
 800bd00:	0553      	lsls	r3, r2, #21
 800bd02:	d527      	bpl.n	800bd54 <__ssputs_r+0x8c>
 800bd04:	4629      	mov	r1, r5
 800bd06:	f7ff fbdb 	bl	800b4c0 <_malloc_r>
 800bd0a:	4606      	mov	r6, r0
 800bd0c:	b360      	cbz	r0, 800bd68 <__ssputs_r+0xa0>
 800bd0e:	464a      	mov	r2, r9
 800bd10:	6921      	ldr	r1, [r4, #16]
 800bd12:	f7fe fce8 	bl	800a6e6 <memcpy>
 800bd16:	89a3      	ldrh	r3, [r4, #12]
 800bd18:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bd1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd20:	81a3      	strh	r3, [r4, #12]
 800bd22:	6126      	str	r6, [r4, #16]
 800bd24:	444e      	add	r6, r9
 800bd26:	6026      	str	r6, [r4, #0]
 800bd28:	463e      	mov	r6, r7
 800bd2a:	6165      	str	r5, [r4, #20]
 800bd2c:	eba5 0509 	sub.w	r5, r5, r9
 800bd30:	60a5      	str	r5, [r4, #8]
 800bd32:	42be      	cmp	r6, r7
 800bd34:	d900      	bls.n	800bd38 <__ssputs_r+0x70>
 800bd36:	463e      	mov	r6, r7
 800bd38:	4632      	mov	r2, r6
 800bd3a:	4641      	mov	r1, r8
 800bd3c:	6820      	ldr	r0, [r4, #0]
 800bd3e:	f000 f9c5 	bl	800c0cc <memmove>
 800bd42:	2000      	movs	r0, #0
 800bd44:	68a3      	ldr	r3, [r4, #8]
 800bd46:	1b9b      	subs	r3, r3, r6
 800bd48:	60a3      	str	r3, [r4, #8]
 800bd4a:	6823      	ldr	r3, [r4, #0]
 800bd4c:	4433      	add	r3, r6
 800bd4e:	6023      	str	r3, [r4, #0]
 800bd50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd54:	462a      	mov	r2, r5
 800bd56:	f000 fa27 	bl	800c1a8 <_realloc_r>
 800bd5a:	4606      	mov	r6, r0
 800bd5c:	2800      	cmp	r0, #0
 800bd5e:	d1e0      	bne.n	800bd22 <__ssputs_r+0x5a>
 800bd60:	4650      	mov	r0, sl
 800bd62:	6921      	ldr	r1, [r4, #16]
 800bd64:	f7ff fb3c 	bl	800b3e0 <_free_r>
 800bd68:	230c      	movs	r3, #12
 800bd6a:	f8ca 3000 	str.w	r3, [sl]
 800bd6e:	89a3      	ldrh	r3, [r4, #12]
 800bd70:	f04f 30ff 	mov.w	r0, #4294967295
 800bd74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd78:	81a3      	strh	r3, [r4, #12]
 800bd7a:	e7e9      	b.n	800bd50 <__ssputs_r+0x88>

0800bd7c <_svfiprintf_r>:
 800bd7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd80:	4698      	mov	r8, r3
 800bd82:	898b      	ldrh	r3, [r1, #12]
 800bd84:	4607      	mov	r7, r0
 800bd86:	061b      	lsls	r3, r3, #24
 800bd88:	460d      	mov	r5, r1
 800bd8a:	4614      	mov	r4, r2
 800bd8c:	b09d      	sub	sp, #116	; 0x74
 800bd8e:	d50e      	bpl.n	800bdae <_svfiprintf_r+0x32>
 800bd90:	690b      	ldr	r3, [r1, #16]
 800bd92:	b963      	cbnz	r3, 800bdae <_svfiprintf_r+0x32>
 800bd94:	2140      	movs	r1, #64	; 0x40
 800bd96:	f7ff fb93 	bl	800b4c0 <_malloc_r>
 800bd9a:	6028      	str	r0, [r5, #0]
 800bd9c:	6128      	str	r0, [r5, #16]
 800bd9e:	b920      	cbnz	r0, 800bdaa <_svfiprintf_r+0x2e>
 800bda0:	230c      	movs	r3, #12
 800bda2:	603b      	str	r3, [r7, #0]
 800bda4:	f04f 30ff 	mov.w	r0, #4294967295
 800bda8:	e0d0      	b.n	800bf4c <_svfiprintf_r+0x1d0>
 800bdaa:	2340      	movs	r3, #64	; 0x40
 800bdac:	616b      	str	r3, [r5, #20]
 800bdae:	2300      	movs	r3, #0
 800bdb0:	9309      	str	r3, [sp, #36]	; 0x24
 800bdb2:	2320      	movs	r3, #32
 800bdb4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bdb8:	2330      	movs	r3, #48	; 0x30
 800bdba:	f04f 0901 	mov.w	r9, #1
 800bdbe:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdc2:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800bf64 <_svfiprintf_r+0x1e8>
 800bdc6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bdca:	4623      	mov	r3, r4
 800bdcc:	469a      	mov	sl, r3
 800bdce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdd2:	b10a      	cbz	r2, 800bdd8 <_svfiprintf_r+0x5c>
 800bdd4:	2a25      	cmp	r2, #37	; 0x25
 800bdd6:	d1f9      	bne.n	800bdcc <_svfiprintf_r+0x50>
 800bdd8:	ebba 0b04 	subs.w	fp, sl, r4
 800bddc:	d00b      	beq.n	800bdf6 <_svfiprintf_r+0x7a>
 800bdde:	465b      	mov	r3, fp
 800bde0:	4622      	mov	r2, r4
 800bde2:	4629      	mov	r1, r5
 800bde4:	4638      	mov	r0, r7
 800bde6:	f7ff ff6f 	bl	800bcc8 <__ssputs_r>
 800bdea:	3001      	adds	r0, #1
 800bdec:	f000 80a9 	beq.w	800bf42 <_svfiprintf_r+0x1c6>
 800bdf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bdf2:	445a      	add	r2, fp
 800bdf4:	9209      	str	r2, [sp, #36]	; 0x24
 800bdf6:	f89a 3000 	ldrb.w	r3, [sl]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	f000 80a1 	beq.w	800bf42 <_svfiprintf_r+0x1c6>
 800be00:	2300      	movs	r3, #0
 800be02:	f04f 32ff 	mov.w	r2, #4294967295
 800be06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be0a:	f10a 0a01 	add.w	sl, sl, #1
 800be0e:	9304      	str	r3, [sp, #16]
 800be10:	9307      	str	r3, [sp, #28]
 800be12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be16:	931a      	str	r3, [sp, #104]	; 0x68
 800be18:	4654      	mov	r4, sl
 800be1a:	2205      	movs	r2, #5
 800be1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be20:	4850      	ldr	r0, [pc, #320]	; (800bf64 <_svfiprintf_r+0x1e8>)
 800be22:	f7fe fc52 	bl	800a6ca <memchr>
 800be26:	9a04      	ldr	r2, [sp, #16]
 800be28:	b9d8      	cbnz	r0, 800be62 <_svfiprintf_r+0xe6>
 800be2a:	06d0      	lsls	r0, r2, #27
 800be2c:	bf44      	itt	mi
 800be2e:	2320      	movmi	r3, #32
 800be30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be34:	0711      	lsls	r1, r2, #28
 800be36:	bf44      	itt	mi
 800be38:	232b      	movmi	r3, #43	; 0x2b
 800be3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be3e:	f89a 3000 	ldrb.w	r3, [sl]
 800be42:	2b2a      	cmp	r3, #42	; 0x2a
 800be44:	d015      	beq.n	800be72 <_svfiprintf_r+0xf6>
 800be46:	4654      	mov	r4, sl
 800be48:	2000      	movs	r0, #0
 800be4a:	f04f 0c0a 	mov.w	ip, #10
 800be4e:	9a07      	ldr	r2, [sp, #28]
 800be50:	4621      	mov	r1, r4
 800be52:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be56:	3b30      	subs	r3, #48	; 0x30
 800be58:	2b09      	cmp	r3, #9
 800be5a:	d94d      	bls.n	800bef8 <_svfiprintf_r+0x17c>
 800be5c:	b1b0      	cbz	r0, 800be8c <_svfiprintf_r+0x110>
 800be5e:	9207      	str	r2, [sp, #28]
 800be60:	e014      	b.n	800be8c <_svfiprintf_r+0x110>
 800be62:	eba0 0308 	sub.w	r3, r0, r8
 800be66:	fa09 f303 	lsl.w	r3, r9, r3
 800be6a:	4313      	orrs	r3, r2
 800be6c:	46a2      	mov	sl, r4
 800be6e:	9304      	str	r3, [sp, #16]
 800be70:	e7d2      	b.n	800be18 <_svfiprintf_r+0x9c>
 800be72:	9b03      	ldr	r3, [sp, #12]
 800be74:	1d19      	adds	r1, r3, #4
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	9103      	str	r1, [sp, #12]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	bfbb      	ittet	lt
 800be7e:	425b      	neglt	r3, r3
 800be80:	f042 0202 	orrlt.w	r2, r2, #2
 800be84:	9307      	strge	r3, [sp, #28]
 800be86:	9307      	strlt	r3, [sp, #28]
 800be88:	bfb8      	it	lt
 800be8a:	9204      	strlt	r2, [sp, #16]
 800be8c:	7823      	ldrb	r3, [r4, #0]
 800be8e:	2b2e      	cmp	r3, #46	; 0x2e
 800be90:	d10c      	bne.n	800beac <_svfiprintf_r+0x130>
 800be92:	7863      	ldrb	r3, [r4, #1]
 800be94:	2b2a      	cmp	r3, #42	; 0x2a
 800be96:	d134      	bne.n	800bf02 <_svfiprintf_r+0x186>
 800be98:	9b03      	ldr	r3, [sp, #12]
 800be9a:	3402      	adds	r4, #2
 800be9c:	1d1a      	adds	r2, r3, #4
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	9203      	str	r2, [sp, #12]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	bfb8      	it	lt
 800bea6:	f04f 33ff 	movlt.w	r3, #4294967295
 800beaa:	9305      	str	r3, [sp, #20]
 800beac:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800bf68 <_svfiprintf_r+0x1ec>
 800beb0:	2203      	movs	r2, #3
 800beb2:	4650      	mov	r0, sl
 800beb4:	7821      	ldrb	r1, [r4, #0]
 800beb6:	f7fe fc08 	bl	800a6ca <memchr>
 800beba:	b138      	cbz	r0, 800becc <_svfiprintf_r+0x150>
 800bebc:	2240      	movs	r2, #64	; 0x40
 800bebe:	9b04      	ldr	r3, [sp, #16]
 800bec0:	eba0 000a 	sub.w	r0, r0, sl
 800bec4:	4082      	lsls	r2, r0
 800bec6:	4313      	orrs	r3, r2
 800bec8:	3401      	adds	r4, #1
 800beca:	9304      	str	r3, [sp, #16]
 800becc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bed0:	2206      	movs	r2, #6
 800bed2:	4826      	ldr	r0, [pc, #152]	; (800bf6c <_svfiprintf_r+0x1f0>)
 800bed4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bed8:	f7fe fbf7 	bl	800a6ca <memchr>
 800bedc:	2800      	cmp	r0, #0
 800bede:	d038      	beq.n	800bf52 <_svfiprintf_r+0x1d6>
 800bee0:	4b23      	ldr	r3, [pc, #140]	; (800bf70 <_svfiprintf_r+0x1f4>)
 800bee2:	bb1b      	cbnz	r3, 800bf2c <_svfiprintf_r+0x1b0>
 800bee4:	9b03      	ldr	r3, [sp, #12]
 800bee6:	3307      	adds	r3, #7
 800bee8:	f023 0307 	bic.w	r3, r3, #7
 800beec:	3308      	adds	r3, #8
 800beee:	9303      	str	r3, [sp, #12]
 800bef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bef2:	4433      	add	r3, r6
 800bef4:	9309      	str	r3, [sp, #36]	; 0x24
 800bef6:	e768      	b.n	800bdca <_svfiprintf_r+0x4e>
 800bef8:	460c      	mov	r4, r1
 800befa:	2001      	movs	r0, #1
 800befc:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf00:	e7a6      	b.n	800be50 <_svfiprintf_r+0xd4>
 800bf02:	2300      	movs	r3, #0
 800bf04:	f04f 0c0a 	mov.w	ip, #10
 800bf08:	4619      	mov	r1, r3
 800bf0a:	3401      	adds	r4, #1
 800bf0c:	9305      	str	r3, [sp, #20]
 800bf0e:	4620      	mov	r0, r4
 800bf10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf14:	3a30      	subs	r2, #48	; 0x30
 800bf16:	2a09      	cmp	r2, #9
 800bf18:	d903      	bls.n	800bf22 <_svfiprintf_r+0x1a6>
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d0c6      	beq.n	800beac <_svfiprintf_r+0x130>
 800bf1e:	9105      	str	r1, [sp, #20]
 800bf20:	e7c4      	b.n	800beac <_svfiprintf_r+0x130>
 800bf22:	4604      	mov	r4, r0
 800bf24:	2301      	movs	r3, #1
 800bf26:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf2a:	e7f0      	b.n	800bf0e <_svfiprintf_r+0x192>
 800bf2c:	ab03      	add	r3, sp, #12
 800bf2e:	9300      	str	r3, [sp, #0]
 800bf30:	462a      	mov	r2, r5
 800bf32:	4638      	mov	r0, r7
 800bf34:	4b0f      	ldr	r3, [pc, #60]	; (800bf74 <_svfiprintf_r+0x1f8>)
 800bf36:	a904      	add	r1, sp, #16
 800bf38:	f7fd fe4e 	bl	8009bd8 <_printf_float>
 800bf3c:	1c42      	adds	r2, r0, #1
 800bf3e:	4606      	mov	r6, r0
 800bf40:	d1d6      	bne.n	800bef0 <_svfiprintf_r+0x174>
 800bf42:	89ab      	ldrh	r3, [r5, #12]
 800bf44:	065b      	lsls	r3, r3, #25
 800bf46:	f53f af2d 	bmi.w	800bda4 <_svfiprintf_r+0x28>
 800bf4a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf4c:	b01d      	add	sp, #116	; 0x74
 800bf4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf52:	ab03      	add	r3, sp, #12
 800bf54:	9300      	str	r3, [sp, #0]
 800bf56:	462a      	mov	r2, r5
 800bf58:	4638      	mov	r0, r7
 800bf5a:	4b06      	ldr	r3, [pc, #24]	; (800bf74 <_svfiprintf_r+0x1f8>)
 800bf5c:	a904      	add	r1, sp, #16
 800bf5e:	f7fe f8db 	bl	800a118 <_printf_i>
 800bf62:	e7eb      	b.n	800bf3c <_svfiprintf_r+0x1c0>
 800bf64:	0800d23c 	.word	0x0800d23c
 800bf68:	0800d242 	.word	0x0800d242
 800bf6c:	0800d246 	.word	0x0800d246
 800bf70:	08009bd9 	.word	0x08009bd9
 800bf74:	0800bcc9 	.word	0x0800bcc9

0800bf78 <__sflush_r>:
 800bf78:	898a      	ldrh	r2, [r1, #12]
 800bf7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf7c:	4605      	mov	r5, r0
 800bf7e:	0710      	lsls	r0, r2, #28
 800bf80:	460c      	mov	r4, r1
 800bf82:	d457      	bmi.n	800c034 <__sflush_r+0xbc>
 800bf84:	684b      	ldr	r3, [r1, #4]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	dc04      	bgt.n	800bf94 <__sflush_r+0x1c>
 800bf8a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	dc01      	bgt.n	800bf94 <__sflush_r+0x1c>
 800bf90:	2000      	movs	r0, #0
 800bf92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bf96:	2e00      	cmp	r6, #0
 800bf98:	d0fa      	beq.n	800bf90 <__sflush_r+0x18>
 800bf9a:	2300      	movs	r3, #0
 800bf9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bfa0:	682f      	ldr	r7, [r5, #0]
 800bfa2:	6a21      	ldr	r1, [r4, #32]
 800bfa4:	602b      	str	r3, [r5, #0]
 800bfa6:	d032      	beq.n	800c00e <__sflush_r+0x96>
 800bfa8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bfaa:	89a3      	ldrh	r3, [r4, #12]
 800bfac:	075a      	lsls	r2, r3, #29
 800bfae:	d505      	bpl.n	800bfbc <__sflush_r+0x44>
 800bfb0:	6863      	ldr	r3, [r4, #4]
 800bfb2:	1ac0      	subs	r0, r0, r3
 800bfb4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bfb6:	b10b      	cbz	r3, 800bfbc <__sflush_r+0x44>
 800bfb8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bfba:	1ac0      	subs	r0, r0, r3
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	4602      	mov	r2, r0
 800bfc0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bfc2:	4628      	mov	r0, r5
 800bfc4:	6a21      	ldr	r1, [r4, #32]
 800bfc6:	47b0      	blx	r6
 800bfc8:	1c43      	adds	r3, r0, #1
 800bfca:	89a3      	ldrh	r3, [r4, #12]
 800bfcc:	d106      	bne.n	800bfdc <__sflush_r+0x64>
 800bfce:	6829      	ldr	r1, [r5, #0]
 800bfd0:	291d      	cmp	r1, #29
 800bfd2:	d82b      	bhi.n	800c02c <__sflush_r+0xb4>
 800bfd4:	4a28      	ldr	r2, [pc, #160]	; (800c078 <__sflush_r+0x100>)
 800bfd6:	410a      	asrs	r2, r1
 800bfd8:	07d6      	lsls	r6, r2, #31
 800bfda:	d427      	bmi.n	800c02c <__sflush_r+0xb4>
 800bfdc:	2200      	movs	r2, #0
 800bfde:	6062      	str	r2, [r4, #4]
 800bfe0:	6922      	ldr	r2, [r4, #16]
 800bfe2:	04d9      	lsls	r1, r3, #19
 800bfe4:	6022      	str	r2, [r4, #0]
 800bfe6:	d504      	bpl.n	800bff2 <__sflush_r+0x7a>
 800bfe8:	1c42      	adds	r2, r0, #1
 800bfea:	d101      	bne.n	800bff0 <__sflush_r+0x78>
 800bfec:	682b      	ldr	r3, [r5, #0]
 800bfee:	b903      	cbnz	r3, 800bff2 <__sflush_r+0x7a>
 800bff0:	6560      	str	r0, [r4, #84]	; 0x54
 800bff2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bff4:	602f      	str	r7, [r5, #0]
 800bff6:	2900      	cmp	r1, #0
 800bff8:	d0ca      	beq.n	800bf90 <__sflush_r+0x18>
 800bffa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bffe:	4299      	cmp	r1, r3
 800c000:	d002      	beq.n	800c008 <__sflush_r+0x90>
 800c002:	4628      	mov	r0, r5
 800c004:	f7ff f9ec 	bl	800b3e0 <_free_r>
 800c008:	2000      	movs	r0, #0
 800c00a:	6360      	str	r0, [r4, #52]	; 0x34
 800c00c:	e7c1      	b.n	800bf92 <__sflush_r+0x1a>
 800c00e:	2301      	movs	r3, #1
 800c010:	4628      	mov	r0, r5
 800c012:	47b0      	blx	r6
 800c014:	1c41      	adds	r1, r0, #1
 800c016:	d1c8      	bne.n	800bfaa <__sflush_r+0x32>
 800c018:	682b      	ldr	r3, [r5, #0]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d0c5      	beq.n	800bfaa <__sflush_r+0x32>
 800c01e:	2b1d      	cmp	r3, #29
 800c020:	d001      	beq.n	800c026 <__sflush_r+0xae>
 800c022:	2b16      	cmp	r3, #22
 800c024:	d101      	bne.n	800c02a <__sflush_r+0xb2>
 800c026:	602f      	str	r7, [r5, #0]
 800c028:	e7b2      	b.n	800bf90 <__sflush_r+0x18>
 800c02a:	89a3      	ldrh	r3, [r4, #12]
 800c02c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c030:	81a3      	strh	r3, [r4, #12]
 800c032:	e7ae      	b.n	800bf92 <__sflush_r+0x1a>
 800c034:	690f      	ldr	r7, [r1, #16]
 800c036:	2f00      	cmp	r7, #0
 800c038:	d0aa      	beq.n	800bf90 <__sflush_r+0x18>
 800c03a:	0793      	lsls	r3, r2, #30
 800c03c:	bf18      	it	ne
 800c03e:	2300      	movne	r3, #0
 800c040:	680e      	ldr	r6, [r1, #0]
 800c042:	bf08      	it	eq
 800c044:	694b      	ldreq	r3, [r1, #20]
 800c046:	1bf6      	subs	r6, r6, r7
 800c048:	600f      	str	r7, [r1, #0]
 800c04a:	608b      	str	r3, [r1, #8]
 800c04c:	2e00      	cmp	r6, #0
 800c04e:	dd9f      	ble.n	800bf90 <__sflush_r+0x18>
 800c050:	4633      	mov	r3, r6
 800c052:	463a      	mov	r2, r7
 800c054:	4628      	mov	r0, r5
 800c056:	6a21      	ldr	r1, [r4, #32]
 800c058:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800c05c:	47e0      	blx	ip
 800c05e:	2800      	cmp	r0, #0
 800c060:	dc06      	bgt.n	800c070 <__sflush_r+0xf8>
 800c062:	89a3      	ldrh	r3, [r4, #12]
 800c064:	f04f 30ff 	mov.w	r0, #4294967295
 800c068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c06c:	81a3      	strh	r3, [r4, #12]
 800c06e:	e790      	b.n	800bf92 <__sflush_r+0x1a>
 800c070:	4407      	add	r7, r0
 800c072:	1a36      	subs	r6, r6, r0
 800c074:	e7ea      	b.n	800c04c <__sflush_r+0xd4>
 800c076:	bf00      	nop
 800c078:	dfbffffe 	.word	0xdfbffffe

0800c07c <_fflush_r>:
 800c07c:	b538      	push	{r3, r4, r5, lr}
 800c07e:	690b      	ldr	r3, [r1, #16]
 800c080:	4605      	mov	r5, r0
 800c082:	460c      	mov	r4, r1
 800c084:	b913      	cbnz	r3, 800c08c <_fflush_r+0x10>
 800c086:	2500      	movs	r5, #0
 800c088:	4628      	mov	r0, r5
 800c08a:	bd38      	pop	{r3, r4, r5, pc}
 800c08c:	b118      	cbz	r0, 800c096 <_fflush_r+0x1a>
 800c08e:	6a03      	ldr	r3, [r0, #32]
 800c090:	b90b      	cbnz	r3, 800c096 <_fflush_r+0x1a>
 800c092:	f7fe f9ef 	bl	800a474 <__sinit>
 800c096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d0f3      	beq.n	800c086 <_fflush_r+0xa>
 800c09e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c0a0:	07d0      	lsls	r0, r2, #31
 800c0a2:	d404      	bmi.n	800c0ae <_fflush_r+0x32>
 800c0a4:	0599      	lsls	r1, r3, #22
 800c0a6:	d402      	bmi.n	800c0ae <_fflush_r+0x32>
 800c0a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c0aa:	f7fe fb0c 	bl	800a6c6 <__retarget_lock_acquire_recursive>
 800c0ae:	4628      	mov	r0, r5
 800c0b0:	4621      	mov	r1, r4
 800c0b2:	f7ff ff61 	bl	800bf78 <__sflush_r>
 800c0b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c0b8:	4605      	mov	r5, r0
 800c0ba:	07da      	lsls	r2, r3, #31
 800c0bc:	d4e4      	bmi.n	800c088 <_fflush_r+0xc>
 800c0be:	89a3      	ldrh	r3, [r4, #12]
 800c0c0:	059b      	lsls	r3, r3, #22
 800c0c2:	d4e1      	bmi.n	800c088 <_fflush_r+0xc>
 800c0c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c0c6:	f7fe faff 	bl	800a6c8 <__retarget_lock_release_recursive>
 800c0ca:	e7dd      	b.n	800c088 <_fflush_r+0xc>

0800c0cc <memmove>:
 800c0cc:	4288      	cmp	r0, r1
 800c0ce:	b510      	push	{r4, lr}
 800c0d0:	eb01 0402 	add.w	r4, r1, r2
 800c0d4:	d902      	bls.n	800c0dc <memmove+0x10>
 800c0d6:	4284      	cmp	r4, r0
 800c0d8:	4623      	mov	r3, r4
 800c0da:	d807      	bhi.n	800c0ec <memmove+0x20>
 800c0dc:	1e43      	subs	r3, r0, #1
 800c0de:	42a1      	cmp	r1, r4
 800c0e0:	d008      	beq.n	800c0f4 <memmove+0x28>
 800c0e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c0e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c0ea:	e7f8      	b.n	800c0de <memmove+0x12>
 800c0ec:	4601      	mov	r1, r0
 800c0ee:	4402      	add	r2, r0
 800c0f0:	428a      	cmp	r2, r1
 800c0f2:	d100      	bne.n	800c0f6 <memmove+0x2a>
 800c0f4:	bd10      	pop	{r4, pc}
 800c0f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c0fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c0fe:	e7f7      	b.n	800c0f0 <memmove+0x24>

0800c100 <_sbrk_r>:
 800c100:	b538      	push	{r3, r4, r5, lr}
 800c102:	2300      	movs	r3, #0
 800c104:	4d05      	ldr	r5, [pc, #20]	; (800c11c <_sbrk_r+0x1c>)
 800c106:	4604      	mov	r4, r0
 800c108:	4608      	mov	r0, r1
 800c10a:	602b      	str	r3, [r5, #0]
 800c10c:	f7f6 fa18 	bl	8002540 <_sbrk>
 800c110:	1c43      	adds	r3, r0, #1
 800c112:	d102      	bne.n	800c11a <_sbrk_r+0x1a>
 800c114:	682b      	ldr	r3, [r5, #0]
 800c116:	b103      	cbz	r3, 800c11a <_sbrk_r+0x1a>
 800c118:	6023      	str	r3, [r4, #0]
 800c11a:	bd38      	pop	{r3, r4, r5, pc}
 800c11c:	20001a80 	.word	0x20001a80

0800c120 <__assert_func>:
 800c120:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c122:	4614      	mov	r4, r2
 800c124:	461a      	mov	r2, r3
 800c126:	4b09      	ldr	r3, [pc, #36]	; (800c14c <__assert_func+0x2c>)
 800c128:	4605      	mov	r5, r0
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	68d8      	ldr	r0, [r3, #12]
 800c12e:	b14c      	cbz	r4, 800c144 <__assert_func+0x24>
 800c130:	4b07      	ldr	r3, [pc, #28]	; (800c150 <__assert_func+0x30>)
 800c132:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c136:	9100      	str	r1, [sp, #0]
 800c138:	462b      	mov	r3, r5
 800c13a:	4906      	ldr	r1, [pc, #24]	; (800c154 <__assert_func+0x34>)
 800c13c:	f000 f870 	bl	800c220 <fiprintf>
 800c140:	f000 f880 	bl	800c244 <abort>
 800c144:	4b04      	ldr	r3, [pc, #16]	; (800c158 <__assert_func+0x38>)
 800c146:	461c      	mov	r4, r3
 800c148:	e7f3      	b.n	800c132 <__assert_func+0x12>
 800c14a:	bf00      	nop
 800c14c:	200001d4 	.word	0x200001d4
 800c150:	0800d257 	.word	0x0800d257
 800c154:	0800d264 	.word	0x0800d264
 800c158:	0800d292 	.word	0x0800d292

0800c15c <_calloc_r>:
 800c15c:	b570      	push	{r4, r5, r6, lr}
 800c15e:	fba1 5402 	umull	r5, r4, r1, r2
 800c162:	b934      	cbnz	r4, 800c172 <_calloc_r+0x16>
 800c164:	4629      	mov	r1, r5
 800c166:	f7ff f9ab 	bl	800b4c0 <_malloc_r>
 800c16a:	4606      	mov	r6, r0
 800c16c:	b928      	cbnz	r0, 800c17a <_calloc_r+0x1e>
 800c16e:	4630      	mov	r0, r6
 800c170:	bd70      	pop	{r4, r5, r6, pc}
 800c172:	220c      	movs	r2, #12
 800c174:	2600      	movs	r6, #0
 800c176:	6002      	str	r2, [r0, #0]
 800c178:	e7f9      	b.n	800c16e <_calloc_r+0x12>
 800c17a:	462a      	mov	r2, r5
 800c17c:	4621      	mov	r1, r4
 800c17e:	f7fe fa12 	bl	800a5a6 <memset>
 800c182:	e7f4      	b.n	800c16e <_calloc_r+0x12>

0800c184 <__ascii_mbtowc>:
 800c184:	b082      	sub	sp, #8
 800c186:	b901      	cbnz	r1, 800c18a <__ascii_mbtowc+0x6>
 800c188:	a901      	add	r1, sp, #4
 800c18a:	b142      	cbz	r2, 800c19e <__ascii_mbtowc+0x1a>
 800c18c:	b14b      	cbz	r3, 800c1a2 <__ascii_mbtowc+0x1e>
 800c18e:	7813      	ldrb	r3, [r2, #0]
 800c190:	600b      	str	r3, [r1, #0]
 800c192:	7812      	ldrb	r2, [r2, #0]
 800c194:	1e10      	subs	r0, r2, #0
 800c196:	bf18      	it	ne
 800c198:	2001      	movne	r0, #1
 800c19a:	b002      	add	sp, #8
 800c19c:	4770      	bx	lr
 800c19e:	4610      	mov	r0, r2
 800c1a0:	e7fb      	b.n	800c19a <__ascii_mbtowc+0x16>
 800c1a2:	f06f 0001 	mvn.w	r0, #1
 800c1a6:	e7f8      	b.n	800c19a <__ascii_mbtowc+0x16>

0800c1a8 <_realloc_r>:
 800c1a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1ac:	4680      	mov	r8, r0
 800c1ae:	4614      	mov	r4, r2
 800c1b0:	460e      	mov	r6, r1
 800c1b2:	b921      	cbnz	r1, 800c1be <_realloc_r+0x16>
 800c1b4:	4611      	mov	r1, r2
 800c1b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1ba:	f7ff b981 	b.w	800b4c0 <_malloc_r>
 800c1be:	b92a      	cbnz	r2, 800c1cc <_realloc_r+0x24>
 800c1c0:	f7ff f90e 	bl	800b3e0 <_free_r>
 800c1c4:	4625      	mov	r5, r4
 800c1c6:	4628      	mov	r0, r5
 800c1c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1cc:	f000 f841 	bl	800c252 <_malloc_usable_size_r>
 800c1d0:	4284      	cmp	r4, r0
 800c1d2:	4607      	mov	r7, r0
 800c1d4:	d802      	bhi.n	800c1dc <_realloc_r+0x34>
 800c1d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c1da:	d812      	bhi.n	800c202 <_realloc_r+0x5a>
 800c1dc:	4621      	mov	r1, r4
 800c1de:	4640      	mov	r0, r8
 800c1e0:	f7ff f96e 	bl	800b4c0 <_malloc_r>
 800c1e4:	4605      	mov	r5, r0
 800c1e6:	2800      	cmp	r0, #0
 800c1e8:	d0ed      	beq.n	800c1c6 <_realloc_r+0x1e>
 800c1ea:	42bc      	cmp	r4, r7
 800c1ec:	4622      	mov	r2, r4
 800c1ee:	4631      	mov	r1, r6
 800c1f0:	bf28      	it	cs
 800c1f2:	463a      	movcs	r2, r7
 800c1f4:	f7fe fa77 	bl	800a6e6 <memcpy>
 800c1f8:	4631      	mov	r1, r6
 800c1fa:	4640      	mov	r0, r8
 800c1fc:	f7ff f8f0 	bl	800b3e0 <_free_r>
 800c200:	e7e1      	b.n	800c1c6 <_realloc_r+0x1e>
 800c202:	4635      	mov	r5, r6
 800c204:	e7df      	b.n	800c1c6 <_realloc_r+0x1e>

0800c206 <__ascii_wctomb>:
 800c206:	4603      	mov	r3, r0
 800c208:	4608      	mov	r0, r1
 800c20a:	b141      	cbz	r1, 800c21e <__ascii_wctomb+0x18>
 800c20c:	2aff      	cmp	r2, #255	; 0xff
 800c20e:	d904      	bls.n	800c21a <__ascii_wctomb+0x14>
 800c210:	228a      	movs	r2, #138	; 0x8a
 800c212:	f04f 30ff 	mov.w	r0, #4294967295
 800c216:	601a      	str	r2, [r3, #0]
 800c218:	4770      	bx	lr
 800c21a:	2001      	movs	r0, #1
 800c21c:	700a      	strb	r2, [r1, #0]
 800c21e:	4770      	bx	lr

0800c220 <fiprintf>:
 800c220:	b40e      	push	{r1, r2, r3}
 800c222:	b503      	push	{r0, r1, lr}
 800c224:	4601      	mov	r1, r0
 800c226:	ab03      	add	r3, sp, #12
 800c228:	4805      	ldr	r0, [pc, #20]	; (800c240 <fiprintf+0x20>)
 800c22a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c22e:	6800      	ldr	r0, [r0, #0]
 800c230:	9301      	str	r3, [sp, #4]
 800c232:	f000 f83d 	bl	800c2b0 <_vfiprintf_r>
 800c236:	b002      	add	sp, #8
 800c238:	f85d eb04 	ldr.w	lr, [sp], #4
 800c23c:	b003      	add	sp, #12
 800c23e:	4770      	bx	lr
 800c240:	200001d4 	.word	0x200001d4

0800c244 <abort>:
 800c244:	2006      	movs	r0, #6
 800c246:	b508      	push	{r3, lr}
 800c248:	f000 fa0a 	bl	800c660 <raise>
 800c24c:	2001      	movs	r0, #1
 800c24e:	f7f6 f904 	bl	800245a <_exit>

0800c252 <_malloc_usable_size_r>:
 800c252:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c256:	1f18      	subs	r0, r3, #4
 800c258:	2b00      	cmp	r3, #0
 800c25a:	bfbc      	itt	lt
 800c25c:	580b      	ldrlt	r3, [r1, r0]
 800c25e:	18c0      	addlt	r0, r0, r3
 800c260:	4770      	bx	lr

0800c262 <__sfputc_r>:
 800c262:	6893      	ldr	r3, [r2, #8]
 800c264:	b410      	push	{r4}
 800c266:	3b01      	subs	r3, #1
 800c268:	2b00      	cmp	r3, #0
 800c26a:	6093      	str	r3, [r2, #8]
 800c26c:	da07      	bge.n	800c27e <__sfputc_r+0x1c>
 800c26e:	6994      	ldr	r4, [r2, #24]
 800c270:	42a3      	cmp	r3, r4
 800c272:	db01      	blt.n	800c278 <__sfputc_r+0x16>
 800c274:	290a      	cmp	r1, #10
 800c276:	d102      	bne.n	800c27e <__sfputc_r+0x1c>
 800c278:	bc10      	pop	{r4}
 800c27a:	f000 b933 	b.w	800c4e4 <__swbuf_r>
 800c27e:	6813      	ldr	r3, [r2, #0]
 800c280:	1c58      	adds	r0, r3, #1
 800c282:	6010      	str	r0, [r2, #0]
 800c284:	7019      	strb	r1, [r3, #0]
 800c286:	4608      	mov	r0, r1
 800c288:	bc10      	pop	{r4}
 800c28a:	4770      	bx	lr

0800c28c <__sfputs_r>:
 800c28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c28e:	4606      	mov	r6, r0
 800c290:	460f      	mov	r7, r1
 800c292:	4614      	mov	r4, r2
 800c294:	18d5      	adds	r5, r2, r3
 800c296:	42ac      	cmp	r4, r5
 800c298:	d101      	bne.n	800c29e <__sfputs_r+0x12>
 800c29a:	2000      	movs	r0, #0
 800c29c:	e007      	b.n	800c2ae <__sfputs_r+0x22>
 800c29e:	463a      	mov	r2, r7
 800c2a0:	4630      	mov	r0, r6
 800c2a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2a6:	f7ff ffdc 	bl	800c262 <__sfputc_r>
 800c2aa:	1c43      	adds	r3, r0, #1
 800c2ac:	d1f3      	bne.n	800c296 <__sfputs_r+0xa>
 800c2ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c2b0 <_vfiprintf_r>:
 800c2b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2b4:	460d      	mov	r5, r1
 800c2b6:	4614      	mov	r4, r2
 800c2b8:	4698      	mov	r8, r3
 800c2ba:	4606      	mov	r6, r0
 800c2bc:	b09d      	sub	sp, #116	; 0x74
 800c2be:	b118      	cbz	r0, 800c2c8 <_vfiprintf_r+0x18>
 800c2c0:	6a03      	ldr	r3, [r0, #32]
 800c2c2:	b90b      	cbnz	r3, 800c2c8 <_vfiprintf_r+0x18>
 800c2c4:	f7fe f8d6 	bl	800a474 <__sinit>
 800c2c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2ca:	07d9      	lsls	r1, r3, #31
 800c2cc:	d405      	bmi.n	800c2da <_vfiprintf_r+0x2a>
 800c2ce:	89ab      	ldrh	r3, [r5, #12]
 800c2d0:	059a      	lsls	r2, r3, #22
 800c2d2:	d402      	bmi.n	800c2da <_vfiprintf_r+0x2a>
 800c2d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2d6:	f7fe f9f6 	bl	800a6c6 <__retarget_lock_acquire_recursive>
 800c2da:	89ab      	ldrh	r3, [r5, #12]
 800c2dc:	071b      	lsls	r3, r3, #28
 800c2de:	d501      	bpl.n	800c2e4 <_vfiprintf_r+0x34>
 800c2e0:	692b      	ldr	r3, [r5, #16]
 800c2e2:	b99b      	cbnz	r3, 800c30c <_vfiprintf_r+0x5c>
 800c2e4:	4629      	mov	r1, r5
 800c2e6:	4630      	mov	r0, r6
 800c2e8:	f000 f93a 	bl	800c560 <__swsetup_r>
 800c2ec:	b170      	cbz	r0, 800c30c <_vfiprintf_r+0x5c>
 800c2ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2f0:	07dc      	lsls	r4, r3, #31
 800c2f2:	d504      	bpl.n	800c2fe <_vfiprintf_r+0x4e>
 800c2f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c2f8:	b01d      	add	sp, #116	; 0x74
 800c2fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2fe:	89ab      	ldrh	r3, [r5, #12]
 800c300:	0598      	lsls	r0, r3, #22
 800c302:	d4f7      	bmi.n	800c2f4 <_vfiprintf_r+0x44>
 800c304:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c306:	f7fe f9df 	bl	800a6c8 <__retarget_lock_release_recursive>
 800c30a:	e7f3      	b.n	800c2f4 <_vfiprintf_r+0x44>
 800c30c:	2300      	movs	r3, #0
 800c30e:	9309      	str	r3, [sp, #36]	; 0x24
 800c310:	2320      	movs	r3, #32
 800c312:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c316:	2330      	movs	r3, #48	; 0x30
 800c318:	f04f 0901 	mov.w	r9, #1
 800c31c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c320:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800c4d0 <_vfiprintf_r+0x220>
 800c324:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c328:	4623      	mov	r3, r4
 800c32a:	469a      	mov	sl, r3
 800c32c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c330:	b10a      	cbz	r2, 800c336 <_vfiprintf_r+0x86>
 800c332:	2a25      	cmp	r2, #37	; 0x25
 800c334:	d1f9      	bne.n	800c32a <_vfiprintf_r+0x7a>
 800c336:	ebba 0b04 	subs.w	fp, sl, r4
 800c33a:	d00b      	beq.n	800c354 <_vfiprintf_r+0xa4>
 800c33c:	465b      	mov	r3, fp
 800c33e:	4622      	mov	r2, r4
 800c340:	4629      	mov	r1, r5
 800c342:	4630      	mov	r0, r6
 800c344:	f7ff ffa2 	bl	800c28c <__sfputs_r>
 800c348:	3001      	adds	r0, #1
 800c34a:	f000 80a9 	beq.w	800c4a0 <_vfiprintf_r+0x1f0>
 800c34e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c350:	445a      	add	r2, fp
 800c352:	9209      	str	r2, [sp, #36]	; 0x24
 800c354:	f89a 3000 	ldrb.w	r3, [sl]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	f000 80a1 	beq.w	800c4a0 <_vfiprintf_r+0x1f0>
 800c35e:	2300      	movs	r3, #0
 800c360:	f04f 32ff 	mov.w	r2, #4294967295
 800c364:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c368:	f10a 0a01 	add.w	sl, sl, #1
 800c36c:	9304      	str	r3, [sp, #16]
 800c36e:	9307      	str	r3, [sp, #28]
 800c370:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c374:	931a      	str	r3, [sp, #104]	; 0x68
 800c376:	4654      	mov	r4, sl
 800c378:	2205      	movs	r2, #5
 800c37a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c37e:	4854      	ldr	r0, [pc, #336]	; (800c4d0 <_vfiprintf_r+0x220>)
 800c380:	f7fe f9a3 	bl	800a6ca <memchr>
 800c384:	9a04      	ldr	r2, [sp, #16]
 800c386:	b9d8      	cbnz	r0, 800c3c0 <_vfiprintf_r+0x110>
 800c388:	06d1      	lsls	r1, r2, #27
 800c38a:	bf44      	itt	mi
 800c38c:	2320      	movmi	r3, #32
 800c38e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c392:	0713      	lsls	r3, r2, #28
 800c394:	bf44      	itt	mi
 800c396:	232b      	movmi	r3, #43	; 0x2b
 800c398:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c39c:	f89a 3000 	ldrb.w	r3, [sl]
 800c3a0:	2b2a      	cmp	r3, #42	; 0x2a
 800c3a2:	d015      	beq.n	800c3d0 <_vfiprintf_r+0x120>
 800c3a4:	4654      	mov	r4, sl
 800c3a6:	2000      	movs	r0, #0
 800c3a8:	f04f 0c0a 	mov.w	ip, #10
 800c3ac:	9a07      	ldr	r2, [sp, #28]
 800c3ae:	4621      	mov	r1, r4
 800c3b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3b4:	3b30      	subs	r3, #48	; 0x30
 800c3b6:	2b09      	cmp	r3, #9
 800c3b8:	d94d      	bls.n	800c456 <_vfiprintf_r+0x1a6>
 800c3ba:	b1b0      	cbz	r0, 800c3ea <_vfiprintf_r+0x13a>
 800c3bc:	9207      	str	r2, [sp, #28]
 800c3be:	e014      	b.n	800c3ea <_vfiprintf_r+0x13a>
 800c3c0:	eba0 0308 	sub.w	r3, r0, r8
 800c3c4:	fa09 f303 	lsl.w	r3, r9, r3
 800c3c8:	4313      	orrs	r3, r2
 800c3ca:	46a2      	mov	sl, r4
 800c3cc:	9304      	str	r3, [sp, #16]
 800c3ce:	e7d2      	b.n	800c376 <_vfiprintf_r+0xc6>
 800c3d0:	9b03      	ldr	r3, [sp, #12]
 800c3d2:	1d19      	adds	r1, r3, #4
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	9103      	str	r1, [sp, #12]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	bfbb      	ittet	lt
 800c3dc:	425b      	neglt	r3, r3
 800c3de:	f042 0202 	orrlt.w	r2, r2, #2
 800c3e2:	9307      	strge	r3, [sp, #28]
 800c3e4:	9307      	strlt	r3, [sp, #28]
 800c3e6:	bfb8      	it	lt
 800c3e8:	9204      	strlt	r2, [sp, #16]
 800c3ea:	7823      	ldrb	r3, [r4, #0]
 800c3ec:	2b2e      	cmp	r3, #46	; 0x2e
 800c3ee:	d10c      	bne.n	800c40a <_vfiprintf_r+0x15a>
 800c3f0:	7863      	ldrb	r3, [r4, #1]
 800c3f2:	2b2a      	cmp	r3, #42	; 0x2a
 800c3f4:	d134      	bne.n	800c460 <_vfiprintf_r+0x1b0>
 800c3f6:	9b03      	ldr	r3, [sp, #12]
 800c3f8:	3402      	adds	r4, #2
 800c3fa:	1d1a      	adds	r2, r3, #4
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	9203      	str	r2, [sp, #12]
 800c400:	2b00      	cmp	r3, #0
 800c402:	bfb8      	it	lt
 800c404:	f04f 33ff 	movlt.w	r3, #4294967295
 800c408:	9305      	str	r3, [sp, #20]
 800c40a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c4d4 <_vfiprintf_r+0x224>
 800c40e:	2203      	movs	r2, #3
 800c410:	4650      	mov	r0, sl
 800c412:	7821      	ldrb	r1, [r4, #0]
 800c414:	f7fe f959 	bl	800a6ca <memchr>
 800c418:	b138      	cbz	r0, 800c42a <_vfiprintf_r+0x17a>
 800c41a:	2240      	movs	r2, #64	; 0x40
 800c41c:	9b04      	ldr	r3, [sp, #16]
 800c41e:	eba0 000a 	sub.w	r0, r0, sl
 800c422:	4082      	lsls	r2, r0
 800c424:	4313      	orrs	r3, r2
 800c426:	3401      	adds	r4, #1
 800c428:	9304      	str	r3, [sp, #16]
 800c42a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c42e:	2206      	movs	r2, #6
 800c430:	4829      	ldr	r0, [pc, #164]	; (800c4d8 <_vfiprintf_r+0x228>)
 800c432:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c436:	f7fe f948 	bl	800a6ca <memchr>
 800c43a:	2800      	cmp	r0, #0
 800c43c:	d03f      	beq.n	800c4be <_vfiprintf_r+0x20e>
 800c43e:	4b27      	ldr	r3, [pc, #156]	; (800c4dc <_vfiprintf_r+0x22c>)
 800c440:	bb1b      	cbnz	r3, 800c48a <_vfiprintf_r+0x1da>
 800c442:	9b03      	ldr	r3, [sp, #12]
 800c444:	3307      	adds	r3, #7
 800c446:	f023 0307 	bic.w	r3, r3, #7
 800c44a:	3308      	adds	r3, #8
 800c44c:	9303      	str	r3, [sp, #12]
 800c44e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c450:	443b      	add	r3, r7
 800c452:	9309      	str	r3, [sp, #36]	; 0x24
 800c454:	e768      	b.n	800c328 <_vfiprintf_r+0x78>
 800c456:	460c      	mov	r4, r1
 800c458:	2001      	movs	r0, #1
 800c45a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c45e:	e7a6      	b.n	800c3ae <_vfiprintf_r+0xfe>
 800c460:	2300      	movs	r3, #0
 800c462:	f04f 0c0a 	mov.w	ip, #10
 800c466:	4619      	mov	r1, r3
 800c468:	3401      	adds	r4, #1
 800c46a:	9305      	str	r3, [sp, #20]
 800c46c:	4620      	mov	r0, r4
 800c46e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c472:	3a30      	subs	r2, #48	; 0x30
 800c474:	2a09      	cmp	r2, #9
 800c476:	d903      	bls.n	800c480 <_vfiprintf_r+0x1d0>
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d0c6      	beq.n	800c40a <_vfiprintf_r+0x15a>
 800c47c:	9105      	str	r1, [sp, #20]
 800c47e:	e7c4      	b.n	800c40a <_vfiprintf_r+0x15a>
 800c480:	4604      	mov	r4, r0
 800c482:	2301      	movs	r3, #1
 800c484:	fb0c 2101 	mla	r1, ip, r1, r2
 800c488:	e7f0      	b.n	800c46c <_vfiprintf_r+0x1bc>
 800c48a:	ab03      	add	r3, sp, #12
 800c48c:	9300      	str	r3, [sp, #0]
 800c48e:	462a      	mov	r2, r5
 800c490:	4630      	mov	r0, r6
 800c492:	4b13      	ldr	r3, [pc, #76]	; (800c4e0 <_vfiprintf_r+0x230>)
 800c494:	a904      	add	r1, sp, #16
 800c496:	f7fd fb9f 	bl	8009bd8 <_printf_float>
 800c49a:	4607      	mov	r7, r0
 800c49c:	1c78      	adds	r0, r7, #1
 800c49e:	d1d6      	bne.n	800c44e <_vfiprintf_r+0x19e>
 800c4a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c4a2:	07d9      	lsls	r1, r3, #31
 800c4a4:	d405      	bmi.n	800c4b2 <_vfiprintf_r+0x202>
 800c4a6:	89ab      	ldrh	r3, [r5, #12]
 800c4a8:	059a      	lsls	r2, r3, #22
 800c4aa:	d402      	bmi.n	800c4b2 <_vfiprintf_r+0x202>
 800c4ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c4ae:	f7fe f90b 	bl	800a6c8 <__retarget_lock_release_recursive>
 800c4b2:	89ab      	ldrh	r3, [r5, #12]
 800c4b4:	065b      	lsls	r3, r3, #25
 800c4b6:	f53f af1d 	bmi.w	800c2f4 <_vfiprintf_r+0x44>
 800c4ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c4bc:	e71c      	b.n	800c2f8 <_vfiprintf_r+0x48>
 800c4be:	ab03      	add	r3, sp, #12
 800c4c0:	9300      	str	r3, [sp, #0]
 800c4c2:	462a      	mov	r2, r5
 800c4c4:	4630      	mov	r0, r6
 800c4c6:	4b06      	ldr	r3, [pc, #24]	; (800c4e0 <_vfiprintf_r+0x230>)
 800c4c8:	a904      	add	r1, sp, #16
 800c4ca:	f7fd fe25 	bl	800a118 <_printf_i>
 800c4ce:	e7e4      	b.n	800c49a <_vfiprintf_r+0x1ea>
 800c4d0:	0800d23c 	.word	0x0800d23c
 800c4d4:	0800d242 	.word	0x0800d242
 800c4d8:	0800d246 	.word	0x0800d246
 800c4dc:	08009bd9 	.word	0x08009bd9
 800c4e0:	0800c28d 	.word	0x0800c28d

0800c4e4 <__swbuf_r>:
 800c4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4e6:	460e      	mov	r6, r1
 800c4e8:	4614      	mov	r4, r2
 800c4ea:	4605      	mov	r5, r0
 800c4ec:	b118      	cbz	r0, 800c4f6 <__swbuf_r+0x12>
 800c4ee:	6a03      	ldr	r3, [r0, #32]
 800c4f0:	b90b      	cbnz	r3, 800c4f6 <__swbuf_r+0x12>
 800c4f2:	f7fd ffbf 	bl	800a474 <__sinit>
 800c4f6:	69a3      	ldr	r3, [r4, #24]
 800c4f8:	60a3      	str	r3, [r4, #8]
 800c4fa:	89a3      	ldrh	r3, [r4, #12]
 800c4fc:	071a      	lsls	r2, r3, #28
 800c4fe:	d525      	bpl.n	800c54c <__swbuf_r+0x68>
 800c500:	6923      	ldr	r3, [r4, #16]
 800c502:	b31b      	cbz	r3, 800c54c <__swbuf_r+0x68>
 800c504:	6823      	ldr	r3, [r4, #0]
 800c506:	6922      	ldr	r2, [r4, #16]
 800c508:	b2f6      	uxtb	r6, r6
 800c50a:	1a98      	subs	r0, r3, r2
 800c50c:	6963      	ldr	r3, [r4, #20]
 800c50e:	4637      	mov	r7, r6
 800c510:	4283      	cmp	r3, r0
 800c512:	dc04      	bgt.n	800c51e <__swbuf_r+0x3a>
 800c514:	4621      	mov	r1, r4
 800c516:	4628      	mov	r0, r5
 800c518:	f7ff fdb0 	bl	800c07c <_fflush_r>
 800c51c:	b9e0      	cbnz	r0, 800c558 <__swbuf_r+0x74>
 800c51e:	68a3      	ldr	r3, [r4, #8]
 800c520:	3b01      	subs	r3, #1
 800c522:	60a3      	str	r3, [r4, #8]
 800c524:	6823      	ldr	r3, [r4, #0]
 800c526:	1c5a      	adds	r2, r3, #1
 800c528:	6022      	str	r2, [r4, #0]
 800c52a:	701e      	strb	r6, [r3, #0]
 800c52c:	6962      	ldr	r2, [r4, #20]
 800c52e:	1c43      	adds	r3, r0, #1
 800c530:	429a      	cmp	r2, r3
 800c532:	d004      	beq.n	800c53e <__swbuf_r+0x5a>
 800c534:	89a3      	ldrh	r3, [r4, #12]
 800c536:	07db      	lsls	r3, r3, #31
 800c538:	d506      	bpl.n	800c548 <__swbuf_r+0x64>
 800c53a:	2e0a      	cmp	r6, #10
 800c53c:	d104      	bne.n	800c548 <__swbuf_r+0x64>
 800c53e:	4621      	mov	r1, r4
 800c540:	4628      	mov	r0, r5
 800c542:	f7ff fd9b 	bl	800c07c <_fflush_r>
 800c546:	b938      	cbnz	r0, 800c558 <__swbuf_r+0x74>
 800c548:	4638      	mov	r0, r7
 800c54a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c54c:	4621      	mov	r1, r4
 800c54e:	4628      	mov	r0, r5
 800c550:	f000 f806 	bl	800c560 <__swsetup_r>
 800c554:	2800      	cmp	r0, #0
 800c556:	d0d5      	beq.n	800c504 <__swbuf_r+0x20>
 800c558:	f04f 37ff 	mov.w	r7, #4294967295
 800c55c:	e7f4      	b.n	800c548 <__swbuf_r+0x64>
	...

0800c560 <__swsetup_r>:
 800c560:	b538      	push	{r3, r4, r5, lr}
 800c562:	4b2a      	ldr	r3, [pc, #168]	; (800c60c <__swsetup_r+0xac>)
 800c564:	4605      	mov	r5, r0
 800c566:	6818      	ldr	r0, [r3, #0]
 800c568:	460c      	mov	r4, r1
 800c56a:	b118      	cbz	r0, 800c574 <__swsetup_r+0x14>
 800c56c:	6a03      	ldr	r3, [r0, #32]
 800c56e:	b90b      	cbnz	r3, 800c574 <__swsetup_r+0x14>
 800c570:	f7fd ff80 	bl	800a474 <__sinit>
 800c574:	89a3      	ldrh	r3, [r4, #12]
 800c576:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c57a:	0718      	lsls	r0, r3, #28
 800c57c:	d422      	bmi.n	800c5c4 <__swsetup_r+0x64>
 800c57e:	06d9      	lsls	r1, r3, #27
 800c580:	d407      	bmi.n	800c592 <__swsetup_r+0x32>
 800c582:	2309      	movs	r3, #9
 800c584:	602b      	str	r3, [r5, #0]
 800c586:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c58a:	f04f 30ff 	mov.w	r0, #4294967295
 800c58e:	81a3      	strh	r3, [r4, #12]
 800c590:	e034      	b.n	800c5fc <__swsetup_r+0x9c>
 800c592:	0758      	lsls	r0, r3, #29
 800c594:	d512      	bpl.n	800c5bc <__swsetup_r+0x5c>
 800c596:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c598:	b141      	cbz	r1, 800c5ac <__swsetup_r+0x4c>
 800c59a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c59e:	4299      	cmp	r1, r3
 800c5a0:	d002      	beq.n	800c5a8 <__swsetup_r+0x48>
 800c5a2:	4628      	mov	r0, r5
 800c5a4:	f7fe ff1c 	bl	800b3e0 <_free_r>
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	6363      	str	r3, [r4, #52]	; 0x34
 800c5ac:	89a3      	ldrh	r3, [r4, #12]
 800c5ae:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c5b2:	81a3      	strh	r3, [r4, #12]
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	6063      	str	r3, [r4, #4]
 800c5b8:	6923      	ldr	r3, [r4, #16]
 800c5ba:	6023      	str	r3, [r4, #0]
 800c5bc:	89a3      	ldrh	r3, [r4, #12]
 800c5be:	f043 0308 	orr.w	r3, r3, #8
 800c5c2:	81a3      	strh	r3, [r4, #12]
 800c5c4:	6923      	ldr	r3, [r4, #16]
 800c5c6:	b94b      	cbnz	r3, 800c5dc <__swsetup_r+0x7c>
 800c5c8:	89a3      	ldrh	r3, [r4, #12]
 800c5ca:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c5ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c5d2:	d003      	beq.n	800c5dc <__swsetup_r+0x7c>
 800c5d4:	4621      	mov	r1, r4
 800c5d6:	4628      	mov	r0, r5
 800c5d8:	f000 f883 	bl	800c6e2 <__smakebuf_r>
 800c5dc:	89a0      	ldrh	r0, [r4, #12]
 800c5de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c5e2:	f010 0301 	ands.w	r3, r0, #1
 800c5e6:	d00a      	beq.n	800c5fe <__swsetup_r+0x9e>
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	60a3      	str	r3, [r4, #8]
 800c5ec:	6963      	ldr	r3, [r4, #20]
 800c5ee:	425b      	negs	r3, r3
 800c5f0:	61a3      	str	r3, [r4, #24]
 800c5f2:	6923      	ldr	r3, [r4, #16]
 800c5f4:	b943      	cbnz	r3, 800c608 <__swsetup_r+0xa8>
 800c5f6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c5fa:	d1c4      	bne.n	800c586 <__swsetup_r+0x26>
 800c5fc:	bd38      	pop	{r3, r4, r5, pc}
 800c5fe:	0781      	lsls	r1, r0, #30
 800c600:	bf58      	it	pl
 800c602:	6963      	ldrpl	r3, [r4, #20]
 800c604:	60a3      	str	r3, [r4, #8]
 800c606:	e7f4      	b.n	800c5f2 <__swsetup_r+0x92>
 800c608:	2000      	movs	r0, #0
 800c60a:	e7f7      	b.n	800c5fc <__swsetup_r+0x9c>
 800c60c:	200001d4 	.word	0x200001d4

0800c610 <_raise_r>:
 800c610:	291f      	cmp	r1, #31
 800c612:	b538      	push	{r3, r4, r5, lr}
 800c614:	4604      	mov	r4, r0
 800c616:	460d      	mov	r5, r1
 800c618:	d904      	bls.n	800c624 <_raise_r+0x14>
 800c61a:	2316      	movs	r3, #22
 800c61c:	6003      	str	r3, [r0, #0]
 800c61e:	f04f 30ff 	mov.w	r0, #4294967295
 800c622:	bd38      	pop	{r3, r4, r5, pc}
 800c624:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c626:	b112      	cbz	r2, 800c62e <_raise_r+0x1e>
 800c628:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c62c:	b94b      	cbnz	r3, 800c642 <_raise_r+0x32>
 800c62e:	4620      	mov	r0, r4
 800c630:	f000 f830 	bl	800c694 <_getpid_r>
 800c634:	462a      	mov	r2, r5
 800c636:	4601      	mov	r1, r0
 800c638:	4620      	mov	r0, r4
 800c63a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c63e:	f000 b817 	b.w	800c670 <_kill_r>
 800c642:	2b01      	cmp	r3, #1
 800c644:	d00a      	beq.n	800c65c <_raise_r+0x4c>
 800c646:	1c59      	adds	r1, r3, #1
 800c648:	d103      	bne.n	800c652 <_raise_r+0x42>
 800c64a:	2316      	movs	r3, #22
 800c64c:	6003      	str	r3, [r0, #0]
 800c64e:	2001      	movs	r0, #1
 800c650:	e7e7      	b.n	800c622 <_raise_r+0x12>
 800c652:	2400      	movs	r4, #0
 800c654:	4628      	mov	r0, r5
 800c656:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c65a:	4798      	blx	r3
 800c65c:	2000      	movs	r0, #0
 800c65e:	e7e0      	b.n	800c622 <_raise_r+0x12>

0800c660 <raise>:
 800c660:	4b02      	ldr	r3, [pc, #8]	; (800c66c <raise+0xc>)
 800c662:	4601      	mov	r1, r0
 800c664:	6818      	ldr	r0, [r3, #0]
 800c666:	f7ff bfd3 	b.w	800c610 <_raise_r>
 800c66a:	bf00      	nop
 800c66c:	200001d4 	.word	0x200001d4

0800c670 <_kill_r>:
 800c670:	b538      	push	{r3, r4, r5, lr}
 800c672:	2300      	movs	r3, #0
 800c674:	4d06      	ldr	r5, [pc, #24]	; (800c690 <_kill_r+0x20>)
 800c676:	4604      	mov	r4, r0
 800c678:	4608      	mov	r0, r1
 800c67a:	4611      	mov	r1, r2
 800c67c:	602b      	str	r3, [r5, #0]
 800c67e:	f7f5 fedc 	bl	800243a <_kill>
 800c682:	1c43      	adds	r3, r0, #1
 800c684:	d102      	bne.n	800c68c <_kill_r+0x1c>
 800c686:	682b      	ldr	r3, [r5, #0]
 800c688:	b103      	cbz	r3, 800c68c <_kill_r+0x1c>
 800c68a:	6023      	str	r3, [r4, #0]
 800c68c:	bd38      	pop	{r3, r4, r5, pc}
 800c68e:	bf00      	nop
 800c690:	20001a80 	.word	0x20001a80

0800c694 <_getpid_r>:
 800c694:	f7f5 beca 	b.w	800242c <_getpid>

0800c698 <__swhatbuf_r>:
 800c698:	b570      	push	{r4, r5, r6, lr}
 800c69a:	460c      	mov	r4, r1
 800c69c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6a0:	4615      	mov	r5, r2
 800c6a2:	2900      	cmp	r1, #0
 800c6a4:	461e      	mov	r6, r3
 800c6a6:	b096      	sub	sp, #88	; 0x58
 800c6a8:	da0c      	bge.n	800c6c4 <__swhatbuf_r+0x2c>
 800c6aa:	89a3      	ldrh	r3, [r4, #12]
 800c6ac:	2100      	movs	r1, #0
 800c6ae:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c6b2:	bf0c      	ite	eq
 800c6b4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c6b8:	2340      	movne	r3, #64	; 0x40
 800c6ba:	2000      	movs	r0, #0
 800c6bc:	6031      	str	r1, [r6, #0]
 800c6be:	602b      	str	r3, [r5, #0]
 800c6c0:	b016      	add	sp, #88	; 0x58
 800c6c2:	bd70      	pop	{r4, r5, r6, pc}
 800c6c4:	466a      	mov	r2, sp
 800c6c6:	f000 f849 	bl	800c75c <_fstat_r>
 800c6ca:	2800      	cmp	r0, #0
 800c6cc:	dbed      	blt.n	800c6aa <__swhatbuf_r+0x12>
 800c6ce:	9901      	ldr	r1, [sp, #4]
 800c6d0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c6d4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c6d8:	4259      	negs	r1, r3
 800c6da:	4159      	adcs	r1, r3
 800c6dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c6e0:	e7eb      	b.n	800c6ba <__swhatbuf_r+0x22>

0800c6e2 <__smakebuf_r>:
 800c6e2:	898b      	ldrh	r3, [r1, #12]
 800c6e4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c6e6:	079d      	lsls	r5, r3, #30
 800c6e8:	4606      	mov	r6, r0
 800c6ea:	460c      	mov	r4, r1
 800c6ec:	d507      	bpl.n	800c6fe <__smakebuf_r+0x1c>
 800c6ee:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c6f2:	6023      	str	r3, [r4, #0]
 800c6f4:	6123      	str	r3, [r4, #16]
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	6163      	str	r3, [r4, #20]
 800c6fa:	b002      	add	sp, #8
 800c6fc:	bd70      	pop	{r4, r5, r6, pc}
 800c6fe:	466a      	mov	r2, sp
 800c700:	ab01      	add	r3, sp, #4
 800c702:	f7ff ffc9 	bl	800c698 <__swhatbuf_r>
 800c706:	9900      	ldr	r1, [sp, #0]
 800c708:	4605      	mov	r5, r0
 800c70a:	4630      	mov	r0, r6
 800c70c:	f7fe fed8 	bl	800b4c0 <_malloc_r>
 800c710:	b948      	cbnz	r0, 800c726 <__smakebuf_r+0x44>
 800c712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c716:	059a      	lsls	r2, r3, #22
 800c718:	d4ef      	bmi.n	800c6fa <__smakebuf_r+0x18>
 800c71a:	f023 0303 	bic.w	r3, r3, #3
 800c71e:	f043 0302 	orr.w	r3, r3, #2
 800c722:	81a3      	strh	r3, [r4, #12]
 800c724:	e7e3      	b.n	800c6ee <__smakebuf_r+0xc>
 800c726:	89a3      	ldrh	r3, [r4, #12]
 800c728:	6020      	str	r0, [r4, #0]
 800c72a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c72e:	81a3      	strh	r3, [r4, #12]
 800c730:	9b00      	ldr	r3, [sp, #0]
 800c732:	6120      	str	r0, [r4, #16]
 800c734:	6163      	str	r3, [r4, #20]
 800c736:	9b01      	ldr	r3, [sp, #4]
 800c738:	b15b      	cbz	r3, 800c752 <__smakebuf_r+0x70>
 800c73a:	4630      	mov	r0, r6
 800c73c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c740:	f000 f81e 	bl	800c780 <_isatty_r>
 800c744:	b128      	cbz	r0, 800c752 <__smakebuf_r+0x70>
 800c746:	89a3      	ldrh	r3, [r4, #12]
 800c748:	f023 0303 	bic.w	r3, r3, #3
 800c74c:	f043 0301 	orr.w	r3, r3, #1
 800c750:	81a3      	strh	r3, [r4, #12]
 800c752:	89a3      	ldrh	r3, [r4, #12]
 800c754:	431d      	orrs	r5, r3
 800c756:	81a5      	strh	r5, [r4, #12]
 800c758:	e7cf      	b.n	800c6fa <__smakebuf_r+0x18>
	...

0800c75c <_fstat_r>:
 800c75c:	b538      	push	{r3, r4, r5, lr}
 800c75e:	2300      	movs	r3, #0
 800c760:	4d06      	ldr	r5, [pc, #24]	; (800c77c <_fstat_r+0x20>)
 800c762:	4604      	mov	r4, r0
 800c764:	4608      	mov	r0, r1
 800c766:	4611      	mov	r1, r2
 800c768:	602b      	str	r3, [r5, #0]
 800c76a:	f7f5 fec4 	bl	80024f6 <_fstat>
 800c76e:	1c43      	adds	r3, r0, #1
 800c770:	d102      	bne.n	800c778 <_fstat_r+0x1c>
 800c772:	682b      	ldr	r3, [r5, #0]
 800c774:	b103      	cbz	r3, 800c778 <_fstat_r+0x1c>
 800c776:	6023      	str	r3, [r4, #0]
 800c778:	bd38      	pop	{r3, r4, r5, pc}
 800c77a:	bf00      	nop
 800c77c:	20001a80 	.word	0x20001a80

0800c780 <_isatty_r>:
 800c780:	b538      	push	{r3, r4, r5, lr}
 800c782:	2300      	movs	r3, #0
 800c784:	4d05      	ldr	r5, [pc, #20]	; (800c79c <_isatty_r+0x1c>)
 800c786:	4604      	mov	r4, r0
 800c788:	4608      	mov	r0, r1
 800c78a:	602b      	str	r3, [r5, #0]
 800c78c:	f7f5 fec2 	bl	8002514 <_isatty>
 800c790:	1c43      	adds	r3, r0, #1
 800c792:	d102      	bne.n	800c79a <_isatty_r+0x1a>
 800c794:	682b      	ldr	r3, [r5, #0]
 800c796:	b103      	cbz	r3, 800c79a <_isatty_r+0x1a>
 800c798:	6023      	str	r3, [r4, #0]
 800c79a:	bd38      	pop	{r3, r4, r5, pc}
 800c79c:	20001a80 	.word	0x20001a80

0800c7a0 <log>:
 800c7a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7a2:	4604      	mov	r4, r0
 800c7a4:	460d      	mov	r5, r1
 800c7a6:	f000 f833 	bl	800c810 <__ieee754_log>
 800c7aa:	4622      	mov	r2, r4
 800c7ac:	4606      	mov	r6, r0
 800c7ae:	460f      	mov	r7, r1
 800c7b0:	462b      	mov	r3, r5
 800c7b2:	4620      	mov	r0, r4
 800c7b4:	4629      	mov	r1, r5
 800c7b6:	f7f4 f995 	bl	8000ae4 <__aeabi_dcmpun>
 800c7ba:	b998      	cbnz	r0, 800c7e4 <log+0x44>
 800c7bc:	2200      	movs	r2, #0
 800c7be:	2300      	movs	r3, #0
 800c7c0:	4620      	mov	r0, r4
 800c7c2:	4629      	mov	r1, r5
 800c7c4:	f7f4 f984 	bl	8000ad0 <__aeabi_dcmpgt>
 800c7c8:	b960      	cbnz	r0, 800c7e4 <log+0x44>
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	4620      	mov	r0, r4
 800c7d0:	4629      	mov	r1, r5
 800c7d2:	f7f4 f955 	bl	8000a80 <__aeabi_dcmpeq>
 800c7d6:	b140      	cbz	r0, 800c7ea <log+0x4a>
 800c7d8:	f7fd ff4a 	bl	800a670 <__errno>
 800c7dc:	2322      	movs	r3, #34	; 0x22
 800c7de:	2600      	movs	r6, #0
 800c7e0:	4f06      	ldr	r7, [pc, #24]	; (800c7fc <log+0x5c>)
 800c7e2:	6003      	str	r3, [r0, #0]
 800c7e4:	4630      	mov	r0, r6
 800c7e6:	4639      	mov	r1, r7
 800c7e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7ea:	f7fd ff41 	bl	800a670 <__errno>
 800c7ee:	2321      	movs	r3, #33	; 0x21
 800c7f0:	6003      	str	r3, [r0, #0]
 800c7f2:	4803      	ldr	r0, [pc, #12]	; (800c800 <log+0x60>)
 800c7f4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c7f8:	f000 b804 	b.w	800c804 <nan>
 800c7fc:	fff00000 	.word	0xfff00000
 800c800:	0800d292 	.word	0x0800d292

0800c804 <nan>:
 800c804:	2000      	movs	r0, #0
 800c806:	4901      	ldr	r1, [pc, #4]	; (800c80c <nan+0x8>)
 800c808:	4770      	bx	lr
 800c80a:	bf00      	nop
 800c80c:	7ff80000 	.word	0x7ff80000

0800c810 <__ieee754_log>:
 800c810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c814:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c818:	4602      	mov	r2, r0
 800c81a:	460b      	mov	r3, r1
 800c81c:	460d      	mov	r5, r1
 800c81e:	b087      	sub	sp, #28
 800c820:	da24      	bge.n	800c86c <__ieee754_log+0x5c>
 800c822:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800c826:	4304      	orrs	r4, r0
 800c828:	d108      	bne.n	800c83c <__ieee754_log+0x2c>
 800c82a:	2200      	movs	r2, #0
 800c82c:	2300      	movs	r3, #0
 800c82e:	2000      	movs	r0, #0
 800c830:	49cb      	ldr	r1, [pc, #812]	; (800cb60 <__ieee754_log+0x350>)
 800c832:	f7f3 ffe7 	bl	8000804 <__aeabi_ddiv>
 800c836:	b007      	add	sp, #28
 800c838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c83c:	2900      	cmp	r1, #0
 800c83e:	da04      	bge.n	800c84a <__ieee754_log+0x3a>
 800c840:	f7f3 fcfe 	bl	8000240 <__aeabi_dsub>
 800c844:	2200      	movs	r2, #0
 800c846:	2300      	movs	r3, #0
 800c848:	e7f3      	b.n	800c832 <__ieee754_log+0x22>
 800c84a:	2200      	movs	r2, #0
 800c84c:	4bc5      	ldr	r3, [pc, #788]	; (800cb64 <__ieee754_log+0x354>)
 800c84e:	f7f3 feaf 	bl	80005b0 <__aeabi_dmul>
 800c852:	460b      	mov	r3, r1
 800c854:	460d      	mov	r5, r1
 800c856:	4602      	mov	r2, r0
 800c858:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800c85c:	48c2      	ldr	r0, [pc, #776]	; (800cb68 <__ieee754_log+0x358>)
 800c85e:	4285      	cmp	r5, r0
 800c860:	dd06      	ble.n	800c870 <__ieee754_log+0x60>
 800c862:	4610      	mov	r0, r2
 800c864:	4619      	mov	r1, r3
 800c866:	f7f3 fced 	bl	8000244 <__adddf3>
 800c86a:	e7e4      	b.n	800c836 <__ieee754_log+0x26>
 800c86c:	2100      	movs	r1, #0
 800c86e:	e7f5      	b.n	800c85c <__ieee754_log+0x4c>
 800c870:	152c      	asrs	r4, r5, #20
 800c872:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800c876:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800c87a:	440c      	add	r4, r1
 800c87c:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 800c880:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 800c884:	f401 1680 	and.w	r6, r1, #1048576	; 0x100000
 800c888:	f086 517f 	eor.w	r1, r6, #1069547520	; 0x3fc00000
 800c88c:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 800c890:	ea41 0305 	orr.w	r3, r1, r5
 800c894:	4610      	mov	r0, r2
 800c896:	4619      	mov	r1, r3
 800c898:	2200      	movs	r2, #0
 800c89a:	4bb4      	ldr	r3, [pc, #720]	; (800cb6c <__ieee754_log+0x35c>)
 800c89c:	f7f3 fcd0 	bl	8000240 <__aeabi_dsub>
 800c8a0:	1cab      	adds	r3, r5, #2
 800c8a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c8a6:	2b02      	cmp	r3, #2
 800c8a8:	4682      	mov	sl, r0
 800c8aa:	468b      	mov	fp, r1
 800c8ac:	f04f 0200 	mov.w	r2, #0
 800c8b0:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 800c8b4:	dc53      	bgt.n	800c95e <__ieee754_log+0x14e>
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	f7f4 f8e2 	bl	8000a80 <__aeabi_dcmpeq>
 800c8bc:	b1d0      	cbz	r0, 800c8f4 <__ieee754_log+0xe4>
 800c8be:	2c00      	cmp	r4, #0
 800c8c0:	f000 8122 	beq.w	800cb08 <__ieee754_log+0x2f8>
 800c8c4:	4620      	mov	r0, r4
 800c8c6:	f7f3 fe09 	bl	80004dc <__aeabi_i2d>
 800c8ca:	a391      	add	r3, pc, #580	; (adr r3, 800cb10 <__ieee754_log+0x300>)
 800c8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d0:	4606      	mov	r6, r0
 800c8d2:	460f      	mov	r7, r1
 800c8d4:	f7f3 fe6c 	bl	80005b0 <__aeabi_dmul>
 800c8d8:	a38f      	add	r3, pc, #572	; (adr r3, 800cb18 <__ieee754_log+0x308>)
 800c8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8de:	4604      	mov	r4, r0
 800c8e0:	460d      	mov	r5, r1
 800c8e2:	4630      	mov	r0, r6
 800c8e4:	4639      	mov	r1, r7
 800c8e6:	f7f3 fe63 	bl	80005b0 <__aeabi_dmul>
 800c8ea:	4602      	mov	r2, r0
 800c8ec:	460b      	mov	r3, r1
 800c8ee:	4620      	mov	r0, r4
 800c8f0:	4629      	mov	r1, r5
 800c8f2:	e7b8      	b.n	800c866 <__ieee754_log+0x56>
 800c8f4:	a38a      	add	r3, pc, #552	; (adr r3, 800cb20 <__ieee754_log+0x310>)
 800c8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8fa:	4650      	mov	r0, sl
 800c8fc:	4659      	mov	r1, fp
 800c8fe:	f7f3 fe57 	bl	80005b0 <__aeabi_dmul>
 800c902:	4602      	mov	r2, r0
 800c904:	460b      	mov	r3, r1
 800c906:	2000      	movs	r0, #0
 800c908:	4999      	ldr	r1, [pc, #612]	; (800cb70 <__ieee754_log+0x360>)
 800c90a:	f7f3 fc99 	bl	8000240 <__aeabi_dsub>
 800c90e:	4652      	mov	r2, sl
 800c910:	4606      	mov	r6, r0
 800c912:	460f      	mov	r7, r1
 800c914:	465b      	mov	r3, fp
 800c916:	4650      	mov	r0, sl
 800c918:	4659      	mov	r1, fp
 800c91a:	f7f3 fe49 	bl	80005b0 <__aeabi_dmul>
 800c91e:	4602      	mov	r2, r0
 800c920:	460b      	mov	r3, r1
 800c922:	4630      	mov	r0, r6
 800c924:	4639      	mov	r1, r7
 800c926:	f7f3 fe43 	bl	80005b0 <__aeabi_dmul>
 800c92a:	4606      	mov	r6, r0
 800c92c:	460f      	mov	r7, r1
 800c92e:	b914      	cbnz	r4, 800c936 <__ieee754_log+0x126>
 800c930:	4632      	mov	r2, r6
 800c932:	463b      	mov	r3, r7
 800c934:	e0a2      	b.n	800ca7c <__ieee754_log+0x26c>
 800c936:	4620      	mov	r0, r4
 800c938:	f7f3 fdd0 	bl	80004dc <__aeabi_i2d>
 800c93c:	a374      	add	r3, pc, #464	; (adr r3, 800cb10 <__ieee754_log+0x300>)
 800c93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c942:	4680      	mov	r8, r0
 800c944:	4689      	mov	r9, r1
 800c946:	f7f3 fe33 	bl	80005b0 <__aeabi_dmul>
 800c94a:	a373      	add	r3, pc, #460	; (adr r3, 800cb18 <__ieee754_log+0x308>)
 800c94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c950:	4604      	mov	r4, r0
 800c952:	460d      	mov	r5, r1
 800c954:	4640      	mov	r0, r8
 800c956:	4649      	mov	r1, r9
 800c958:	f7f3 fe2a 	bl	80005b0 <__aeabi_dmul>
 800c95c:	e0a7      	b.n	800caae <__ieee754_log+0x29e>
 800c95e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c962:	f7f3 fc6f 	bl	8000244 <__adddf3>
 800c966:	4602      	mov	r2, r0
 800c968:	460b      	mov	r3, r1
 800c96a:	4650      	mov	r0, sl
 800c96c:	4659      	mov	r1, fp
 800c96e:	f7f3 ff49 	bl	8000804 <__aeabi_ddiv>
 800c972:	e9cd 0100 	strd	r0, r1, [sp]
 800c976:	4620      	mov	r0, r4
 800c978:	f7f3 fdb0 	bl	80004dc <__aeabi_i2d>
 800c97c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c980:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c984:	4610      	mov	r0, r2
 800c986:	4619      	mov	r1, r3
 800c988:	f7f3 fe12 	bl	80005b0 <__aeabi_dmul>
 800c98c:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800c990:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800c994:	4602      	mov	r2, r0
 800c996:	9305      	str	r3, [sp, #20]
 800c998:	460b      	mov	r3, r1
 800c99a:	4606      	mov	r6, r0
 800c99c:	460f      	mov	r7, r1
 800c99e:	f7f3 fe07 	bl	80005b0 <__aeabi_dmul>
 800c9a2:	a361      	add	r3, pc, #388	; (adr r3, 800cb28 <__ieee754_log+0x318>)
 800c9a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a8:	4680      	mov	r8, r0
 800c9aa:	4689      	mov	r9, r1
 800c9ac:	f7f3 fe00 	bl	80005b0 <__aeabi_dmul>
 800c9b0:	a35f      	add	r3, pc, #380	; (adr r3, 800cb30 <__ieee754_log+0x320>)
 800c9b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b6:	f7f3 fc45 	bl	8000244 <__adddf3>
 800c9ba:	4642      	mov	r2, r8
 800c9bc:	464b      	mov	r3, r9
 800c9be:	f7f3 fdf7 	bl	80005b0 <__aeabi_dmul>
 800c9c2:	a35d      	add	r3, pc, #372	; (adr r3, 800cb38 <__ieee754_log+0x328>)
 800c9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c8:	f7f3 fc3c 	bl	8000244 <__adddf3>
 800c9cc:	4642      	mov	r2, r8
 800c9ce:	464b      	mov	r3, r9
 800c9d0:	f7f3 fdee 	bl	80005b0 <__aeabi_dmul>
 800c9d4:	a35a      	add	r3, pc, #360	; (adr r3, 800cb40 <__ieee754_log+0x330>)
 800c9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9da:	f7f3 fc33 	bl	8000244 <__adddf3>
 800c9de:	4632      	mov	r2, r6
 800c9e0:	463b      	mov	r3, r7
 800c9e2:	f7f3 fde5 	bl	80005b0 <__aeabi_dmul>
 800c9e6:	a358      	add	r3, pc, #352	; (adr r3, 800cb48 <__ieee754_log+0x338>)
 800c9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ec:	4606      	mov	r6, r0
 800c9ee:	460f      	mov	r7, r1
 800c9f0:	4640      	mov	r0, r8
 800c9f2:	4649      	mov	r1, r9
 800c9f4:	f7f3 fddc 	bl	80005b0 <__aeabi_dmul>
 800c9f8:	a355      	add	r3, pc, #340	; (adr r3, 800cb50 <__ieee754_log+0x340>)
 800c9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9fe:	f7f3 fc21 	bl	8000244 <__adddf3>
 800ca02:	4642      	mov	r2, r8
 800ca04:	464b      	mov	r3, r9
 800ca06:	f7f3 fdd3 	bl	80005b0 <__aeabi_dmul>
 800ca0a:	a353      	add	r3, pc, #332	; (adr r3, 800cb58 <__ieee754_log+0x348>)
 800ca0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca10:	f7f3 fc18 	bl	8000244 <__adddf3>
 800ca14:	4642      	mov	r2, r8
 800ca16:	464b      	mov	r3, r9
 800ca18:	f7f3 fdca 	bl	80005b0 <__aeabi_dmul>
 800ca1c:	460b      	mov	r3, r1
 800ca1e:	4602      	mov	r2, r0
 800ca20:	4639      	mov	r1, r7
 800ca22:	4630      	mov	r0, r6
 800ca24:	f7f3 fc0e 	bl	8000244 <__adddf3>
 800ca28:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800ca2c:	9b05      	ldr	r3, [sp, #20]
 800ca2e:	3551      	adds	r5, #81	; 0x51
 800ca30:	431d      	orrs	r5, r3
 800ca32:	2d00      	cmp	r5, #0
 800ca34:	4680      	mov	r8, r0
 800ca36:	4689      	mov	r9, r1
 800ca38:	dd48      	ble.n	800cacc <__ieee754_log+0x2bc>
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	4b4c      	ldr	r3, [pc, #304]	; (800cb70 <__ieee754_log+0x360>)
 800ca3e:	4650      	mov	r0, sl
 800ca40:	4659      	mov	r1, fp
 800ca42:	f7f3 fdb5 	bl	80005b0 <__aeabi_dmul>
 800ca46:	4652      	mov	r2, sl
 800ca48:	465b      	mov	r3, fp
 800ca4a:	f7f3 fdb1 	bl	80005b0 <__aeabi_dmul>
 800ca4e:	4602      	mov	r2, r0
 800ca50:	460b      	mov	r3, r1
 800ca52:	4606      	mov	r6, r0
 800ca54:	460f      	mov	r7, r1
 800ca56:	4640      	mov	r0, r8
 800ca58:	4649      	mov	r1, r9
 800ca5a:	f7f3 fbf3 	bl	8000244 <__adddf3>
 800ca5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca62:	f7f3 fda5 	bl	80005b0 <__aeabi_dmul>
 800ca66:	4680      	mov	r8, r0
 800ca68:	4689      	mov	r9, r1
 800ca6a:	b964      	cbnz	r4, 800ca86 <__ieee754_log+0x276>
 800ca6c:	4602      	mov	r2, r0
 800ca6e:	460b      	mov	r3, r1
 800ca70:	4630      	mov	r0, r6
 800ca72:	4639      	mov	r1, r7
 800ca74:	f7f3 fbe4 	bl	8000240 <__aeabi_dsub>
 800ca78:	4602      	mov	r2, r0
 800ca7a:	460b      	mov	r3, r1
 800ca7c:	4650      	mov	r0, sl
 800ca7e:	4659      	mov	r1, fp
 800ca80:	f7f3 fbde 	bl	8000240 <__aeabi_dsub>
 800ca84:	e6d7      	b.n	800c836 <__ieee754_log+0x26>
 800ca86:	a322      	add	r3, pc, #136	; (adr r3, 800cb10 <__ieee754_log+0x300>)
 800ca88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca90:	f7f3 fd8e 	bl	80005b0 <__aeabi_dmul>
 800ca94:	a320      	add	r3, pc, #128	; (adr r3, 800cb18 <__ieee754_log+0x308>)
 800ca96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca9a:	4604      	mov	r4, r0
 800ca9c:	460d      	mov	r5, r1
 800ca9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800caa2:	f7f3 fd85 	bl	80005b0 <__aeabi_dmul>
 800caa6:	4642      	mov	r2, r8
 800caa8:	464b      	mov	r3, r9
 800caaa:	f7f3 fbcb 	bl	8000244 <__adddf3>
 800caae:	4602      	mov	r2, r0
 800cab0:	460b      	mov	r3, r1
 800cab2:	4630      	mov	r0, r6
 800cab4:	4639      	mov	r1, r7
 800cab6:	f7f3 fbc3 	bl	8000240 <__aeabi_dsub>
 800caba:	4652      	mov	r2, sl
 800cabc:	465b      	mov	r3, fp
 800cabe:	f7f3 fbbf 	bl	8000240 <__aeabi_dsub>
 800cac2:	4602      	mov	r2, r0
 800cac4:	460b      	mov	r3, r1
 800cac6:	4620      	mov	r0, r4
 800cac8:	4629      	mov	r1, r5
 800caca:	e7d9      	b.n	800ca80 <__ieee754_log+0x270>
 800cacc:	4602      	mov	r2, r0
 800cace:	460b      	mov	r3, r1
 800cad0:	4650      	mov	r0, sl
 800cad2:	4659      	mov	r1, fp
 800cad4:	f7f3 fbb4 	bl	8000240 <__aeabi_dsub>
 800cad8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cadc:	f7f3 fd68 	bl	80005b0 <__aeabi_dmul>
 800cae0:	4606      	mov	r6, r0
 800cae2:	460f      	mov	r7, r1
 800cae4:	2c00      	cmp	r4, #0
 800cae6:	f43f af23 	beq.w	800c930 <__ieee754_log+0x120>
 800caea:	a309      	add	r3, pc, #36	; (adr r3, 800cb10 <__ieee754_log+0x300>)
 800caec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800caf4:	f7f3 fd5c 	bl	80005b0 <__aeabi_dmul>
 800caf8:	a307      	add	r3, pc, #28	; (adr r3, 800cb18 <__ieee754_log+0x308>)
 800cafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cafe:	4604      	mov	r4, r0
 800cb00:	460d      	mov	r5, r1
 800cb02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb06:	e727      	b.n	800c958 <__ieee754_log+0x148>
 800cb08:	2000      	movs	r0, #0
 800cb0a:	2100      	movs	r1, #0
 800cb0c:	e693      	b.n	800c836 <__ieee754_log+0x26>
 800cb0e:	bf00      	nop
 800cb10:	fee00000 	.word	0xfee00000
 800cb14:	3fe62e42 	.word	0x3fe62e42
 800cb18:	35793c76 	.word	0x35793c76
 800cb1c:	3dea39ef 	.word	0x3dea39ef
 800cb20:	55555555 	.word	0x55555555
 800cb24:	3fd55555 	.word	0x3fd55555
 800cb28:	df3e5244 	.word	0xdf3e5244
 800cb2c:	3fc2f112 	.word	0x3fc2f112
 800cb30:	96cb03de 	.word	0x96cb03de
 800cb34:	3fc74664 	.word	0x3fc74664
 800cb38:	94229359 	.word	0x94229359
 800cb3c:	3fd24924 	.word	0x3fd24924
 800cb40:	55555593 	.word	0x55555593
 800cb44:	3fe55555 	.word	0x3fe55555
 800cb48:	d078c69f 	.word	0xd078c69f
 800cb4c:	3fc39a09 	.word	0x3fc39a09
 800cb50:	1d8e78af 	.word	0x1d8e78af
 800cb54:	3fcc71c5 	.word	0x3fcc71c5
 800cb58:	9997fa04 	.word	0x9997fa04
 800cb5c:	3fd99999 	.word	0x3fd99999
 800cb60:	c3500000 	.word	0xc3500000
 800cb64:	43500000 	.word	0x43500000
 800cb68:	7fefffff 	.word	0x7fefffff
 800cb6c:	3ff00000 	.word	0x3ff00000
 800cb70:	3fe00000 	.word	0x3fe00000

0800cb74 <_init>:
 800cb74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb76:	bf00      	nop
 800cb78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb7a:	bc08      	pop	{r3}
 800cb7c:	469e      	mov	lr, r3
 800cb7e:	4770      	bx	lr

0800cb80 <_fini>:
 800cb80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb82:	bf00      	nop
 800cb84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb86:	bc08      	pop	{r3}
 800cb88:	469e      	mov	lr, r3
 800cb8a:	4770      	bx	lr
