--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o VmodCAM_Ref.twr
VmodCAM_Ref.pcf -ucf atlys.ucf -ucf timing.ucf -ucf atlys_vmodcam.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 360 paths analyzed, 147 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.337ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_0 (SLICE_X30Y71.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.507ns (Levels of Logic = 1)
  Clock Path Skew:      -2.795ns (0.279 - 3.074)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X31Y80.A4      net (fanout=3)        2.603   Inst_SysCon/DcmProgDone
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        0.760   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.331   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      5.507ns (2.144ns logic, 3.363ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/SRL16_inst/SRL16E (FF)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.243ns (Levels of Logic = 2)
  Clock Path Skew:      -0.190ns (0.462 - 0.652)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/SRL16_inst/SRL16E to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.D       Treg                  1.159   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/SRL16_inst/SRL16E
    SLICE_X30Y71.B4      net (fanout=1)        0.430   Inst_SysCon/Start_Up_Rst
    SLICE_X30Y71.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y80.A3      net (fanout=9)        1.047   Inst_SysCon/DcmRst
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        0.760   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.331   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (2.006ns logic, 2.237ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.665ns (Levels of Logic = 2)
  Clock Path Skew:      0.155ns (0.462 - 0.307)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.DQ      Tcko                  0.447   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X30Y71.B3      net (fanout=2)        0.564   Inst_SysCon/RstQ<98>
    SLICE_X30Y71.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y80.A3      net (fanout=9)        1.047   Inst_SysCon/DcmRst
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        0.760   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.331   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      3.665ns (1.294ns logic, 2.371ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_2 (SLICE_X30Y71.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.452ns (Levels of Logic = 1)
  Clock Path Skew:      -2.795ns (0.279 - 3.074)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X31Y80.A4      net (fanout=3)        2.603   Inst_SysCon/DcmProgDone
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        0.760   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.276   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      5.452ns (2.089ns logic, 3.363ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/SRL16_inst/SRL16E (FF)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.188ns (Levels of Logic = 2)
  Clock Path Skew:      -0.190ns (0.462 - 0.652)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/SRL16_inst/SRL16E to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.D       Treg                  1.159   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/SRL16_inst/SRL16E
    SLICE_X30Y71.B4      net (fanout=1)        0.430   Inst_SysCon/Start_Up_Rst
    SLICE_X30Y71.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y80.A3      net (fanout=9)        1.047   Inst_SysCon/DcmRst
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        0.760   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.276   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (1.951ns logic, 2.237ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.610ns (Levels of Logic = 2)
  Clock Path Skew:      0.155ns (0.462 - 0.307)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.DQ      Tcko                  0.447   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X30Y71.B3      net (fanout=2)        0.564   Inst_SysCon/RstQ<98>
    SLICE_X30Y71.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y80.A3      net (fanout=9)        1.047   Inst_SysCon/DcmRst
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        0.760   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.276   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (1.239ns logic, 2.371ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X30Y82.C1), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.215ns (Levels of Logic = 3)
  Clock Path Skew:      -1.845ns (0.438 - 2.283)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X31Y82.C5      net (fanout=3)        2.167   Inst_SysCon/DcmProgDone
    SLICE_X31Y82.CMUX    Tilo                  0.313   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>1
    SLICE_X30Y82.D2      net (fanout=1)        0.630   Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>
    SLICE_X30Y82.D       Tilo                  0.203   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>2
    SLICE_X30Y82.C1      net (fanout=1)        1.113   Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>1
    SLICE_X30Y82.CLK     Tas                   0.289   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>3
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.215ns (2.305ns logic, 3.910ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.240ns (Levels of Logic = 3)
  Clock Path Skew:      0.890ns (1.185 - 0.295)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y71.AQ      Tcko                  0.447   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    SLICE_X31Y82.C1      net (fanout=2)        1.245   Inst_SysCon/prevRes<0>
    SLICE_X31Y82.CMUX    Tilo                  0.313   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>1
    SLICE_X30Y82.D2      net (fanout=1)        0.630   Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>
    SLICE_X30Y82.D       Tilo                  0.203   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>2
    SLICE_X30Y82.C1      net (fanout=1)        1.113   Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>1
    SLICE_X30Y82.CLK     Tas                   0.289   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>3
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (1.252ns logic, 2.988ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.401ns (Levels of Logic = 3)
  Clock Path Skew:      0.136ns (0.438 - 0.302)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y81.BQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X31Y82.C4      net (fanout=2)        0.462   Inst_SysCon/state_FSM_FFd7
    SLICE_X31Y82.CMUX    Tilo                  0.313   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>1
    SLICE_X30Y82.D2      net (fanout=1)        0.630   Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>
    SLICE_X30Y82.D       Tilo                  0.203   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>2
    SLICE_X30Y82.C1      net (fanout=1)        1.113   Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>1
    SLICE_X30Y82.CLK     Tas                   0.289   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>3
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (1.196ns logic, 2.205ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X30Y82.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.225ns (0.342 - 0.117)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y80.CQ      Tcko                  0.198   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X30Y82.C5      net (fanout=7)        0.201   Inst_SysCon/state_FSM_FFd3
    SLICE_X30Y82.CLK     Tah         (-Th)    -0.197   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>3
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.395ns logic, 0.201ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd6 (SLICE_X31Y81.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.017ns (Levels of Logic = 1)
  Clock Path Skew:      0.625ns (0.747 - 0.122)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.AQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X30Y71.B6      net (fanout=2)        0.136   Inst_SysCon/RstQ<96>
    SLICE_X30Y71.B       Tilo                  0.156   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y81.SR      net (fanout=9)        0.622   Inst_SysCon/DcmRst
    SLICE_X31Y81.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.259ns logic, 0.758ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_97 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.061ns (Levels of Logic = 1)
  Clock Path Skew:      0.625ns (0.747 - 0.122)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_97 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.BQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    SLICE_X30Y71.B5      net (fanout=2)        0.180   Inst_SysCon/RstQ<97>
    SLICE_X30Y71.B       Tilo                  0.156   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y81.SR      net (fanout=9)        0.622   Inst_SysCon/DcmRst
    SLICE_X31Y81.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.259ns logic, 0.802ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.625ns (0.747 - 0.122)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.DQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X30Y71.B3      net (fanout=2)        0.292   Inst_SysCon/RstQ<98>
    SLICE_X30Y71.B       Tilo                  0.156   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y81.SR      net (fanout=9)        0.622   Inst_SysCon/DcmRst
    SLICE_X31Y81.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.259ns logic, 0.914ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_3 (SLICE_X32Y82.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/bitCount_2 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/bitCount_2 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y82.CQ      Tcko                  0.200   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    SLICE_X32Y82.C5      net (fanout=9)        0.080   Inst_SysCon/bitCount<2>
    SLICE_X32Y82.CLK     Tah         (-Th)    -0.121   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/Mcount_bitCount_xor<3>11
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.321ns logic, 0.080ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2993 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.456ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_21 (SLICE_X0Y75.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.389ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.594 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y70.C3       net (fanout=3)        1.820   Inst_FBCtl/p1_wr_empty
    SLICE_X1Y70.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X1Y70.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X1Y70.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.889   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      6.389ns (3.243ns logic, 3.146ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_6 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.340ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.239 - 0.246)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_6 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y71.CQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<7>
                                                       Inst_FBCtl/pa_wr_addr_6
    SLICE_X1Y61.D1       net (fanout=3)        1.135   Inst_FBCtl/pa_wr_addr<6>
    SLICE_X1Y61.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y70.A3       net (fanout=1)        0.935   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y70.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.889   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.381ns logic, 2.959ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.315ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_0 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y70.AQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_0
    SLICE_X1Y61.D3       net (fanout=3)        1.110   Inst_FBCtl/pa_wr_addr<0>
    SLICE_X1Y61.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y70.A3       net (fanout=1)        0.935   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y70.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.889   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.315ns (1.381ns logic, 2.934ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_20 (SLICE_X0Y75.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.378ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.594 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y70.C3       net (fanout=3)        1.820   Inst_FBCtl/p1_wr_empty
    SLICE_X1Y70.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X1Y70.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X1Y70.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.889   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.444   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (3.232ns logic, 3.146ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_6 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.329ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.239 - 0.246)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_6 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y71.CQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<7>
                                                       Inst_FBCtl/pa_wr_addr_6
    SLICE_X1Y61.D1       net (fanout=3)        1.135   Inst_FBCtl/pa_wr_addr<6>
    SLICE_X1Y61.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y70.A3       net (fanout=1)        0.935   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y70.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.889   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.444   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.329ns (1.370ns logic, 2.959ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.304ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_0 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y70.AQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_0
    SLICE_X1Y61.D3       net (fanout=3)        1.110   Inst_FBCtl/pa_wr_addr<0>
    SLICE_X1Y61.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y70.A3       net (fanout=1)        0.935   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y70.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.889   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.444   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (1.370ns logic, 2.934ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_17 (SLICE_X0Y74.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_17 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.363ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.592 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y70.C3       net (fanout=3)        1.820   Inst_FBCtl/p1_wr_empty
    SLICE_X1Y70.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X1Y70.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X1Y70.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y74.SR       net (fanout=6)        0.863   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y74.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<19>
                                                       Inst_FBCtl/pa_wr_addr_17
    -------------------------------------------------  ---------------------------
    Total                                      6.363ns (3.243ns logic, 3.120ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_6 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_17 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.314ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.237 - 0.246)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_6 to Inst_FBCtl/pa_wr_addr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y71.CQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<7>
                                                       Inst_FBCtl/pa_wr_addr_6
    SLICE_X1Y61.D1       net (fanout=3)        1.135   Inst_FBCtl/pa_wr_addr<6>
    SLICE_X1Y61.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y70.A3       net (fanout=1)        0.935   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y70.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y74.SR       net (fanout=6)        0.863   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y74.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<19>
                                                       Inst_FBCtl/pa_wr_addr_17
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.381ns logic, 2.933ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_17 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.289ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.237 - 0.248)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_0 to Inst_FBCtl/pa_wr_addr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y70.AQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_0
    SLICE_X1Y61.D3       net (fanout=3)        1.110   Inst_FBCtl/pa_wr_addr<0>
    SLICE_X1Y61.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y70.A3       net (fanout=1)        0.935   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y70.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y74.SR       net (fanout=6)        0.863   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y74.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<19>
                                                       Inst_FBCtl/pa_wr_addr_17
    -------------------------------------------------  ---------------------------
    Total                                      4.289ns (1.381ns logic, 2.908ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_14 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_14 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y50.CQ       Tcko                  0.200   Inst_FBCtl/p1_wr_data_15
                                                       Inst_FBCtl/p1_wr_data_14
    MCB_X0Y1.P1WRDATA14  net (fanout=1)        0.123   Inst_FBCtl/p1_wr_data_14
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.245ns logic, 0.123ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_15 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_15 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y50.DQ       Tcko                  0.200   Inst_FBCtl/p1_wr_data_15
                                                       Inst_FBCtl/p1_wr_data_15
    MCB_X0Y1.P1WRDATA15  net (fanout=1)        0.123   Inst_FBCtl/p1_wr_data_15
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.245ns logic, 0.123ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X12Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_3 to Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.CQ      Tcko                  0.200   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X12Y51.DX      net (fanout=1)        0.131   Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X12Y51.CLK     Tckdi       (-Th)    -0.048   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2999 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.897ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_21 (SLICE_X2Y75.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.827ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.594 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y69.C1       net (fanout=3)        2.110   Inst_FBCtl/p2_wr_empty
    SLICE_X3Y69.C        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y69.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y75.SR       net (fanout=6)        1.050   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y75.CLK      Tsrck                 0.442   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      6.827ns (3.230ns logic, 3.597ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.907ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_0 to Inst_FBCtl/pb_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y70.AQ       Tcko                  0.447   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_0
    SLICE_X2Y58.D4       net (fanout=3)        1.394   Inst_FBCtl/pb_wr_addr<0>
    SLICE_X2Y58.D        Tilo                  0.203   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A3       net (fanout=1)        1.112   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y75.SR       net (fanout=6)        1.050   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y75.CLK      Tsrck                 0.442   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (1.351ns logic, 3.556ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_6 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.239 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_6 to Inst_FBCtl/pb_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y71.CQ       Tcko                  0.447   Inst_FBCtl/pb_wr_addr<7>
                                                       Inst_FBCtl/pb_wr_addr_6
    SLICE_X2Y58.D2       net (fanout=3)        1.338   Inst_FBCtl/pb_wr_addr<6>
    SLICE_X2Y58.D        Tilo                  0.203   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A3       net (fanout=1)        1.112   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y75.SR       net (fanout=6)        1.050   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y75.CLK      Tsrck                 0.442   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (1.351ns logic, 3.500ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_22 (SLICE_X2Y75.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.816ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.594 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y69.C1       net (fanout=3)        2.110   Inst_FBCtl/p2_wr_empty
    SLICE_X3Y69.C        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y69.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y75.SR       net (fanout=6)        1.050   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y75.CLK      Tsrck                 0.431   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      6.816ns (3.219ns logic, 3.597ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.896ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_0 to Inst_FBCtl/pb_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y70.AQ       Tcko                  0.447   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_0
    SLICE_X2Y58.D4       net (fanout=3)        1.394   Inst_FBCtl/pb_wr_addr<0>
    SLICE_X2Y58.D        Tilo                  0.203   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A3       net (fanout=1)        1.112   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y75.SR       net (fanout=6)        1.050   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y75.CLK      Tsrck                 0.431   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (1.340ns logic, 3.556ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_6 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.840ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.239 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_6 to Inst_FBCtl/pb_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y71.CQ       Tcko                  0.447   Inst_FBCtl/pb_wr_addr<7>
                                                       Inst_FBCtl/pb_wr_addr_6
    SLICE_X2Y58.D2       net (fanout=3)        1.338   Inst_FBCtl/pb_wr_addr<6>
    SLICE_X2Y58.D        Tilo                  0.203   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A3       net (fanout=1)        1.112   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y75.SR       net (fanout=6)        1.050   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y75.CLK      Tsrck                 0.431   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (1.340ns logic, 3.500ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_20 (SLICE_X2Y75.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.594 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y69.C1       net (fanout=3)        2.110   Inst_FBCtl/p2_wr_empty
    SLICE_X3Y69.C        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y69.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y75.SR       net (fanout=6)        1.050   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y75.CLK      Tsrck                 0.425   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      6.810ns (3.213ns logic, 3.597ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.890ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_0 to Inst_FBCtl/pb_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y70.AQ       Tcko                  0.447   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_0
    SLICE_X2Y58.D4       net (fanout=3)        1.394   Inst_FBCtl/pb_wr_addr<0>
    SLICE_X2Y58.D        Tilo                  0.203   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A3       net (fanout=1)        1.112   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y75.SR       net (fanout=6)        1.050   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y75.CLK      Tsrck                 0.425   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.334ns logic, 3.556ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_6 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.834ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.239 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_6 to Inst_FBCtl/pb_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y71.CQ       Tcko                  0.447   Inst_FBCtl/pb_wr_addr<7>
                                                       Inst_FBCtl/pb_wr_addr_6
    SLICE_X2Y58.D2       net (fanout=3)        1.338   Inst_FBCtl/pb_wr_addr<6>
    SLICE_X2Y58.D        Tilo                  0.203   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A3       net (fanout=1)        1.112   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y75.SR       net (fanout=6)        1.050   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y75.CLK      Tsrck                 0.425   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (1.334ns logic, 3.500ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_15 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_15 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.DQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_15
    MCB_X0Y1.P2WRDATA15  net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_15
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.BQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_13
    MCB_X0Y1.P2WRDATA13  net (fanout=1)        0.157   Inst_FBCtl/p2_wr_data_13
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.243ns logic, 0.157ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_14 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_14 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.CQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_14
    MCB_X0Y1.P2WRDATA14  net (fanout=1)        0.157   Inst_FBCtl/p2_wr_data_14
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.243ns logic, 0.157ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P2CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Location pin: MCB_X0Y1.P2CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6237 paths analyzed, 1481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.194ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X8Y21.B6), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.583ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.475 - 0.534)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y3.AQ       Tcko                  0.408   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X13Y17.B1      net (fanout=10)       1.813   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X13Y17.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X6Y22.A1       net (fanout=4)        1.382   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X6Y22.A        Tilo                  0.203   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X8Y21.C3       net (fanout=1)        0.753   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X8Y21.C        Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X8Y21.B6       net (fanout=1)        0.219   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X8Y21.CLK      Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.583ns (1.416ns logic, 4.167ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.961ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/rSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.408   Inst_camctlB/Inst_TWICtl/rSda
                                                       Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X13Y17.B2      net (fanout=5)        1.191   Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X13Y17.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X6Y22.A1       net (fanout=4)        1.382   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X6Y22.A        Tilo                  0.203   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X8Y21.C3       net (fanout=1)        0.753   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X8Y21.C        Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X8Y21.B6       net (fanout=1)        0.219   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X8Y21.CLK      Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (1.416ns logic, 3.545ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.773ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.475 - 0.533)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dScl to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.AQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/dScl
                                                       Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X13Y17.B3      net (fanout=7)        1.003   Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X13Y17.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X6Y22.A1       net (fanout=4)        1.382   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X6Y22.A        Tilo                  0.203   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X8Y21.C3       net (fanout=1)        0.753   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X8Y21.C        Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X8Y21.B6       net (fanout=1)        0.219   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X8Y21.CLK      Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (1.416ns logic, 3.357ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_7 (SLICE_X56Y16.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.245 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.CMUX    Tshcko                0.455   Inst_camctlA/initA<3>
                                                       Inst_camctlA/initA_4
    SLICE_X56Y19.D5      net (fanout=20)       2.282   Inst_camctlA/initA<4>
    SLICE_X56Y19.D       Tilo                  0.203   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM8
    SLICE_X53Y20.A2      net (fanout=1)        1.057   Inst_camctlA/_n0130<7>
    SLICE_X53Y20.A       Tilo                  0.259   N40
                                                       Inst_camctlA/Inst_TWICtl/mux116_SW0
    SLICE_X56Y16.D3      net (fanout=1)        1.086   N24
    SLICE_X56Y16.CLK     Tas                   0.289   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/mux116
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      5.631ns (1.206ns logic, 4.425ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.535ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.245 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.AQ      Tcko                  0.408   Inst_camctlA/initA<3>
                                                       Inst_camctlA/initA_0
    SLICE_X56Y19.D1      net (fanout=22)       1.233   Inst_camctlA/initA<0>
    SLICE_X56Y19.D       Tilo                  0.203   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM8
    SLICE_X53Y20.A2      net (fanout=1)        1.057   Inst_camctlA/_n0130<7>
    SLICE_X53Y20.A       Tilo                  0.259   N40
                                                       Inst_camctlA/Inst_TWICtl/mux116_SW0
    SLICE_X56Y16.D3      net (fanout=1)        1.086   N24
    SLICE_X56Y16.CLK     Tas                   0.289   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/mux116
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.535ns (1.159ns logic, 3.376ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.505ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.245 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.BQ      Tcko                  0.408   Inst_camctlA/initA<3>
                                                       Inst_camctlA/initA_1
    SLICE_X56Y19.D2      net (fanout=21)       1.203   Inst_camctlA/initA<1>
    SLICE_X56Y19.D       Tilo                  0.203   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM8
    SLICE_X53Y20.A2      net (fanout=1)        1.057   Inst_camctlA/_n0130<7>
    SLICE_X53Y20.A       Tilo                  0.259   N40
                                                       Inst_camctlA/Inst_TWICtl/mux116_SW0
    SLICE_X56Y16.D3      net (fanout=1)        1.086   N24
    SLICE_X56Y16.CLK     Tas                   0.289   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/mux116
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (1.159ns logic, 3.346ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_6 (SLICE_X56Y16.C1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.245 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.CMUX    Tshcko                0.455   Inst_camctlA/initA<3>
                                                       Inst_camctlA/initA_4
    SLICE_X56Y19.C5      net (fanout=20)       2.272   Inst_camctlA/initA<4>
    SLICE_X56Y19.CMUX    Tilo                  0.261   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM7
    SLICE_X53Y20.B4      net (fanout=1)        0.853   Inst_camctlA/_n0130<6>
    SLICE_X53Y20.B       Tilo                  0.259   N40
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X56Y16.C1      net (fanout=1)        1.192   N40
    SLICE_X56Y16.CLK     Tas                   0.289   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      5.581ns (1.264ns logic, 4.317ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.422ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.245 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.BQ      Tcko                  0.408   Inst_camctlA/initA<3>
                                                       Inst_camctlA/initA_1
    SLICE_X56Y19.C2      net (fanout=21)       1.160   Inst_camctlA/initA<1>
    SLICE_X56Y19.CMUX    Tilo                  0.261   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM7
    SLICE_X53Y20.B4      net (fanout=1)        0.853   Inst_camctlA/_n0130<6>
    SLICE_X53Y20.B       Tilo                  0.259   N40
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X56Y16.C1      net (fanout=1)        1.192   N40
    SLICE_X56Y16.CLK     Tas                   0.289   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (1.217ns logic, 3.205ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.408ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.245 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.AQ      Tcko                  0.408   Inst_camctlA/initA<3>
                                                       Inst_camctlA/initA_0
    SLICE_X52Y20.B1      net (fanout=22)       1.241   Inst_camctlA/initA<0>
    SLICE_X52Y20.B       Tilo                  0.203   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM23
    SLICE_X53Y20.B6      net (fanout=2)        0.816   Inst_camctlA/_n0130<22>
    SLICE_X53Y20.B       Tilo                  0.259   N40
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X56Y16.C1      net (fanout=1)        1.192   N40
    SLICE_X56Y16.CLK     Tas                   0.289   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (1.159ns logic, 3.249ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM30 (SLICE_X14Y28.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.CQ      Tcko                  0.198   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_3
    SLICE_X14Y28.D5      net (fanout=20)       0.104   Inst_camctlB/initA<3>
    SLICE_X14Y28.CLK     Tah         (-Th)     0.057   Inst_camctlB/Inst_TWICtl/ERR_O
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      0.245ns (0.141ns logic, 0.104ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM9 (SLICE_X56Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/regData1_0 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/regData1_0 to Inst_camctlA/Mram_CamInitRAM9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y19.AQ      Tcko                  0.198   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/regData1_0
    SLICE_X56Y20.AX      net (fanout=1)        0.216   Inst_camctlA/initFb<8>
    SLICE_X56Y20.CLK     Tdh         (-Th)     0.120   Inst_camctlA/_n0130<20>
                                                       Inst_camctlA/Mram_CamInitRAM9
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.078ns logic, 0.216ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM11 (SLICE_X56Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/regData1_2 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/regData1_2 to Inst_camctlA/Mram_CamInitRAM11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y19.CQ      Tcko                  0.198   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/regData1_2
    SLICE_X56Y20.BX      net (fanout=1)        0.218   Inst_camctlA/initFb<10>
    SLICE_X56Y20.CLK     Tdh         (-Th)     0.111   Inst_camctlA/_n0130<20>
                                                       Inst_camctlA/Mram_CamInitRAM11
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.087ns logic, 0.218ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 6.66666667 PHASE 0.750075008 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         6.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        6.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 0.416666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12681 paths analyzed, 1320 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.493ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (SLICE_X20Y88.B6), 162 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.331ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y86.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y80.C5       net (fanout=15)       2.843   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y80.C        Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o2
    SLICE_X2Y80.A1       net (fanout=1)        0.474   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1
    SLICE_X2Y80.A        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o13
    SLICE_X8Y80.D1       net (fanout=2)        0.998   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o2
    SLICE_X8Y80.D        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
    SLICE_X20Y88.A5      net (fanout=1)        1.349   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
    SLICE_X20Y88.A       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6
    SLICE_X20Y88.B6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6
    SLICE_X20Y88.CLK     Tas                   0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In11
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (1.549ns logic, 5.782ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.845ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y86.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y80.C3       net (fanout=15)       2.357   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y80.C        Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o2
    SLICE_X2Y80.A1       net (fanout=1)        0.474   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1
    SLICE_X2Y80.A        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o13
    SLICE_X8Y80.D1       net (fanout=2)        0.998   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o2
    SLICE_X8Y80.D        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
    SLICE_X20Y88.A5      net (fanout=1)        1.349   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
    SLICE_X20Y88.A       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6
    SLICE_X20Y88.B6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6
    SLICE_X20Y88.CLK     Tas                   0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In11
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.845ns (1.549ns logic, 5.296ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.600ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y81.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X8Y80.B4       net (fanout=7)        1.496   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X8Y80.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW0
    SLICE_X11Y81.C2      net (fanout=3)        0.649   N129
    SLICE_X11Y81.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X4Y80.D1       net (fanout=4)        1.117   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X4Y80.DMUX     Tilo                  0.251   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In5_SW0
    SLICE_X20Y88.A6      net (fanout=1)        1.568   N273
    SLICE_X20Y88.A       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6
    SLICE_X20Y88.B6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6
    SLICE_X20Y88.CLK     Tas                   0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In11
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.600ns (1.652ns logic, 4.948ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (SLICE_X49Y106.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.027ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.454 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X30Y93.C4      net (fanout=15)       3.754   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23
    SLICE_X30Y93.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X30Y93.B4      net (fanout=1)        0.269   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X30Y93.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X49Y106.CE     net (fanout=2)        1.757   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X49Y106.CLK    Tceck                 0.340   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      7.027ns (1.247ns logic, 5.780ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.976ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.454 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y95.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    SLICE_X21Y92.A2      net (fanout=14)       1.882   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
    SLICE_X21Y92.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n014561
    SLICE_X20Y92.C3      net (fanout=4)        0.333   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01456
    SLICE_X20Y92.CMUX    Tilo                  0.251   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X30Y93.C3      net (fanout=1)        1.031   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X30Y93.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X30Y93.B4      net (fanout=1)        0.269   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X30Y93.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X49Y106.CE     net (fanout=2)        1.757   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X49Y106.CLK    Tceck                 0.340   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      6.976ns (1.704ns logic, 5.272ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.942ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    SLICE_X41Y106.D3     net (fanout=16)       1.089   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
    SLICE_X41Y106.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015472
    SLICE_X31Y93.C1      net (fanout=1)        1.539   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471
    SLICE_X31Y93.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473
    SLICE_X30Y93.C1      net (fanout=3)        0.632   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154
    SLICE_X30Y93.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X30Y93.B4      net (fanout=1)        0.269   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X30Y93.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X49Y106.CE     net (fanout=2)        1.757   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X49Y106.CLK    Tceck                 0.340   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      6.942ns (1.656ns logic, 5.286ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (SLICE_X49Y106.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.011ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.454 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X30Y93.C4      net (fanout=15)       3.754   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23
    SLICE_X30Y93.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X30Y93.B4      net (fanout=1)        0.269   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X30Y93.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X49Y106.CE     net (fanout=2)        1.757   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X49Y106.CLK    Tceck                 0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      7.011ns (1.231ns logic, 5.780ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.960ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.454 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y95.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    SLICE_X21Y92.A2      net (fanout=14)       1.882   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
    SLICE_X21Y92.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n014561
    SLICE_X20Y92.C3      net (fanout=4)        0.333   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01456
    SLICE_X20Y92.CMUX    Tilo                  0.251   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X30Y93.C3      net (fanout=1)        1.031   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X30Y93.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X30Y93.B4      net (fanout=1)        0.269   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X30Y93.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X49Y106.CE     net (fanout=2)        1.757   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X49Y106.CLK    Tceck                 0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      6.960ns (1.688ns logic, 5.272ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.926ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    SLICE_X41Y106.D3     net (fanout=16)       1.089   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
    SLICE_X41Y106.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015472
    SLICE_X31Y93.C1      net (fanout=1)        1.539   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471
    SLICE_X31Y93.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473
    SLICE_X30Y93.C1      net (fanout=3)        0.632   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154
    SLICE_X30Y93.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X30Y93.B4      net (fanout=1)        0.269   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X30Y93.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X49Y106.CE     net (fanout=2)        1.757   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X49Y106.CLK    Tceck                 0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      6.926ns (1.640ns logic, 5.286ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0
    MCB_X0Y1.UIADDR2     net (fanout=4)        0.128   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3<0>
    MCB_X0Y1.UICLK       Tmcbckd_UIADDR(-Th)     0.000   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.198ns logic, 0.128ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UILDQSDEC), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.076 - 0.075)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y80.BQ       Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
    MCB_X0Y1.UILDQSDEC   net (fanout=2)        0.131   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
    MCB_X0Y1.UICLK       Tmcbckd_UILDQSDEC(-Th)     0.000   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (0.198ns logic, 0.131ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg (SLICE_X2Y90.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.CQ       Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X2Y90.CE       net (fanout=36)       0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X2Y90.CLK      Tckce       (-Th)     0.092   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.106ns logic, 0.289ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.272ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X14Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.054ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.496 - 0.484)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y106.AMUX   Tshcko                0.461   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    OLOGIC_X12Y119.D1    net (fanout=1)        3.547   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>
    OLOGIC_X12Y119.CLKDIVTosdck_D             -0.024   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (0.437ns logic, 3.547ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (SLICE_X11Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      2.698ns (Levels of Logic = 1)
  Clock Path Skew:      -0.126ns (1.756 - 1.882)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4 to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4
    SLICE_X11Y106.A5     net (fanout=1)        2.080   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
    SLICE_X11Y106.CLK    Tas                   0.227   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT51
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      2.698ns (0.618ns logic, 2.080ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (SLICE_X11Y106.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      2.882ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.234 - 0.255)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y98.AMUX    Tshcko                0.488   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X11Y106.A1     net (fanout=14)       2.072   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X11Y106.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT51
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (0.810ns logic, 2.072ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0 (SLICE_X23Y97.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.912 - 0.873)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0 to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0
    SLICE_X23Y97.A6      net (fanout=1)        0.113   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<0>
    SLICE_X23Y97.CLK     Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.413ns logic, 0.113ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (SLICE_X7Y99.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.909 - 0.871)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y98.AQ       Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0
    SLICE_X7Y99.A6       net (fanout=1)        0.113   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<0>
    SLICE_X7Y99.CLK      Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.413ns logic, 0.113ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (SLICE_X7Y99.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.909 - 0.871)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y98.DQ       Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    SLICE_X7Y99.D6       net (fanout=1)        0.113   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<3>
    SLICE_X7Y99.CLK      Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.413ns logic, 0.113ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X6Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X22Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7755 paths analyzed, 1113 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.622ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/RDADDRCNT_PROC.hCnt_25 (SLICE_X12Y72.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateRd_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/RDADDRCNT_PROC.hCnt_25 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.515ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.586 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateRd_FSM_FFd1 to Inst_FBCtl/RDADDRCNT_PROC.hCnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y45.AQ       Tcko                  0.391   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X13Y73.B1      net (fanout=5)        3.021   Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X13Y73.B       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10016
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable10016
    SLICE_X13Y68.A5      net (fanout=1)        0.581   Inst_FBCtl/Reset_OR_DriverANDClockEnable10016
    SLICE_X13Y68.A       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable10017
    SLICE_X13Y68.B5      net (fanout=1)        0.358   Inst_FBCtl/Reset_OR_DriverANDClockEnable1001
    SLICE_X13Y68.B       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable1002
    SLICE_X12Y72.SR      net (fanout=8)        0.932   Inst_FBCtl/Reset_OR_DriverANDClockEnable100
    SLICE_X12Y72.CLK     Tsrck                 0.455   Inst_FBCtl/RDADDRCNT_PROC.hCnt<27>
                                                       Inst_FBCtl/RDADDRCNT_PROC.hCnt_25
    -------------------------------------------------  ---------------------------
    Total                                      6.515ns (1.623ns logic, 4.892ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateRd_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/RDADDRCNT_PROC.hCnt_25 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.313ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.586 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateRd_FSM_FFd2 to Inst_FBCtl/RDADDRCNT_PROC.hCnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y45.BQ       Tcko                  0.391   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd2
    SLICE_X13Y68.C1      net (fanout=5)        2.963   Inst_FBCtl/stateRd_FSM_FFd2
    SLICE_X13Y68.C       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable10011
    SLICE_X13Y68.A2      net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable10011
    SLICE_X13Y68.A       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable10017
    SLICE_X13Y68.B5      net (fanout=1)        0.358   Inst_FBCtl/Reset_OR_DriverANDClockEnable1001
    SLICE_X13Y68.B       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable1002
    SLICE_X12Y72.SR      net (fanout=8)        0.932   Inst_FBCtl/Reset_OR_DriverANDClockEnable100
    SLICE_X12Y72.CLK     Tsrck                 0.455   Inst_FBCtl/RDADDRCNT_PROC.hCnt<27>
                                                       Inst_FBCtl/RDADDRCNT_PROC.hCnt_25
    -------------------------------------------------  ---------------------------
    Total                                      6.313ns (1.623ns logic, 4.690ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/RDADDRCNT_PROC.hCnt_19 (FF)
  Destination:          Inst_FBCtl/RDADDRCNT_PROC.hCnt_25 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.316ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.231 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/RDADDRCNT_PROC.hCnt_19 to Inst_FBCtl/RDADDRCNT_PROC.hCnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   Inst_FBCtl/RDADDRCNT_PROC.hCnt<19>
                                                       Inst_FBCtl/RDADDRCNT_PROC.hCnt_19
    SLICE_X13Y70.D1      net (fanout=2)        0.630   Inst_FBCtl/RDADDRCNT_PROC.hCnt<19>
    SLICE_X13Y70.D       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10014
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable10014
    SLICE_X13Y68.A1      net (fanout=1)        0.756   Inst_FBCtl/Reset_OR_DriverANDClockEnable10014
    SLICE_X13Y68.A       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable10017
    SLICE_X13Y68.B5      net (fanout=1)        0.358   Inst_FBCtl/Reset_OR_DriverANDClockEnable1001
    SLICE_X13Y68.B       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable1002
    SLICE_X12Y72.SR      net (fanout=8)        0.932   Inst_FBCtl/Reset_OR_DriverANDClockEnable100
    SLICE_X12Y72.CLK     Tsrck                 0.455   Inst_FBCtl/RDADDRCNT_PROC.hCnt<27>
                                                       Inst_FBCtl/RDADDRCNT_PROC.hCnt_25
    -------------------------------------------------  ---------------------------
    Total                                      4.316ns (1.640ns logic, 2.676ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/RDADDRCNT_PROC.hCnt_24 (SLICE_X12Y72.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateRd_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/RDADDRCNT_PROC.hCnt_24 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.504ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.586 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateRd_FSM_FFd1 to Inst_FBCtl/RDADDRCNT_PROC.hCnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y45.AQ       Tcko                  0.391   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X13Y73.B1      net (fanout=5)        3.021   Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X13Y73.B       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10016
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable10016
    SLICE_X13Y68.A5      net (fanout=1)        0.581   Inst_FBCtl/Reset_OR_DriverANDClockEnable10016
    SLICE_X13Y68.A       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable10017
    SLICE_X13Y68.B5      net (fanout=1)        0.358   Inst_FBCtl/Reset_OR_DriverANDClockEnable1001
    SLICE_X13Y68.B       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable1002
    SLICE_X12Y72.SR      net (fanout=8)        0.932   Inst_FBCtl/Reset_OR_DriverANDClockEnable100
    SLICE_X12Y72.CLK     Tsrck                 0.444   Inst_FBCtl/RDADDRCNT_PROC.hCnt<27>
                                                       Inst_FBCtl/RDADDRCNT_PROC.hCnt_24
    -------------------------------------------------  ---------------------------
    Total                                      6.504ns (1.612ns logic, 4.892ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateRd_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/RDADDRCNT_PROC.hCnt_24 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.586 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateRd_FSM_FFd2 to Inst_FBCtl/RDADDRCNT_PROC.hCnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y45.BQ       Tcko                  0.391   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd2
    SLICE_X13Y68.C1      net (fanout=5)        2.963   Inst_FBCtl/stateRd_FSM_FFd2
    SLICE_X13Y68.C       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable10011
    SLICE_X13Y68.A2      net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable10011
    SLICE_X13Y68.A       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable10017
    SLICE_X13Y68.B5      net (fanout=1)        0.358   Inst_FBCtl/Reset_OR_DriverANDClockEnable1001
    SLICE_X13Y68.B       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable1002
    SLICE_X12Y72.SR      net (fanout=8)        0.932   Inst_FBCtl/Reset_OR_DriverANDClockEnable100
    SLICE_X12Y72.CLK     Tsrck                 0.444   Inst_FBCtl/RDADDRCNT_PROC.hCnt<27>
                                                       Inst_FBCtl/RDADDRCNT_PROC.hCnt_24
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (1.612ns logic, 4.690ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/RDADDRCNT_PROC.hCnt_19 (FF)
  Destination:          Inst_FBCtl/RDADDRCNT_PROC.hCnt_24 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.305ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.231 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/RDADDRCNT_PROC.hCnt_19 to Inst_FBCtl/RDADDRCNT_PROC.hCnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   Inst_FBCtl/RDADDRCNT_PROC.hCnt<19>
                                                       Inst_FBCtl/RDADDRCNT_PROC.hCnt_19
    SLICE_X13Y70.D1      net (fanout=2)        0.630   Inst_FBCtl/RDADDRCNT_PROC.hCnt<19>
    SLICE_X13Y70.D       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10014
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable10014
    SLICE_X13Y68.A1      net (fanout=1)        0.756   Inst_FBCtl/Reset_OR_DriverANDClockEnable10014
    SLICE_X13Y68.A       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable10017
    SLICE_X13Y68.B5      net (fanout=1)        0.358   Inst_FBCtl/Reset_OR_DriverANDClockEnable1001
    SLICE_X13Y68.B       Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable10012
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable1002
    SLICE_X12Y72.SR      net (fanout=8)        0.932   Inst_FBCtl/Reset_OR_DriverANDClockEnable100
    SLICE_X12Y72.CLK     Tsrck                 0.444   Inst_FBCtl/RDADDRCNT_PROC.hCnt<27>
                                                       Inst_FBCtl/RDADDRCNT_PROC.hCnt_24
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.629ns logic, 2.676ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1 (SLICE_X7Y98.B2), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.434ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y63.BQ       Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2
    SLICE_X2Y64.D2       net (fanout=12)       1.094   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
    SLICE_X2Y64.D        Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_not_balanced2
    SLICE_X1Y64.A4       net (fanout=2)        1.193   Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_not_balanced2
    SLICE_X1Y64.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<2>2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_not_balanced3
    SLICE_X7Y98.B2       net (fanout=11)       2.916   Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_not_balanced
    SLICE_X7Y98.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Mmux_q_out21
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.434ns (1.231ns logic, 5.203ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.807ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y63.AQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1
    SLICE_X2Y64.D3       net (fanout=16)       0.523   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<1>
    SLICE_X2Y64.D        Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_not_balanced2
    SLICE_X1Y64.A4       net (fanout=2)        1.193   Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_not_balanced2
    SLICE_X1Y64.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<2>2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_not_balanced3
    SLICE_X7Y98.B2       net (fanout=11)       2.916   Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_not_balanced
    SLICE_X7Y98.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Mmux_q_out21
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1
    -------------------------------------------------  ---------------------------
    Total                                      5.807ns (1.175ns logic, 4.632ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.777ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y63.BQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2
    SLICE_X2Y64.D4       net (fanout=12)       0.493   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>
    SLICE_X2Y64.D        Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_not_balanced2
    SLICE_X1Y64.A4       net (fanout=2)        1.193   Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_not_balanced2
    SLICE_X1Y64.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<2>2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_not_balanced3
    SLICE_X7Y98.B2       net (fanout=11)       2.916   Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_not_balanced
    SLICE_X7Y98.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Mmux_q_out21
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1
    -------------------------------------------------  ---------------------------
    Total                                      5.777ns (1.175ns logic, 4.602ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/int_rd_mode_0 (SLICE_X10Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O (FF)
  Destination:          Inst_FBCtl/int_rd_mode_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.720ns (0.951 - 0.231)
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O to Inst_FBCtl/int_rd_mode_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y56.AMUX    Tshcko                0.244   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O
    SLICE_X10Y64.AX      net (fanout=2)        0.840   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O
    SLICE_X10Y64.CLK     Tckdi       (-Th)    -0.041   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_0
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.285ns logic, 0.840ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/int_rd_mode_1 (SLICE_X10Y64.CE), 35 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O (FF)
  Destination:          Inst_FBCtl/int_rd_mode_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.710ns (0.951 - 0.241)
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O to Inst_FBCtl/int_rd_mode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.AMUX    Tshcko                0.238   Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O
    SLICE_X10Y64.D1      net (fanout=2)        0.440   Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O
    SLICE_X10Y64.DMUX    Tilo                  0.191   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/_n0504_inv1
    SLICE_X10Y64.CE      net (fanout=1)        0.417   Inst_FBCtl/_n0504_inv
    SLICE_X10Y64.CLK     Tckce       (-Th)     0.102   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_1
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.327ns logic, 0.857ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O (FF)
  Destination:          Inst_FBCtl/int_rd_mode_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 1)
  Clock Path Skew:      0.720ns (0.951 - 0.231)
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O to Inst_FBCtl/int_rd_mode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y56.AMUX    Tshcko                0.244   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O
    SLICE_X10Y64.D2      net (fanout=2)        1.117   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O
    SLICE_X10Y64.DMUX    Tilo                  0.191   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/_n0504_inv1
    SLICE_X10Y64.CE      net (fanout=1)        0.417   Inst_FBCtl/_n0504_inv
    SLICE_X10Y64.CLK     Tckce       (-Th)     0.102   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_1
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.333ns logic, 1.534ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.963ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pc_rd_addr1_4 (FF)
  Destination:          Inst_FBCtl/int_rd_mode_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.979ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.077 - 0.061)
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pc_rd_addr1_4 to Inst_FBCtl/int_rd_mode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y72.AQ      Tcko                  0.234   Inst_FBCtl/pc_rd_addr1<7>
                                                       Inst_FBCtl/pc_rd_addr1_4
    SLICE_X9Y71.A6       net (fanout=4)        0.194   Inst_FBCtl/pc_rd_addr1<4>
    SLICE_X9Y71.A        Tilo                  0.156   Inst_FBCtl/GND_247_o_pc_rd_addr1[30]_equal_3_o<30>
                                                       Inst_FBCtl/GND_247_o_pc_rd_addr1[30]_equal_3_o<30>1
    SLICE_X9Y72.A6       net (fanout=1)        0.134   Inst_FBCtl/GND_247_o_pc_rd_addr1[30]_equal_3_o<30>
    SLICE_X9Y72.A        Tilo                  0.156   Inst_FBCtl/pc_rd_addr3<19>
                                                       Inst_FBCtl/GND_247_o_pc_rd_addr1[30]_equal_3_o<30>6
    SLICE_X10Y64.D5      net (fanout=14)       0.599   Inst_FBCtl/GND_247_o_pc_rd_addr1[30]_equal_3_o
    SLICE_X10Y64.DMUX    Tilo                  0.191   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/_n0504_inv1
    SLICE_X10Y64.CE      net (fanout=1)        0.417   Inst_FBCtl/_n0504_inv
    SLICE_X10Y64.CLK     Tckce       (-Th)     0.102   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_1
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.635ns logic, 1.344ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/int_rd_mode_0 (SLICE_X10Y64.CE), 35 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O (FF)
  Destination:          Inst_FBCtl/int_rd_mode_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.194ns (Levels of Logic = 1)
  Clock Path Skew:      0.710ns (0.951 - 0.241)
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O to Inst_FBCtl/int_rd_mode_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.AMUX    Tshcko                0.238   Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O
    SLICE_X10Y64.D1      net (fanout=2)        0.440   Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O
    SLICE_X10Y64.DMUX    Tilo                  0.191   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/_n0504_inv1
    SLICE_X10Y64.CE      net (fanout=1)        0.417   Inst_FBCtl/_n0504_inv
    SLICE_X10Y64.CLK     Tckce       (-Th)     0.092   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_0
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.337ns logic, 0.857ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O (FF)
  Destination:          Inst_FBCtl/int_rd_mode_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.877ns (Levels of Logic = 1)
  Clock Path Skew:      0.720ns (0.951 - 0.231)
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O to Inst_FBCtl/int_rd_mode_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y56.AMUX    Tshcko                0.244   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O
    SLICE_X10Y64.D2      net (fanout=2)        1.117   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O
    SLICE_X10Y64.DMUX    Tilo                  0.191   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/_n0504_inv1
    SLICE_X10Y64.CE      net (fanout=1)        0.417   Inst_FBCtl/_n0504_inv
    SLICE_X10Y64.CLK     Tckce       (-Th)     0.092   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_0
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (0.343ns logic, 1.534ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.973ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pc_rd_addr1_4 (FF)
  Destination:          Inst_FBCtl/int_rd_mode_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.989ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.077 - 0.061)
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pc_rd_addr1_4 to Inst_FBCtl/int_rd_mode_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y72.AQ      Tcko                  0.234   Inst_FBCtl/pc_rd_addr1<7>
                                                       Inst_FBCtl/pc_rd_addr1_4
    SLICE_X9Y71.A6       net (fanout=4)        0.194   Inst_FBCtl/pc_rd_addr1<4>
    SLICE_X9Y71.A        Tilo                  0.156   Inst_FBCtl/GND_247_o_pc_rd_addr1[30]_equal_3_o<30>
                                                       Inst_FBCtl/GND_247_o_pc_rd_addr1[30]_equal_3_o<30>1
    SLICE_X9Y72.A6       net (fanout=1)        0.134   Inst_FBCtl/GND_247_o_pc_rd_addr1[30]_equal_3_o<30>
    SLICE_X9Y72.A        Tilo                  0.156   Inst_FBCtl/pc_rd_addr3<19>
                                                       Inst_FBCtl/GND_247_o_pc_rd_addr1[30]_equal_3_o<30>6
    SLICE_X10Y64.D5      net (fanout=14)       0.599   Inst_FBCtl/GND_247_o_pc_rd_addr1[30]_equal_3_o
    SLICE_X10Y64.DMUX    Tilo                  0.191   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/_n0504_inv1
    SLICE_X10Y64.CE      net (fanout=1)        0.417   Inst_FBCtl/_n0504_inv
    SLICE_X10Y64.CLK     Tckce       (-Th)     0.092   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_0
    -------------------------------------------------  ---------------------------
    Total                                      1.989ns (0.645ns logic, 1.344ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X30Y61.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.179ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_12 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_12 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.940ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp199.IMUX.5
    SLICE_X41Y6.A5       net (fanout=1)        1.817   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.236   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT41
                                                       Inst_camctlA/D_O_12
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (1.123ns logic, 1.817ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp202.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_11 (SLICE_X45Y6.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<3> (PAD)
  Destination:          Inst_camctlA/D_O_11 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.879ns (Levels of Logic = 2)
  Clock Path Delay:     1.784ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<3> to Inst_camctlA/D_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U16.I                Tiopi                 0.887   CAMA_D_I<3>
                                                       CAMA_D_I<3>
                                                       CAMA_D_I_3_IBUF
                                                       ProtoComp199.IMUX.4
    SLICE_X45Y6.D3       net (fanout=1)        1.756   CAMA_D_I_3_IBUF
    SLICE_X45Y6.CLK      Tas                   0.236   Inst_camctlA/D_O<11>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT31
                                                       Inst_camctlA/D_O_11
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (1.123ns logic, 1.756ns route)
                                                       (39.0% logic, 61.0% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp202.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X45Y6.CLK      net (fanout=32)       0.697   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.822ns logic, 0.962ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_4 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_4 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.876ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp199.IMUX.5
    SLICE_X41Y6.A5       net (fanout=1)        1.817   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.172   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT111
                                                       Inst_camctlA/D_O_4
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (1.059ns logic, 1.817ns route)
                                                       (36.8% logic, 63.2% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp202.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_8 (SLICE_X39Y6.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.950ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<0> (PAD)
  Destination:          Inst_camctlA/D_O_8 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.261ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<0> to Inst_camctlA/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M10.I                Tiopi                 1.126   CAMA_D_I<0>
                                                       CAMA_D_I<0>
                                                       CAMA_D_I_0_IBUF
                                                       ProtoComp199.IMUX.1
    SLICE_X39Y6.A3       net (fanout=1)        1.933   CAMA_D_I_0_IBUF
    SLICE_X39Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<0>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT151
                                                       Inst_camctlA/D_O_8
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (1.328ns logic, 1.933ns route)
                                                       (40.7% logic, 59.3% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp202.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X39Y6.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X33Y10.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.966ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.279ns (Levels of Logic = 1)
  Clock Path Delay:     3.538ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp199.IMUX.27
    SLICE_X33Y10.AX      net (fanout=1)        2.105   Inst_InputSync_FVA/n0003<0>
    SLICE_X33Y10.CLK     Tckdi       (-Th)    -0.048   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.174ns logic, 2.105ns route)
                                                       (35.8% logic, 64.2% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp202.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X33Y10.CLK     net (fanout=32)       1.248   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.538ns (1.519ns logic, 2.019ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_0 (SLICE_X39Y6.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.040ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<0> (PAD)
  Destination:          Inst_camctlA/D_O_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.351ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<0> to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M10.I                Tiopi                 1.126   CAMA_D_I<0>
                                                       CAMA_D_I<0>
                                                       CAMA_D_I_0_IBUF
                                                       ProtoComp199.IMUX.1
    SLICE_X39Y6.A3       net (fanout=1)        1.933   CAMA_D_I_0_IBUF
    SLICE_X39Y6.CLK      Tah         (-Th)    -0.292   Inst_camctlA/D_O<0>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT17
                                                       Inst_camctlA/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (1.418ns logic, 1.933ns route)
                                                       (42.3% logic, 57.7% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp202.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X39Y6.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.184ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_13 (SLICE_X15Y10.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<5> (PAD)
  Destination:          Inst_camctlB/D_O_13 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.939ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<5> to Inst_camctlB/D_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U7.I                 Tiopi                 0.887   CAMB_D_I<5>
                                                       CAMB_D_I<5>
                                                       CAMB_D_I_5_IBUF
                                                       ProtoComp199.IMUX.20
    SLICE_X15Y10.B5      net (fanout=1)        1.816   CAMB_D_I_5_IBUF
    SLICE_X15Y10.CLK     Tas                   0.236   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT51
                                                       Inst_camctlB/D_O_13
    -------------------------------------------------  ---------------------------
    Total                                      2.939ns (1.123ns logic, 1.816ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp202.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X15Y10.CLK     net (fanout=31)       0.721   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.822ns logic, 0.958ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_14 (SLICE_X15Y10.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<6> (PAD)
  Destination:          Inst_camctlB/D_O_14 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.901ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<6> to Inst_camctlB/D_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N7.I                 Tiopi                 0.887   CAMB_D_I<6>
                                                       CAMB_D_I<6>
                                                       CAMB_D_I_6_IBUF
                                                       ProtoComp199.IMUX.21
    SLICE_X15Y10.C3      net (fanout=1)        1.778   CAMB_D_I_6_IBUF
    SLICE_X15Y10.CLK     Tas                   0.236   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT61
                                                       Inst_camctlB/D_O_14
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (1.123ns logic, 1.778ns route)
                                                       (38.7% logic, 61.3% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp202.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X15Y10.CLK     net (fanout=31)       0.721   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.822ns logic, 0.958ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_5 (SLICE_X15Y10.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<5> (PAD)
  Destination:          Inst_camctlB/D_O_5 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.875ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<5> to Inst_camctlB/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U7.I                 Tiopi                 0.887   CAMB_D_I<5>
                                                       CAMB_D_I<5>
                                                       CAMB_D_I_5_IBUF
                                                       ProtoComp199.IMUX.20
    SLICE_X15Y10.B5      net (fanout=1)        1.816   CAMB_D_I_5_IBUF
    SLICE_X15Y10.CLK     Tas                   0.172   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT121
                                                       Inst_camctlB/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (1.059ns logic, 1.816ns route)
                                                       (36.8% logic, 63.2% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp202.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X15Y10.CLK     net (fanout=31)       0.721   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.822ns logic, 0.958ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_9 (SLICE_X16Y8.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.955ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<1> (PAD)
  Destination:          Inst_camctlB/D_O_9 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.256ns (Levels of Logic = 2)
  Clock Path Delay:     3.526ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<1> to Inst_camctlB/D_O_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V5.I                 Tiopi                 1.126   CAMB_D_I<1>
                                                       CAMB_D_I<1>
                                                       CAMB_D_I_1_IBUF
                                                       ProtoComp199.IMUX.16
    SLICE_X16Y8.B3       net (fanout=1)        1.951   CAMB_D_I_1_IBUF
    SLICE_X16Y8.CLK      Tah         (-Th)    -0.179   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT161
                                                       Inst_camctlB/D_O_9
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.305ns logic, 1.951ns route)
                                                       (40.1% logic, 59.9% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp202.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X16Y8.CLK      net (fanout=31)       1.264   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.519ns logic, 2.007ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X18Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.991ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_FV_I (PAD)
  Destination:          Inst_InputSync_FVB/sreg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.303ns (Levels of Logic = 1)
  Clock Path Delay:     3.537ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_FV_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   CAMB_FV_I
                                                       CAMB_FV_I
                                                       CAMB_FV_I_IBUF
                                                       ProtoComp199.IMUX.28
    SLICE_X18Y13.AX      net (fanout=1)        2.127   Inst_InputSync_FVB/n0003<0>
    SLICE_X18Y13.CLK     Tckdi       (-Th)    -0.050   Inst_InputSync_FVB/sreg<1>
                                                       Inst_InputSync_FVB/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.176ns logic, 2.127ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp202.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y13.CLK     net (fanout=31)       1.275   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.519ns logic, 2.018ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/cam_data_sel (SLICE_X21Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.052ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_LV_I (PAD)
  Destination:          Inst_camctlB/cam_data_sel (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.364ns (Levels of Logic = 2)
  Clock Path Delay:     3.537ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_LV_I to Inst_camctlB/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 1.126   CAMB_LV_I
                                                       CAMB_LV_I
                                                       CAMB_LV_I_IBUF
                                                       ProtoComp199.IMUX.30
    SLICE_X20Y2.A4       net (fanout=1)        1.796   CAMB_LV_I_IBUF
    SLICE_X20Y2.A        Tilo                  0.193   Inst_camctlB/cam_data_sel_rstpot1
                                                       Inst_camctlB/cam_data_sel_rstpot1
    SLICE_X21Y2.AX       net (fanout=1)        0.201   Inst_camctlB/cam_data_sel_rstpot1
    SLICE_X21Y2.CLK      Tckdi       (-Th)    -0.048   Inst_camctlB/cam_data_sel
                                                       Inst_camctlB/cam_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (1.367ns logic, 1.997ns route)
                                                       (40.6% logic, 59.4% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp202.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X21Y2.CLK      net (fanout=31)       1.275   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.519ns logic, 2.018ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|      8.337ns|      8.757ns|            0|            0|          360|        26756|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      8.108ns|            0|            0|            0|         7838|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      4.054ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      6.622ns|          N/A|            0|            0|         7755|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      6.194ns|          N/A|            0|            0|         6237|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|     24.002ns|      7.493ns|          N/A|            0|            0|        12681|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    0.755(R)|      FAST  |    0.300(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    1.081(R)|      FAST  |   -0.185(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.037(R)|      FAST  |   -0.194(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    1.120(R)|      FAST  |   -0.225(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    1.179(R)|      FAST  |   -0.307(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.641(R)|      FAST  |    0.284(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.815(R)|      FAST  |    0.120(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    0.888(R)|      FAST  |    0.112(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.766(R)|      FAST  |    0.295(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    1.083(R)|      FAST  |   -0.156(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    1.065(R)|      FAST  |   -0.074(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    1.115(R)|      FAST  |   -0.254(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    1.184(R)|      FAST  |   -0.334(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    1.146(R)|      FAST  |   -0.240(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.836(R)|      FAST  |    0.103(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.661(R)|      FAST  |    0.259(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.736(R)|      FAST  |    0.198(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    6.456|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |    6.897|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    8.337|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 1.479; Ideal Clock Offset To Actual Clock 2.940; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    0.755(R)|      FAST  |    0.300(R)|      SLOW  |    0.495|    5.950|       -2.728|
CAMA_D_I<1>       |    1.081(R)|      FAST  |   -0.185(R)|      SLOW  |    0.169|    6.435|       -3.133|
CAMA_D_I<2>       |    1.037(R)|      FAST  |   -0.194(R)|      SLOW  |    0.213|    6.444|       -3.116|
CAMA_D_I<3>       |    1.120(R)|      FAST  |   -0.225(R)|      SLOW  |    0.130|    6.475|       -3.173|
CAMA_D_I<4>       |    1.179(R)|      FAST  |   -0.307(R)|      SLOW  |    0.071|    6.557|       -3.243|
CAMA_D_I<5>       |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |    0.503|    6.044|       -2.770|
CAMA_D_I<6>       |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |    0.425|    6.042|       -2.809|
CAMA_D_I<7>       |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |    0.386|    6.067|       -2.841|
CAMA_FV_I         |    0.641(R)|      FAST  |    0.284(R)|      SLOW  |    0.609|    5.966|       -2.679|
CAMA_LV_I         |    0.815(R)|      FAST  |    0.120(R)|      SLOW  |    0.435|    6.130|       -2.848|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.179|         -  |       0.300|         -  |    0.071|    5.950|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 1.479; Ideal Clock Offset To Actual Clock 2.945; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    0.888(R)|      FAST  |    0.112(R)|      SLOW  |    0.362|    6.138|       -2.888|
CAMB_D_I<1>       |    0.766(R)|      FAST  |    0.295(R)|      SLOW  |    0.484|    5.955|       -2.736|
CAMB_D_I<2>       |    1.083(R)|      FAST  |   -0.156(R)|      SLOW  |    0.167|    6.406|       -3.120|
CAMB_D_I<3>       |    1.065(R)|      FAST  |   -0.074(R)|      SLOW  |    0.185|    6.324|       -3.070|
CAMB_D_I<4>       |    1.115(R)|      FAST  |   -0.254(R)|      SLOW  |    0.135|    6.504|       -3.185|
CAMB_D_I<5>       |    1.184(R)|      FAST  |   -0.334(R)|      SLOW  |    0.066|    6.584|       -3.259|
CAMB_D_I<6>       |    1.146(R)|      FAST  |   -0.240(R)|      SLOW  |    0.104|    6.490|       -3.193|
CAMB_D_I<7>       |    0.836(R)|      FAST  |    0.103(R)|      SLOW  |    0.414|    6.147|       -2.867|
CAMB_FV_I         |    0.661(R)|      FAST  |    0.259(R)|      SLOW  |    0.589|    5.991|       -2.701|
CAMB_LV_I         |    0.736(R)|      FAST  |    0.198(R)|      SLOW  |    0.514|    6.052|       -2.769|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.184|         -  |       0.295|         -  |    0.066|    5.955|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33144 paths, 0 nets, and 6970 connections

Design statistics:
   Minimum period:   8.337ns{1}   (Maximum frequency: 119.947MHz)
   Minimum input required time before clock:   1.184ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr  2 17:12:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 479 MB



