vhdl work "F:\ADSD - 1\ceng5534_Project_Shaik\CPU_Design\Logic_Unit.vhd"
