/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
/*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
/*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
/*# Library Version: 170a												*/
/*# Generated Time : 2024/01/10, 17:23:40										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/**Template Version : S_03_52201***************************************************************/
/***********************************************************************************************/
library ( tsdn28hpcpuhdb512x128m4m_ssg0p9vm40c ) {

    technology ( cmos ) ;
    delay_model : table_lookup ;
    date : "2012 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    nom_process : 1 ;
    voltage_map(VDD, 0.9000);
    voltage_map(VSS, 0.0);
    nom_temperature : -40.0000 ;
    nom_voltage : 0.9000 ;
    operating_conditions ( "ssg0p9vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.9000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssg0p9vm40c ;
    default_max_transition : 0.567000 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
    default_cell_leakage_power : 0.0 ;
    default_leakage_power_density : 0.0 ;
 
    slew_lower_threshold_pct_rise : 10 ;
    slew_upper_threshold_pct_rise : 90 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50 ;
    output_threshold_pct_fall : 50 ;
    input_threshold_pct_rise : 50 ;
    output_threshold_pct_rise : 50 ;
    slew_lower_threshold_pct_fall : 10 ;
    slew_upper_threshold_pct_fall : 90 ;
    k_volt_cell_leakage_power : 0.0 ;
    k_temp_cell_leakage_power : 0.0 ;
    k_process_cell_leakage_power : 0.0 ;
    k_volt_internal_power : 0.0 ;
    k_temp_internal_power : 0.0 ;
    k_process_internal_power : 0.0 ;

    capacitive_load_unit (1, pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation ) ;
    define_cell_area (pad_drivers, pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }


    lu_table_template ( clktran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( asyntran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( sram_load_template ) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_constraint_template ) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template ( asig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 



    type (RTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (WTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (PTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }


    type ( AA_8_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (AB_8_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }

cell ( TSDN28HPCPUHDB512X128M4M ) {
    is_macro_cell : true;
    

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    


    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 128 ;
    }

    interface_timing : TRUE ;
    bus_naming_style : "%s[%d]" ;
    area : 25566.102750 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    bus ( RTSEL ) {
        bus_type : RTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0011;
        pin ( RTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0145");
                }
                fall_power("scalar") {
                    values ("0.0193");
                }
            }
        }
    }
    bus ( WTSEL ) {
        bus_type : WTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0005;
        pin ( WTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0145");
                }
                fall_power("scalar") {
                    values ("0.0193");
                }
            }
        }
    }
    bus ( PTSEL ) {
        bus_type : PTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0011;
        pin ( PTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0145");
                }
                fall_power("scalar") {
                    values ("0.0193");
                }
            }
        }
    }

/* redundancy */
/* End redundancy */





    bus ( AA ) {
        bus_type : AA_8_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001385 ;
        pin ( AA[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0145") ;
            }
            fall_power("scalar") {
                values ("0.0193") ;
            }
        }   
        
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.076917, 0.087587, 0.101007, 0.128177, 0.199787",\
              "0.065367, 0.076037, 0.089457, 0.116627, 0.188237",\
              "0.052827, 0.063497, 0.076917, 0.104087, 0.175697",\
              "0.034457, 0.045127, 0.058547, 0.085717, 0.157327",\
              "0.010000, 0.012127, 0.025547, 0.052717, 0.124327"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.076917, 0.087587, 0.101007, 0.128177, 0.199787",\
              "0.065367, 0.076037, 0.089457, 0.116627, 0.188237",\
              "0.052827, 0.063497, 0.076917, 0.104087, 0.175697",\
              "0.034457, 0.045127, 0.058547, 0.085717, 0.157327",\
              "0.010000, 0.012127, 0.025547, 0.052717, 0.124327"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.077430, 0.067090, 0.056530, 0.039810, 0.010000",\
              "0.090630, 0.080290, 0.069730, 0.053010, 0.012860",\
              "0.105370, 0.095030, 0.084470, 0.067750, 0.027600",\
              "0.128140, 0.117800, 0.107240, 0.090520, 0.050370",\
              "0.172140, 0.161800, 0.151240, 0.134520, 0.094370"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.077430, 0.067090, 0.056530, 0.039810, 0.010000",\
              "0.090630, 0.080290, 0.069730, 0.053010, 0.012860",\
              "0.105370, 0.095030, 0.084470, 0.067750, 0.027600",\
              "0.128140, 0.117800, 0.107240, 0.090520, 0.050370",\
              "0.172140, 0.161800, 0.151240, 0.134520, 0.094370"\
               ) ;
            }
        }
    } 


    bus ( DA ) {
        bus_type : DA_127_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001979 ;

        memory_write() {
            address : AA ;
            clocked_on : CLK ;
        }
        pin ( DA[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0095") ;
            }
            fall_power("scalar") {
                values ("0.0096") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010073, 0.022613, 0.037463, 0.068263, 0.158573",\
              "0.010000, 0.011393, 0.026243, 0.057043, 0.147353",\
              "0.010000, 0.010000, 0.013373, 0.044173, 0.134483",\
              "0.010000, 0.010000, 0.010000, 0.025033, 0.115343",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.077393"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010073, 0.022613, 0.037463, 0.068263, 0.158573",\
              "0.010000, 0.011393, 0.026243, 0.057043, 0.147353",\
              "0.010000, 0.010000, 0.013373, 0.044173, 0.134483",\
              "0.010000, 0.010000, 0.010000, 0.025033, 0.115343",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.077393"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.106971, 0.093331, 0.081451, 0.066271, 0.037121",\
              "0.119511, 0.105871, 0.093991, 0.078811, 0.049661",\
              "0.133481, 0.119841, 0.107961, 0.092781, 0.063631",\
              "0.154711, 0.141071, 0.129191, 0.114011, 0.084861",\
              "0.196621, 0.182981, 0.171101, 0.155921, 0.126771"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.106971, 0.093331, 0.081451, 0.066271, 0.037121",\
              "0.119511, 0.105871, 0.093991, 0.078811, 0.049661",\
              "0.133481, 0.119841, 0.107961, 0.092781, 0.063631",\
              "0.154711, 0.141071, 0.129191, 0.114011, 0.084861",\
              "0.196621, 0.182981, 0.171101, 0.155921, 0.126771"\
               ) ;
            }
        }
    }




    pin ( WEBA ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001940 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0265") ;
            }
            fall_power("scalar") {
                values ("0.0398") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104539, 0.115869, 0.129949, 0.154039, 0.223009",\
              "0.093429, 0.104759, 0.118839, 0.142929, 0.211899",\
              "0.080559, 0.091889, 0.105969, 0.130059, 0.199029",\
              "0.062189, 0.073519, 0.087599, 0.111689, 0.180659",\
              "0.029079, 0.040409, 0.054489, 0.078579, 0.147549"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104539, 0.115869, 0.129949, 0.154039, 0.223009",\
              "0.093429, 0.104759, 0.118839, 0.142929, 0.211899",\
              "0.080559, 0.091889, 0.105969, 0.130059, 0.199029",\
              "0.062189, 0.073519, 0.087599, 0.111689, 0.180659",\
              "0.029079, 0.040409, 0.054489, 0.078579, 0.147549"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.076110, 0.065000, 0.055760, 0.041790, 0.017920",\
              "0.089310, 0.078200, 0.068960, 0.054990, 0.031120",\
              "0.104050, 0.092940, 0.083700, 0.069730, 0.045860",\
              "0.126820, 0.115710, 0.106470, 0.092500, 0.068630",\
              "0.170820, 0.159710, 0.150470, 0.136500, 0.112630"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.076110, 0.065000, 0.055760, 0.041790, 0.017920",\
              "0.089310, 0.078200, 0.068960, 0.054990, 0.031120",\
              "0.104050, 0.092940, 0.083700, 0.069730, 0.045860",\
              "0.126820, 0.115710, 0.106470, 0.092500, 0.068630",\
              "0.170820, 0.159710, 0.150470, 0.136500, 0.112630"\
               ) ; 
            } 
        }
    }

    pin ( CEBA ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002727 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0115") ;
            }
            fall_power("scalar") {
                values ("0.0176") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104600, 0.116480, 0.130670, 0.154540, 0.216030",\
              "0.104710, 0.116590, 0.130780, 0.154650, 0.216140",\
              "0.104710, 0.116590, 0.130780, 0.154650, 0.216140",\
              "0.104600, 0.116480, 0.130670, 0.154540, 0.216030",\
              "0.104820, 0.116700, 0.130890, 0.154760, 0.216250"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104600, 0.116480, 0.130670, 0.154540, 0.216030",\
              "0.104710, 0.116590, 0.130780, 0.154650, 0.216140",\
              "0.104710, 0.116590, 0.130780, 0.154650, 0.216140",\
              "0.104600, 0.116480, 0.130670, 0.154540, 0.216030",\
              "0.104820, 0.116700, 0.130890, 0.154760, 0.216250"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091840, 0.091950, 0.091840, 0.091950, 0.092060",\
              "0.104490, 0.104600, 0.104490, 0.104600, 0.104710",\
              "0.116150, 0.116260, 0.116150, 0.116260, 0.116370",\
              "0.131990, 0.132100, 0.131990, 0.132100, 0.132210",\
              "0.173460, 0.173570, 0.173460, 0.173570, 0.173680"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091840, 0.091950, 0.091840, 0.091950, 0.092060",\
              "0.104490, 0.104600, 0.104490, 0.104600, 0.104710",\
              "0.116150, 0.116260, 0.116150, 0.116260, 0.116370",\
              "0.131990, 0.132100, 0.131990, 0.132100, 0.132210",\
              "0.173460, 0.173570, 0.173460, 0.173570, 0.173680"\
               ) ;
            }
        }
    }   
 

    bus ( AB ) {
        bus_type : AB_8_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001385 ;
        pin ( AB[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0053") ;
            }
            fall_power("scalar") {
                values ("0.0098") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.012970, 0.026280, 0.048390, 0.106360",\
              "0.010000, 0.010000, 0.015500, 0.037610, 0.095580",\
              "0.010000, 0.010000, 0.010000, 0.027490, 0.085460",\
              "0.010000, 0.010000, 0.010000, 0.013850, 0.071820",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.052790"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.012970, 0.026280, 0.048390, 0.106360",\
              "0.010000, 0.010000, 0.015500, 0.037610, 0.095580",\
              "0.010000, 0.010000, 0.010000, 0.027490, 0.085460",\
              "0.010000, 0.010000, 0.010000, 0.013850, 0.071820",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.052790"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091840, 0.091950, 0.091840, 0.091950, 0.092060",\
              "0.104490, 0.104600, 0.104490, 0.104600, 0.104710",\
              "0.116150, 0.116260, 0.116150, 0.116260, 0.116370",\
              "0.131990, 0.132100, 0.131990, 0.132100, 0.132210",\
              "0.154320, 0.154430, 0.154320, 0.154430, 0.154540"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091840, 0.091950, 0.091840, 0.091950, 0.092060",\
              "0.104490, 0.104600, 0.104490, 0.104600, 0.104710",\
              "0.116150, 0.116260, 0.116150, 0.116260, 0.116370",\
              "0.131990, 0.132100, 0.131990, 0.132100, 0.132210",\
              "0.154320, 0.154430, 0.154320, 0.154430, 0.154540"\
               ) ;
            }
        }
    }


    bus ( DB ) {
        bus_type : DB_127_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001979 ;

        memory_write() {
            address : AB ;
            clocked_on : CLK ;
        }
        pin ( DB[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0067") ;
            }
            fall_power("scalar") {
                values ("0.0052") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.034469, 0.114989",\
              "0.010000, 0.010000, 0.010000, 0.023689, 0.104209",\
              "0.010000, 0.010000, 0.010000, 0.013789, 0.094309",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.080559",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.061419"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.034469, 0.114989",\
              "0.010000, 0.010000, 0.010000, 0.023689, 0.104209",\
              "0.010000, 0.010000, 0.010000, 0.013789, 0.094309",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.080559",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.061419"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.146339, 0.134239, 0.123679, 0.110589, 0.091559",\
              "0.158109, 0.146009, 0.135449, 0.122359, 0.103329",\
              "0.169329, 0.157229, 0.146669, 0.133579, 0.114549",\
              "0.184289, 0.172189, 0.161629, 0.148539, 0.129509",\
              "0.205629, 0.193529, 0.182969, 0.169879, 0.150849"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.146339, 0.134239, 0.123679, 0.110589, 0.091559",\
              "0.158109, 0.146009, 0.135449, 0.122359, 0.103329",\
              "0.169329, 0.157229, 0.146669, 0.133579, 0.114549",\
              "0.184289, 0.172189, 0.161629, 0.148539, 0.129509",\
              "0.205629, 0.193529, 0.182969, 0.169879, 0.150849"\
               ) ;
            }
        }
    }




    pin ( WEBB ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001940 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0021") ;
            }
            fall_power("scalar") {
                values ("0.0026") ;
            }
        }    


 
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.012420, 0.025840, 0.048830, 0.106580",\
              "0.010000, 0.010000, 0.014950, 0.037940, 0.095690",\
              "0.010000, 0.010000, 0.010000, 0.028150, 0.085900",\
              "0.010000, 0.010000, 0.010000, 0.014400, 0.072150",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.053120"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.012420, 0.025840, 0.048830, 0.106580",\
              "0.010000, 0.010000, 0.014950, 0.037940, 0.095690",\
              "0.010000, 0.010000, 0.010000, 0.028150, 0.085900",\
              "0.010000, 0.010000, 0.010000, 0.014400, 0.072150",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.053120"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.091840, 0.091950, 0.091840, 0.091950, 0.092060",\
              "0.104490, 0.104600, 0.104490, 0.104600, 0.104710",\
              "0.116150, 0.116260, 0.116150, 0.116260, 0.116370",\
              "0.131990, 0.132100, 0.131990, 0.132100, 0.132210",\
              "0.154320, 0.154430, 0.154320, 0.154430, 0.154540"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.091840, 0.091950, 0.091840, 0.091950, 0.092060",\
              "0.104490, 0.104600, 0.104490, 0.104600, 0.104710",\
              "0.116150, 0.116260, 0.116150, 0.116260, 0.116370",\
              "0.131990, 0.132100, 0.131990, 0.132100, 0.132210",\
              "0.154320, 0.154430, 0.154320, 0.154430, 0.154540"\
               ) ; 
            } 
        }
    }

    pin ( CEBB ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002727 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0078") ;
            }
            fall_power("scalar") {
                values ("0.0146") ;
            }
        }    


   
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104600, 0.116480, 0.130670, 0.154540, 0.216030",\
              "0.104710, 0.116590, 0.130780, 0.154650, 0.216140",\
              "0.104710, 0.116590, 0.130780, 0.154650, 0.216140",\
              "0.104600, 0.116480, 0.130670, 0.154540, 0.216030",\
              "0.104820, 0.116700, 0.130890, 0.154760, 0.216250"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104600, 0.116480, 0.130670, 0.154540, 0.216030",\
              "0.104710, 0.116590, 0.130780, 0.154650, 0.216140",\
              "0.104710, 0.116590, 0.130780, 0.154650, 0.216140",\
              "0.104600, 0.116480, 0.130670, 0.154540, 0.216030",\
              "0.104820, 0.116700, 0.130890, 0.154760, 0.216250"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091840, 0.091950, 0.091840, 0.091950, 0.092060",\
              "0.104490, 0.104600, 0.104490, 0.104600, 0.104710",\
              "0.116150, 0.116260, 0.116150, 0.116260, 0.116370",\
              "0.131990, 0.132100, 0.131990, 0.132100, 0.132210",\
              "0.154320, 0.154430, 0.154320, 0.154430, 0.154540"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091840, 0.091950, 0.091840, 0.091950, 0.092060",\
              "0.104490, 0.104600, 0.104490, 0.104600, 0.104710",\
              "0.116150, 0.116260, 0.116150, 0.116260, 0.116370",\
              "0.131990, 0.132100, 0.131990, 0.132100, 0.132210",\
              "0.154320, 0.154430, 0.154320, 0.154430, 0.154540"\
               ) ;
            }
        }
    }   
 


    pin ( CLK )  {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.011124 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.115341, 0.127001, 0.139871, 0.235000, 0.708750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.115341, 0.127001, 0.139871, 0.235000, 0.708750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.946843, 0.959163, 0.969663, 0.994828, 1.417500" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "28.1441" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "30.4801" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "31.4287" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "30.9275" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "14.9437" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "16.8772" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "14.4062" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "15.4654" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "0.0185" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }



    } /* CLK */





    bus ( QA ) {
        bus_type : QA_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AA ;
        }
        pin ( QA[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.018090, 0.018090, 0.018090, 0.018090, 0.018090" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.012510, 0.012510, 0.012510, 0.012510, 0.012510" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBA & WEBA" ;
            when : "!CEBA & WEBA" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.473584, 0.486940, 0.503794, 0.570150, 0.733708",\
              "0.484184, 0.497540, 0.514394, 0.580750, 0.744308",\
              "0.495632, 0.508988, 0.525842, 0.592198, 0.755756",\
              "0.510260, 0.523616, 0.540470, 0.606826, 0.770384",\
              "0.533368, 0.546724, 0.563578, 0.629934, 0.793492"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.473584, 0.486940, 0.503794, 0.570150, 0.733708",\
              "0.484184, 0.497540, 0.514394, 0.580750, 0.744308",\
              "0.495632, 0.508988, 0.525842, 0.592198, 0.755756",\
              "0.510260, 0.523616, 0.540470, 0.606826, 0.770384",\
              "0.533368, 0.546724, 0.563578, 0.629934, 0.793492"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.324983, 0.333398, 0.343003, 0.379213, 0.469823",\
              "0.333738, 0.342153, 0.351758, 0.387968, 0.478578",\
              "0.343088, 0.351503, 0.361108, 0.397318, 0.487928",\
              "0.354138, 0.362553, 0.372158, 0.408368, 0.498978",\
              "0.371393, 0.379808, 0.389413, 0.425623, 0.516233"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.324983, 0.333398, 0.343003, 0.379213, 0.469823",\
              "0.333738, 0.342153, 0.351758, 0.387968, 0.478578",\
              "0.343088, 0.351503, 0.361108, 0.397318, 0.487928",\
              "0.354138, 0.362553, 0.372158, 0.408368, 0.498978",\
              "0.371393, 0.379808, 0.389413, 0.425623, 0.516233"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.014578, 0.039378, 0.074578, 0.211978, 0.563278" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.014578, 0.039378, 0.074578, 0.211978, 0.563278" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.012311, 0.028711, 0.051111, 0.142211, 0.368711" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.012311, 0.028711, 0.051111, 0.142211, 0.368711" ) ;
            }

        }       



    }

    bus ( QB ) {
        bus_type : QB_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AB ;
        }
        pin ( QB[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.017910, 0.017910, 0.017910, 0.017910, 0.017910" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.012150, 0.012150, 0.012150, 0.012150, 0.012150" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBB & WEBB" ;
            when     : "!CEBB & WEBB" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.945723, 0.959058, 0.975123, 1.041588, 1.202868",\
              "0.959163, 0.972498, 0.988563, 1.055028, 1.216308",\
              "0.969663, 0.982998, 0.999063, 1.065528, 1.226808",\
              "0.984153, 0.997488, 1.013553, 1.080018, 1.241298",\
              "1.003683, 1.017018, 1.033083, 1.099548, 1.260828"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.945723, 0.959058, 0.975123, 1.041588, 1.202868",\
              "0.959163, 0.972498, 0.988563, 1.055028, 1.216308",\
              "0.969663, 0.982998, 0.999063, 1.065528, 1.226808",\
              "0.984153, 0.997488, 1.013553, 1.080018, 1.241298",\
              "1.003683, 1.017018, 1.033083, 1.099548, 1.260828"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.713207, 0.721282, 0.730462, 0.767097, 0.857622",\
              "0.723832, 0.731907, 0.741087, 0.777722, 0.868247",\
              "0.733012, 0.741087, 0.750267, 0.786902, 0.877427",\
              "0.744317, 0.752392, 0.761572, 0.798207, 0.888732",\
              "0.759872, 0.767947, 0.777127, 0.813762, 0.904287"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.713207, 0.721282, 0.730462, 0.767097, 0.857622",\
              "0.723832, 0.731907, 0.741087, 0.777722, 0.868247",\
              "0.733012, 0.741087, 0.750267, 0.786902, 0.877427",\
              "0.744317, 0.752392, 0.761572, 0.798207, 0.888732",\
              "0.759872, 0.767947, 0.777127, 0.813762, 0.904287"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.014578, 0.039378, 0.074578, 0.211978, 0.563278" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.014578, 0.039378, 0.074578, 0.211978, 0.563278" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.012311, 0.028711, 0.051111, 0.142211, 0.368711" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.012311, 0.028711, 0.051111, 0.142211, 0.368711" ) ;
            }

        }       

        


    }


  leakage_power () {
    related_pg_pin : VDD;
    value : 3.3972;
  } 


}
}


