
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12 (git sha1 2156e20)


-- Parsing `src/top.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: src/top.v
Parsing Verilog input from `src/top.v' to AST representation.
Generating RTLIL representation for module `\vga_demo'.
Successfully finished Verilog frontend.

-- Parsing `src/sphere.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: src/sphere.v
Parsing Verilog input from `src/sphere.v' to AST representation.
Generating RTLIL representation for module `\sphere_renderer'.
Successfully finished Verilog frontend.

-- Parsing `src/vga_core.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: src/vga_core.v
Parsing Verilog input from `src/vga_core.v' to AST representation.
Generating RTLIL representation for module `\VGAcore'.
Warning: reg '\hreadwire' is assigned in a continuous assignment at src/vga_core.v:45.12-45.33.
Warning: reg '\vreadwire' is assigned in a continuous assignment at src/vga_core.v:46.12-46.33.
Warning: reg '\r' is assigned in a continuous assignment at src/vga_core.v:50.12-50.53.
Warning: reg '\b' is assigned in a continuous assignment at src/vga_core.v:51.12-51.53.
Warning: reg '\g' is assigned in a continuous assignment at src/vga_core.v:52.12-52.53.
Successfully finished Verilog frontend.

-- Parsing `src/vga_pll.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: src/vga_pll.v
Parsing Verilog input from `src/vga_pll.v' to AST representation.
Generating RTLIL representation for module `\vga_pll'.
Successfully finished Verilog frontend.

-- Parsing `src/top_fpga.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: src/top_fpga.v
Parsing Verilog input from `src/top_fpga.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json fpga/vga_demo.json' --

6. Executing SYNTH_ICE40 pass.

6.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

6.2. Executing HIERARCHY pass (managing design hierarchy).

6.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \vga_demo
Used module:         \VGAcore
Used module:         \sphere_renderer
Used module:     \vga_pll

6.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \vga_demo
Used module:         \VGAcore
Used module:         \sphere_renderer
Used module:     \vga_pll
Removed 0 unused modules.

6.3. Executing PROC pass (convert processes to netlists).

6.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$334 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$327 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$323 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$316 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$313 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$310 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$307 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$304 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$296 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$289 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$285 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$278 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$275 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$272 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$269 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$266 in module SB_DFFSR.
Marked 3 switch rules as full_case in process $proc$src/vga_core.v:58$85 in module VGAcore.
Marked 5 switch rules as full_case in process $proc$src/sphere.v:33$42 in module sphere_renderer.
Marked 1 switch rules as full_case in process $proc$src/top.v:0$32 in module vga_demo.
Removed a total of 0 dead cases.

6.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 106 assignments to connections.

6.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$337'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$333'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$326'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$322'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$315'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$312'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$309'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$306'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$303'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$301'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$299'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$295'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$288'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$284'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$277'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$274'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$271'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$268'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$265'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$263'.
  Set init value: \Q = 1'0
Found init rule in `\top.$proc$src/top_fpga.v:14$93'.
  Set init value: \resetn_gen = 4'0000

6.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$334'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$323'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$313'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$307'.
Found async reset \S in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$296'.
Found async reset \R in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$285'.
Found async reset \S in `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$275'.
Found async reset \R in `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$269'.

6.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$337'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$334'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$333'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$327'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$326'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$323'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$322'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$316'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$315'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$313'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$312'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$310'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$309'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$307'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$306'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$304'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$303'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:906$302'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$301'.
Creating decoders for process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:868$300'.
Creating decoders for process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$299'.
Creating decoders for process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$296'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$295'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$289'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$288'.
Creating decoders for process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$285'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$284'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$278'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$277'.
Creating decoders for process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$275'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$274'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$272'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$271'.
Creating decoders for process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$269'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$268'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$266'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$265'.
Creating decoders for process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:309$264'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$263'.
Creating decoders for process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$262'.
Creating decoders for process `\top.$proc$src/top_fpga.v:14$93'.
Creating decoders for process `\top.$proc$src/top_fpga.v:25$91'.
Creating decoders for process `\VGAcore.$proc$src/vga_core.v:58$85'.
     1/5: $0\proposed_g[3:0]
     2/5: $0\proposed_b[3:0]
     3/5: $0\proposed_r[3:0]
     4/5: $0\vscan_pos[9:0]
     5/5: $0\hscan_pos[9:0]
Creating decoders for process `\sphere_renderer.$proc$src/sphere.v:33$42'.
     1/6: $0\spdcnt[20:0]
     2/6: $0\deltah[0:0]
     3/6: $0\deltav[0:0]
     4/6: $0\current_v[6:0]
     5/6: $0\current_h[6:0]
     6/6: $0\colorv[3:0]
Creating decoders for process `\vga_demo.$proc$src/top.v:0$36'.
Creating decoders for process `\vga_demo.$proc$src/top.v:0$32'.
     1/1: $1$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$34

6.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\vga_demo.\imbus[0]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[1]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[2]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[3]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[4]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[5]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[6]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[7]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[8]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[9]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[10]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[11]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[12]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[13]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[14]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[15]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[16]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[17]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[18]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[19]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[20]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[21]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[22]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[23]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[24]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[25]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[26]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[27]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[28]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[29]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[30]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[31]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[32]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[33]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[34]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[35]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[36]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[37]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[38]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[39]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[40]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[41]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[42]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[43]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[44]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[45]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[46]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[47]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[48]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[49]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[50]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[51]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[52]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[53]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[54]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[55]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[56]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[57]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[58]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[59]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[60]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[61]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[62]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[63]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[64]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[65]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[66]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[67]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[68]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[69]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[70]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[71]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[72]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[73]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[74]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[75]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[76]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[77]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[78]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.\imbus[79]' from process `\vga_demo.$proc$src/top.v:0$36'.
No latch inferred for signal `\vga_demo.$mem2reg_rd$\imbus$src/top.v:68$1_DATA' from process `\vga_demo.$proc$src/top.v:0$32'.

6.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$334'.
  created $adff cell `$procdff$702' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$327'.
  created $dff cell `$procdff$703' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$323'.
  created $adff cell `$procdff$704' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$316'.
  created $dff cell `$procdff$705' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$313'.
  created $adff cell `$procdff$706' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$310'.
  created $dff cell `$procdff$707' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$307'.
  created $adff cell `$procdff$708' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$304'.
  created $dff cell `$procdff$709' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:906$302'.
  created $dff cell `$procdff$710' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:868$300'.
  created $dff cell `$procdff$711' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$296'.
  created $adff cell `$procdff$712' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$289'.
  created $dff cell `$procdff$713' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$285'.
  created $adff cell `$procdff$714' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$278'.
  created $dff cell `$procdff$715' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$275'.
  created $adff cell `$procdff$716' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$272'.
  created $dff cell `$procdff$717' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$269'.
  created $adff cell `$procdff$718' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$266'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:309$264'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$262'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `\top.\reset' using process `\top.$proc$src/top_fpga.v:25$91'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `\top.\resetn_gen' using process `\top.$proc$src/top_fpga.v:25$91'.
  created $dff cell `$procdff$723' with positive edge clock.
Creating register for signal `\VGAcore.\hscan_pos' using process `\VGAcore.$proc$src/vga_core.v:58$85'.
  created $dff cell `$procdff$724' with positive edge clock.
Creating register for signal `\VGAcore.\vscan_pos' using process `\VGAcore.$proc$src/vga_core.v:58$85'.
  created $dff cell `$procdff$725' with positive edge clock.
Creating register for signal `\VGAcore.\proposed_r' using process `\VGAcore.$proc$src/vga_core.v:58$85'.
  created $dff cell `$procdff$726' with positive edge clock.
Creating register for signal `\VGAcore.\proposed_b' using process `\VGAcore.$proc$src/vga_core.v:58$85'.
  created $dff cell `$procdff$727' with positive edge clock.
Creating register for signal `\VGAcore.\proposed_g' using process `\VGAcore.$proc$src/vga_core.v:58$85'.
  created $dff cell `$procdff$728' with positive edge clock.
Creating register for signal `\sphere_renderer.\colorv' using process `\sphere_renderer.$proc$src/sphere.v:33$42'.
  created $dff cell `$procdff$729' with positive edge clock.
Creating register for signal `\sphere_renderer.\current_h' using process `\sphere_renderer.$proc$src/sphere.v:33$42'.
  created $dff cell `$procdff$730' with positive edge clock.
Creating register for signal `\sphere_renderer.\current_v' using process `\sphere_renderer.$proc$src/sphere.v:33$42'.
  created $dff cell `$procdff$731' with positive edge clock.
Creating register for signal `\sphere_renderer.\deltav' using process `\sphere_renderer.$proc$src/sphere.v:33$42'.
  created $dff cell `$procdff$732' with positive edge clock.
Creating register for signal `\sphere_renderer.\deltah' using process `\sphere_renderer.$proc$src/sphere.v:33$42'.
  created $dff cell `$procdff$733' with positive edge clock.
Creating register for signal `\sphere_renderer.\spdcnt' using process `\sphere_renderer.$proc$src/sphere.v:33$42'.
  created $dff cell `$procdff$734' with positive edge clock.

6.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$337'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$334'.
Removing empty process `SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$334'.
Removing empty process `SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$333'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$327'.
Removing empty process `SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$327'.
Removing empty process `SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$326'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$323'.
Removing empty process `SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$323'.
Removing empty process `SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$322'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$316'.
Removing empty process `SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$316'.
Removing empty process `SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$315'.
Removing empty process `SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$313'.
Removing empty process `SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$312'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$310'.
Removing empty process `SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$310'.
Removing empty process `SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$309'.
Removing empty process `SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$307'.
Removing empty process `SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$306'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$304'.
Removing empty process `SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$304'.
Removing empty process `SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$303'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:906$302'.
Removing empty process `SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:906$302'.
Removing empty process `SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$301'.
Removing empty process `SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:868$300'.
Removing empty process `SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$299'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$296'.
Removing empty process `SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$296'.
Removing empty process `SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$295'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$289'.
Removing empty process `SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$289'.
Removing empty process `SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$288'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$285'.
Removing empty process `SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$285'.
Removing empty process `SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$284'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$278'.
Removing empty process `SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$278'.
Removing empty process `SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$277'.
Removing empty process `SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$275'.
Removing empty process `SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$274'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$272'.
Removing empty process `SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$272'.
Removing empty process `SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$271'.
Removing empty process `SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$269'.
Removing empty process `SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$268'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$266'.
Removing empty process `SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$266'.
Removing empty process `SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$265'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:309$264'.
Removing empty process `SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:309$264'.
Removing empty process `SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$263'.
Removing empty process `SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$262'.
Removing empty process `top.$proc$src/top_fpga.v:14$93'.
Removing empty process `top.$proc$src/top_fpga.v:25$91'.
Found and cleaned up 3 empty switches in `\VGAcore.$proc$src/vga_core.v:58$85'.
Removing empty process `VGAcore.$proc$src/vga_core.v:58$85'.
Found and cleaned up 9 empty switches in `\sphere_renderer.$proc$src/sphere.v:33$42'.
Removing empty process `sphere_renderer.$proc$src/sphere.v:33$42'.
Removing empty process `vga_demo.$proc$src/top.v:0$36'.
Found and cleaned up 1 empty switch in `\vga_demo.$proc$src/top.v:0$32'.
Removing empty process `vga_demo.$proc$src/top.v:0$32'.
Cleaned up 31 empty switches.

6.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module vga_pll.
Optimizing module VGAcore.
<suppressed ~5 debug messages>
Optimizing module sphere_renderer.
<suppressed ~10 debug messages>
Optimizing module vga_demo.
<suppressed ~4 debug messages>

6.4. Executing FLATTEN pass (flatten design).
Deleting now unused module vga_pll.
Deleting now unused module VGAcore.
Deleting now unused module sphere_renderer.
Deleting now unused module vga_demo.
<suppressed ~6 debug messages>

6.5. Executing TRIBUF pass.

6.6. Executing DEMINOUT pass (demote inout ports to input or output).

6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~12 debug messages>

6.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 232 unused wires.
<suppressed ~15 debug messages>

6.9. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\topi.imbus[80] [161] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [160] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [159] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [158] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [157] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [156] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [155] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [154] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [153] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [152] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [151] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [150] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [149] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [148] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [147] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [146] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [145] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [144] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [143] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [142] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [141] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [140] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [139] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [138] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [137] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [136] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [135] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [134] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [133] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [132] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [131] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [130] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [129] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [128] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [127] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [126] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [125] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [124] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [123] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [122] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [121] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [120] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [119] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [118] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [117] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [116] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [115] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [114] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [113] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [112] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [111] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [110] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [109] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [108] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [107] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [106] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [105] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [104] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [103] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [102] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [101] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [100] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [99] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [98] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [97] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [96] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [95] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [94] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [93] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [92] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [91] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [90] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [89] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [88] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [87] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [86] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [85] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [84] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [83] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [82] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [81] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [80] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [79] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [78] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [77] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [76] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [75] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [74] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [73] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [72] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [71] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [70] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [69] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [68] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [67] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [66] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [65] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [64] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [63] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [62] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [61] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [60] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [59] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [58] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [57] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [56] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [55] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [54] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [53] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [52] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [51] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [50] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [49] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [48] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [47] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [46] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [45] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [44] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [43] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [42] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [41] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [40] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [39] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [38] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [37] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [36] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [35] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [34] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [33] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [32] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [31] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [30] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [29] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [28] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [27] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [26] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [25] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [24] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [23] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [22] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [21] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [20] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [19] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [18] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [17] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [16] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [15] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [14] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [13] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [12] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [11] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [10] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [9] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [8] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [7] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [6] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [5] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [4] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [3] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [2] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [1] is used but has no driver.
Warning: Wire top.\topi.imbus[80] [0] is used but has no driver.
Found and reported 162 problems.

6.10. Executing OPT pass (performing simple optimizations).

6.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

6.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

6.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\topi.$procmux$620: { $flatten\topi.$procmux$675_CMP $flatten\topi.$procmux$674_CMP $flatten\topi.$procmux$673_CMP $flatten\topi.$procmux$672_CMP $flatten\topi.$procmux$671_CMP $flatten\topi.$procmux$670_CMP $flatten\topi.$procmux$669_CMP $flatten\topi.$procmux$668_CMP $flatten\topi.$procmux$667_CMP $flatten\topi.$procmux$666_CMP $flatten\topi.$procmux$665_CMP $flatten\topi.$procmux$664_CMP $flatten\topi.$procmux$663_CMP $flatten\topi.$procmux$662_CMP $flatten\topi.$procmux$661_CMP $flatten\topi.$procmux$660_CMP $flatten\topi.$procmux$659_CMP $flatten\topi.$procmux$658_CMP $flatten\topi.$procmux$657_CMP $flatten\topi.$procmux$656_CMP $flatten\topi.$procmux$655_CMP $flatten\topi.$procmux$654_CMP $flatten\topi.$procmux$653_CMP $flatten\topi.$procmux$652_CMP $flatten\topi.$procmux$651_CMP $flatten\topi.$procmux$650_CMP $flatten\topi.$procmux$649_CMP $flatten\topi.$procmux$648_CMP $flatten\topi.$procmux$647_CMP $flatten\topi.$procmux$646_CMP $flatten\topi.$procmux$645_CMP $flatten\topi.$procmux$644_CMP $flatten\topi.$procmux$643_CMP $flatten\topi.$procmux$642_CMP $flatten\topi.$procmux$641_CMP $flatten\topi.$procmux$640_CMP $flatten\topi.$procmux$639_CMP $flatten\topi.$procmux$638_CMP $flatten\topi.$procmux$637_CMP $flatten\topi.$procmux$636_CMP $auto$opt_reduce.cc:134:opt_mux$744 $auto$opt_reduce.cc:134:opt_mux$742 $auto$opt_reduce.cc:134:opt_mux$740 $auto$opt_reduce.cc:134:opt_mux$738 $auto$opt_reduce.cc:134:opt_mux$736 $flatten\topi.$procmux$621_CMP }
  Optimizing cells in module \top.
Performed a total of 1 changes.

6.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.10.6. Executing OPT_DFF pass (perform DFF optimizations).

6.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

6.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.10.9. Rerunning OPT passes. (Maybe there is more to do..)

6.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

6.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.10.13. Executing OPT_DFF pass (perform DFF optimizations).

6.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.10.16. Finished OPT passes. (There is nothing left to do.)

6.11. Executing FSM pass (extract and optimize FSM).

6.11.1. Executing FSM_DETECT pass (finding FSMs in design).

6.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.12. Executing OPT pass (performing simple optimizations).

6.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

6.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\topi.\spr.$procdff$734 ($dff) from module top (D = $flatten\topi.\spr.$procmux$567_Y, Q = \topi.spr.spdcnt, rval = 21'000000000000000000000).
Adding SRST signal on $flatten\topi.\spr.$procdff$733 ($dff) from module top (D = $flatten\topi.\spr.$procmux$577_Y, Q = \topi.spr.deltah, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$746 ($sdff) from module top (D = $flatten\topi.\spr.$procmux$575_Y, Q = \topi.spr.deltah).
Adding SRST signal on $flatten\topi.\spr.$procdff$732 ($dff) from module top (D = $flatten\topi.\spr.$procmux$587_Y, Q = \topi.spr.deltav, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$752 ($sdff) from module top (D = $flatten\topi.\spr.$procmux$585_Y, Q = \topi.spr.deltav).
Adding SRST signal on $flatten\topi.\spr.$procdff$731 ($dff) from module top (D = $flatten\topi.\spr.$procmux$599_Y, Q = \topi.spr.current_v, rval = 7'0100000).
Adding EN signal on $auto$ff.cc:262:slice$758 ($sdff) from module top (D = $flatten\topi.\spr.$procmux$594_Y, Q = \topi.spr.current_v).
Adding SRST signal on $flatten\topi.\spr.$procdff$730 ($dff) from module top (D = $flatten\topi.\spr.$procmux$611_Y, Q = \topi.spr.current_h, rval = 7'0100000).
Adding EN signal on $auto$ff.cc:262:slice$764 ($sdff) from module top (D = $flatten\topi.\spr.$procmux$606_Y, Q = \topi.spr.current_h).
Adding EN signal on $flatten\topi.\spr.$procdff$729 ($dff) from module top (D = $flatten\topi.\spr.$ternary$src/sphere.v:41$54_Y [3:0], Q = \topi.spr.colorv).
Adding SRST signal on $auto$ff.cc:262:slice$770 ($dffe) from module top (D = $flatten\topi.\spr.$ternary$src/sphere.v:41$52_Y [3:0], Q = \topi.spr.colorv, rval = 4'1111).
Adding SRST signal on $flatten\topi.\spg.$procdff$734 ($dff) from module top (D = $flatten\topi.\spg.$procmux$567_Y, Q = \topi.spg.spdcnt, rval = 21'000000000000000000000).
Adding SRST signal on $flatten\topi.\spg.$procdff$733 ($dff) from module top (D = $flatten\topi.\spg.$procmux$577_Y, Q = \topi.spg.deltah, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$773 ($sdff) from module top (D = $flatten\topi.\spg.$procmux$575_Y, Q = \topi.spg.deltah).
Adding SRST signal on $flatten\topi.\spg.$procdff$732 ($dff) from module top (D = $flatten\topi.\spg.$procmux$587_Y, Q = \topi.spg.deltav, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$779 ($sdff) from module top (D = $flatten\topi.\spg.$procmux$585_Y, Q = \topi.spg.deltav).
Adding SRST signal on $flatten\topi.\spg.$procdff$731 ($dff) from module top (D = $flatten\topi.\spg.$procmux$599_Y, Q = \topi.spg.current_v, rval = 7'0100000).
Adding EN signal on $auto$ff.cc:262:slice$785 ($sdff) from module top (D = $flatten\topi.\spg.$procmux$594_Y, Q = \topi.spg.current_v).
Adding SRST signal on $flatten\topi.\spg.$procdff$730 ($dff) from module top (D = $flatten\topi.\spg.$procmux$611_Y, Q = \topi.spg.current_h, rval = 7'0100000).
Adding EN signal on $auto$ff.cc:262:slice$791 ($sdff) from module top (D = $flatten\topi.\spg.$procmux$606_Y, Q = \topi.spg.current_h).
Adding EN signal on $flatten\topi.\spg.$procdff$729 ($dff) from module top (D = $flatten\topi.\spg.$ternary$src/sphere.v:41$54_Y [3:0], Q = \topi.spg.colorv).
Adding SRST signal on $auto$ff.cc:262:slice$797 ($dffe) from module top (D = $flatten\topi.\spg.$ternary$src/sphere.v:41$52_Y [3:0], Q = \topi.spg.colorv, rval = 4'1111).
Adding SRST signal on $flatten\topi.\spb.$procdff$734 ($dff) from module top (D = $flatten\topi.\spb.$procmux$567_Y, Q = \topi.spb.spdcnt, rval = 21'000000000000000000000).
Adding SRST signal on $flatten\topi.\spb.$procdff$733 ($dff) from module top (D = $flatten\topi.\spb.$procmux$577_Y, Q = \topi.spb.deltah, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$800 ($sdff) from module top (D = $flatten\topi.\spb.$procmux$575_Y, Q = \topi.spb.deltah).
Adding SRST signal on $flatten\topi.\spb.$procdff$732 ($dff) from module top (D = $flatten\topi.\spb.$procmux$587_Y, Q = \topi.spb.deltav, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$806 ($sdff) from module top (D = $flatten\topi.\spb.$procmux$585_Y, Q = \topi.spb.deltav).
Adding SRST signal on $flatten\topi.\spb.$procdff$731 ($dff) from module top (D = $flatten\topi.\spb.$procmux$599_Y, Q = \topi.spb.current_v, rval = 7'0100000).
Adding EN signal on $auto$ff.cc:262:slice$812 ($sdff) from module top (D = $flatten\topi.\spb.$procmux$594_Y, Q = \topi.spb.current_v).
Adding SRST signal on $flatten\topi.\spb.$procdff$730 ($dff) from module top (D = $flatten\topi.\spb.$procmux$611_Y, Q = \topi.spb.current_h, rval = 7'0100000).
Adding EN signal on $auto$ff.cc:262:slice$818 ($sdff) from module top (D = $flatten\topi.\spb.$procmux$606_Y, Q = \topi.spb.current_h).
Adding EN signal on $flatten\topi.\spb.$procdff$729 ($dff) from module top (D = $flatten\topi.\spb.$ternary$src/sphere.v:41$54_Y [3:0], Q = \topi.spb.colorv).
Adding SRST signal on $auto$ff.cc:262:slice$824 ($dffe) from module top (D = $flatten\topi.\spb.$ternary$src/sphere.v:41$52_Y [3:0], Q = \topi.spb.colorv, rval = 4'1111).
Adding SRST signal on $flatten\topi.\core.$procdff$728 ($dff) from module top (D = $flatten\topi.\core.$procmux$522_Y, Q = \topi.core.proposed_g, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$826 ($sdff) from module top (D = \topi.core.pixstream [7:4], Q = \topi.core.proposed_g).
Adding SRST signal on $flatten\topi.\core.$procdff$727 ($dff) from module top (D = $flatten\topi.\core.$procmux$531_Y, Q = \topi.core.proposed_b, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$834 ($sdff) from module top (D = \topi.core.pixstream [11:8], Q = \topi.core.proposed_b).
Adding SRST signal on $flatten\topi.\core.$procdff$726 ($dff) from module top (D = $flatten\topi.\core.$procmux$540_Y, Q = \topi.core.proposed_r, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$842 ($sdff) from module top (D = \topi.core.pixstream [3:0], Q = \topi.core.proposed_r).
Adding SRST signal on $flatten\topi.\core.$procdff$725 ($dff) from module top (D = $flatten\topi.\core.$procmux$549_Y, Q = \topi.core.vscan_pos, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$850 ($sdff) from module top (D = $flatten\topi.\core.$procmux$549_Y, Q = \topi.core.vscan_pos).
Adding SRST signal on $flatten\topi.\core.$procdff$724 ($dff) from module top (D = $flatten\topi.\core.$procmux$555_Y, Q = \topi.core.hscan_pos, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$854 ($sdff) from module top (D = $flatten\topi.\core.$add$src/vga_core.v:75$90_Y, Q = \topi.core.hscan_pos).

6.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 52 unused cells and 52 unused wires.
<suppressed ~53 debug messages>

6.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7 debug messages>

6.12.9. Rerunning OPT passes. (Maybe there is more to do..)

6.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

6.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

6.12.13. Executing OPT_DFF pass (perform DFF optimizations).

6.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

6.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.12.16. Rerunning OPT passes. (Maybe there is more to do..)

6.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

6.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.12.20. Executing OPT_DFF pass (perform DFF optimizations).

6.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.12.23. Finished OPT passes. (There is nothing left to do.)

6.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 10) from port B of cell top.$flatten\topi.\core.$gt$src/vga_core.v:53$72 ($gt).
Removed top 1 bits (of 10) from port B of cell top.$flatten\topi.\core.$lt$src/vga_core.v:54$74 ($lt).
Removed top 6 bits (of 10) from port B of cell top.$flatten\topi.\core.$gt$src/vga_core.v:54$75 ($gt).
Removed top 1 bits (of 10) from port B of cell top.$flatten\topi.\core.$gt$src/vga_core.v:56$81 ($gt).
Removed top 1 bits (of 10) from port B of cell top.$flatten\topi.\core.$lt$src/vga_core.v:56$82 ($lt).
Removed cell top.$flatten\topi.\core.$procmux$546 ($mux).
Removed top 7 bits (of 15) from port Y of cell top.$flatten\topi.\spr.$sub$src/sphere.v:20$38 ($sub).
Removed top 26 bits (of 32) from port A of cell top.$flatten\topi.\spr.$gt$src/sphere.v:41$45 ($gt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\topi.\spr.$lt$src/sphere.v:41$47 ($lt).
Removed top 15 bits (of 21) from port B of cell top.$flatten\topi.\spr.$sub$src/sphere.v:41$48 ($sub).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\topi.\spr.$sub$src/sphere.v:41$48 ($sub).
Removed top 27 bits (of 32) from port A of cell top.$flatten\topi.\spr.$sub$src/sphere.v:41$50 ($sub).
Removed top 3 bits (of 32) from port B of cell top.$flatten\topi.\spr.$sub$src/sphere.v:41$50 ($sub).
Removed top 2 bits (of 32) from port Y of cell top.$flatten\topi.\spr.$sub$src/sphere.v:41$50 ($sub).
Removed top 28 bits (of 32) from mux cell top.$flatten\topi.\spr.$ternary$src/sphere.v:41$52 ($mux).
Removed top 28 bits (of 32) from port B of cell top.$flatten\topi.\spr.$lt$src/sphere.v:44$57 ($lt).
Removed top 28 bits (of 32) from port B of cell top.$flatten\topi.\spr.$lt$src/sphere.v:47$58 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\topi.\spr.$gt$src/sphere.v:50$59 ($gt).
Removed top 25 bits (of 32) from port B of cell top.$flatten\topi.\spr.$gt$src/sphere.v:53$60 ($gt).
Removed cell top.$flatten\topi.\spr.$procmux$573 ($mux).
Removed cell top.$flatten\topi.\spr.$procmux$583 ($mux).
Removed top 7 bits (of 15) from port Y of cell top.$flatten\topi.\spg.$sub$src/sphere.v:20$38 ($sub).
Removed top 26 bits (of 32) from port A of cell top.$flatten\topi.\spg.$gt$src/sphere.v:41$45 ($gt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\topi.\spg.$lt$src/sphere.v:41$47 ($lt).
Removed top 15 bits (of 21) from port B of cell top.$flatten\topi.\spg.$sub$src/sphere.v:41$48 ($sub).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\topi.\spg.$sub$src/sphere.v:41$48 ($sub).
Removed top 27 bits (of 32) from port A of cell top.$flatten\topi.\spg.$sub$src/sphere.v:41$50 ($sub).
Removed top 3 bits (of 32) from port B of cell top.$flatten\topi.\spg.$sub$src/sphere.v:41$50 ($sub).
Removed top 2 bits (of 32) from port Y of cell top.$flatten\topi.\spg.$sub$src/sphere.v:41$50 ($sub).
Removed top 28 bits (of 32) from mux cell top.$flatten\topi.\spg.$ternary$src/sphere.v:41$52 ($mux).
Removed top 1 bits (of 21) from port B of cell top.$flatten\topi.\spg.$eq$src/sphere.v:42$55 ($eq).
Removed top 28 bits (of 32) from port B of cell top.$flatten\topi.\spg.$lt$src/sphere.v:44$57 ($lt).
Removed top 28 bits (of 32) from port B of cell top.$flatten\topi.\spg.$lt$src/sphere.v:47$58 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\topi.\spg.$gt$src/sphere.v:50$59 ($gt).
Removed top 25 bits (of 32) from port B of cell top.$flatten\topi.\spg.$gt$src/sphere.v:53$60 ($gt).
Removed top 1 bits (of 21) from port B of cell top.$flatten\topi.\spg.$gt$src/sphere.v:56$61 ($gt).
Removed cell top.$flatten\topi.\spg.$procmux$573 ($mux).
Removed cell top.$flatten\topi.\spg.$procmux$583 ($mux).
Removed top 7 bits (of 15) from port Y of cell top.$flatten\topi.\spb.$sub$src/sphere.v:20$38 ($sub).
Removed top 26 bits (of 32) from port A of cell top.$flatten\topi.\spb.$gt$src/sphere.v:41$45 ($gt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\topi.\spb.$lt$src/sphere.v:41$47 ($lt).
Removed top 15 bits (of 21) from port B of cell top.$flatten\topi.\spb.$sub$src/sphere.v:41$48 ($sub).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\topi.\spb.$sub$src/sphere.v:41$48 ($sub).
Removed top 27 bits (of 32) from port A of cell top.$flatten\topi.\spb.$sub$src/sphere.v:41$50 ($sub).
Removed top 3 bits (of 32) from port B of cell top.$flatten\topi.\spb.$sub$src/sphere.v:41$50 ($sub).
Removed top 2 bits (of 32) from port Y of cell top.$flatten\topi.\spb.$sub$src/sphere.v:41$50 ($sub).
Removed top 28 bits (of 32) from mux cell top.$flatten\topi.\spb.$ternary$src/sphere.v:41$52 ($mux).
Removed top 28 bits (of 32) from port B of cell top.$flatten\topi.\spb.$lt$src/sphere.v:44$57 ($lt).
Removed top 28 bits (of 32) from port B of cell top.$flatten\topi.\spb.$lt$src/sphere.v:47$58 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\topi.\spb.$gt$src/sphere.v:50$59 ($gt).
Removed top 25 bits (of 32) from port B of cell top.$flatten\topi.\spb.$gt$src/sphere.v:53$60 ($gt).
Removed cell top.$flatten\topi.\spb.$procmux$573 ($mux).
Removed cell top.$flatten\topi.\spb.$procmux$583 ($mux).
Removed top 5 bits (of 7) from port B of cell top.$flatten\topi.$procmux$698_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell top.$flatten\topi.$procmux$697_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell top.$flatten\topi.$procmux$696_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell top.$flatten\topi.$procmux$695_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell top.$flatten\topi.$procmux$694_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$flatten\topi.$procmux$693_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$flatten\topi.$procmux$692_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$flatten\topi.$procmux$691_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$flatten\topi.$procmux$690_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$flatten\topi.$procmux$689_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$flatten\topi.$procmux$688_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$flatten\topi.$procmux$687_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$flatten\topi.$procmux$686_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$685_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$684_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$683_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$682_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$681_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$680_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$679_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$678_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$677_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$676_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$675_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$674_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$673_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$672_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$671_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\topi.$procmux$670_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$669_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$668_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$667_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$666_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$665_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$664_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$663_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$662_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$661_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$660_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$659_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$658_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$657_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$656_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$655_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$654_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$653_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$652_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$651_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$650_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$649_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$648_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$647_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$646_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$645_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$644_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$643_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$642_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$641_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$640_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$639_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\topi.$procmux$638_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\topi.$sub$src/top.v:68$35 ($sub).
Removed top 3 bits (of 10) from port Y of cell top.$flatten\topi.$sub$src/top.v:68$35 ($sub).
Removed top 3 bits (of 10) from port A of cell top.$flatten\topi.$sub$src/top.v:68$35 ($sub).
Removed top 4 bits (of 9) from port B of cell top.$flatten\topi.$sub$src/top.v:68$35 ($sub).
Removed top 1 bits (of 10) from port B of cell top.$flatten\topi.$lt$src/top.v:66$25 ($lt).
Removed top 1 bits (of 10) from port B of cell top.$flatten\topi.$gt$src/top.v:66$23 ($gt).
Removed top 1 bits (of 10) from port B of cell top.$flatten\topi.$gt$src/top.v:66$20 ($gt).
Removed top 28 bits (of 32) from mux cell top.$flatten\topi.$ternary$src/top.v:64$19 ($mux).
Removed top 5 bits (of 7) from port B of cell top.$flatten\topi.$procmux$699_CMP0 ($eq).
Removed top 28 bits (of 32) from mux cell top.$flatten\topi.$ternary$src/top.v:64$17 ($mux).
Removed top 28 bits (of 32) from port A of cell top.$flatten\topi.$gt$src/top.v:64$15 ($gt).
Removed top 28 bits (of 32) from port B of cell top.$flatten\topi.$gt$src/top.v:64$15 ($gt).
Removed top 28 bits (of 32) from mux cell top.$flatten\topi.$ternary$src/top.v:63$13 ($mux).
Removed top 6 bits (of 7) from port B of cell top.$flatten\topi.$procmux$700_CMP0 ($eq).
Removed top 28 bits (of 32) from mux cell top.$flatten\topi.$ternary$src/top.v:63$11 ($mux).
Removed top 28 bits (of 32) from port A of cell top.$flatten\topi.$gt$src/top.v:63$9 ($gt).
Removed top 28 bits (of 32) from port B of cell top.$flatten\topi.$gt$src/top.v:63$9 ($gt).
Removed top 28 bits (of 32) from mux cell top.$flatten\topi.$ternary$src/top.v:62$7 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\topi.$ternary$src/top.v:62$5 ($mux).
Removed top 28 bits (of 32) from port A of cell top.$flatten\topi.$gt$src/top.v:62$3 ($gt).
Removed top 28 bits (of 32) from port B of cell top.$flatten\topi.$gt$src/top.v:62$3 ($gt).
Removed top 7 bits (of 15) from port Y of cell top.$flatten\topi.\spr.$sub$src/sphere.v:19$37 ($sub).
Removed top 7 bits (of 15) from port Y of cell top.$flatten\topi.\spg.$sub$src/sphere.v:19$37 ($sub).
Removed top 7 bits (of 15) from port Y of cell top.$flatten\topi.\spb.$sub$src/sphere.v:19$37 ($sub).
Removed top 26 bits (of 30) from port Y of cell top.$flatten\topi.\spr.$sub$src/sphere.v:41$50 ($sub).
Removed top 4 bits (of 5) from port A of cell top.$flatten\topi.\spr.$sub$src/sphere.v:41$50 ($sub).
Removed top 25 bits (of 29) from port B of cell top.$flatten\topi.\spr.$sub$src/sphere.v:41$50 ($sub).
Removed top 26 bits (of 30) from port Y of cell top.$flatten\topi.\spg.$sub$src/sphere.v:41$50 ($sub).
Removed top 4 bits (of 5) from port A of cell top.$flatten\topi.\spg.$sub$src/sphere.v:41$50 ($sub).
Removed top 25 bits (of 29) from port B of cell top.$flatten\topi.\spg.$sub$src/sphere.v:41$50 ($sub).
Removed top 26 bits (of 30) from port Y of cell top.$flatten\topi.\spb.$sub$src/sphere.v:41$50 ($sub).
Removed top 4 bits (of 5) from port A of cell top.$flatten\topi.\spb.$sub$src/sphere.v:41$50 ($sub).
Removed top 25 bits (of 29) from port B of cell top.$flatten\topi.\spb.$sub$src/sphere.v:41$50 ($sub).
Removed top 9 bits (of 16) from port Y of cell top.$flatten\topi.\spr.$sub$src/sphere.v:41$48 ($sub).
Removed top 8 bits (of 15) from port A of cell top.$flatten\topi.\spr.$sub$src/sphere.v:41$48 ($sub).
Removed top 9 bits (of 16) from port Y of cell top.$flatten\topi.\spg.$sub$src/sphere.v:41$48 ($sub).
Removed top 8 bits (of 15) from port A of cell top.$flatten\topi.\spg.$sub$src/sphere.v:41$48 ($sub).
Removed top 9 bits (of 16) from port Y of cell top.$flatten\topi.\spb.$sub$src/sphere.v:41$48 ($sub).
Removed top 8 bits (of 15) from port A of cell top.$flatten\topi.\spb.$sub$src/sphere.v:41$48 ($sub).
Removed top 28 bits (of 32) from wire top.$flatten\topi.$ternary$src/top.v:62$5_Y.
Removed top 28 bits (of 32) from wire top.$flatten\topi.$ternary$src/top.v:62$7_Y.
Removed top 28 bits (of 32) from wire top.$flatten\topi.$ternary$src/top.v:63$11_Y.
Removed top 28 bits (of 32) from wire top.$flatten\topi.$ternary$src/top.v:63$13_Y.
Removed top 28 bits (of 32) from wire top.$flatten\topi.$ternary$src/top.v:64$17_Y.
Removed top 28 bits (of 32) from wire top.$flatten\topi.$ternary$src/top.v:64$19_Y.
Removed top 28 bits (of 32) from wire top.$flatten\topi.\spb.$div$src/sphere.v:41$49_Y.
Removed top 29 bits (of 32) from wire top.$flatten\topi.\spb.$sub$src/sphere.v:41$48_Y.
Removed top 28 bits (of 32) from wire top.$flatten\topi.\spg.$div$src/sphere.v:41$49_Y.
Removed top 29 bits (of 32) from wire top.$flatten\topi.\spg.$sub$src/sphere.v:41$48_Y.
Removed top 28 bits (of 32) from wire top.$flatten\topi.\spg.$sub$src/sphere.v:41$50_Y.
Removed top 28 bits (of 32) from wire top.$flatten\topi.\spr.$div$src/sphere.v:41$49_Y.
Removed top 29 bits (of 32) from wire top.$flatten\topi.\spr.$sub$src/sphere.v:41$48_Y.
Removed top 28 bits (of 32) from wire top.$flatten\topi.\spr.$ternary$src/sphere.v:41$52_Y.

6.14. Executing PEEPOPT pass (run peephole optimizers).

6.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

6.16. Executing SHARE pass (SAT-based resource sharing).

6.17. Executing TECHMAP pass (map to technology primitives).

6.17.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.17.2. Continuing TECHMAP pass.
Using template $paramod$a2494f43fd37f0250713e2ff4725dc6a1c6094f9\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~558 debug messages>

6.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

6.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\topi.$sub$src/top.v:68$28 ($sub).
  creating $macc model for $flatten\topi.$sub$src/top.v:68$35 ($sub).
  creating $macc model for $flatten\topi.\core.$add$src/vga_core.v:68$88 ($add).
  creating $macc model for $flatten\topi.\core.$add$src/vga_core.v:75$90 ($add).
  creating $macc model for $flatten\topi.\spb.$add$src/sphere.v:23$41 ($add).
  creating $macc model for $flatten\topi.\spb.$add$src/sphere.v:43$56 ($add).
  creating $macc model for $flatten\topi.\spb.$add$src/sphere.v:58$62 ($add).
  creating $macc model for $flatten\topi.\spb.$add$src/sphere.v:64$64 ($add).
  creating $macc model for $flatten\topi.\spb.$mul$src/sphere.v:23$39 ($mul).
  creating $macc model for $flatten\topi.\spb.$mul$src/sphere.v:23$40 ($mul).
  creating $macc model for $flatten\topi.\spb.$sub$src/sphere.v:19$37 ($sub).
  creating $macc model for $flatten\topi.\spb.$sub$src/sphere.v:20$38 ($sub).
  creating $macc model for $flatten\topi.\spb.$sub$src/sphere.v:41$48 ($sub).
  creating $macc model for $flatten\topi.\spb.$sub$src/sphere.v:41$50 ($sub).
  creating $macc model for $flatten\topi.\spb.$sub$src/sphere.v:60$63 ($sub).
  creating $macc model for $flatten\topi.\spb.$sub$src/sphere.v:66$65 ($sub).
  creating $macc model for $flatten\topi.\spg.$add$src/sphere.v:23$41 ($add).
  creating $macc model for $flatten\topi.\spg.$add$src/sphere.v:43$56 ($add).
  creating $macc model for $flatten\topi.\spg.$add$src/sphere.v:58$62 ($add).
  creating $macc model for $flatten\topi.\spg.$add$src/sphere.v:64$64 ($add).
  creating $macc model for $flatten\topi.\spg.$mul$src/sphere.v:23$39 ($mul).
  creating $macc model for $flatten\topi.\spg.$mul$src/sphere.v:23$40 ($mul).
  creating $macc model for $flatten\topi.\spg.$sub$src/sphere.v:19$37 ($sub).
  creating $macc model for $flatten\topi.\spg.$sub$src/sphere.v:20$38 ($sub).
  creating $macc model for $flatten\topi.\spg.$sub$src/sphere.v:41$48 ($sub).
  creating $macc model for $flatten\topi.\spg.$sub$src/sphere.v:41$50 ($sub).
  creating $macc model for $flatten\topi.\spg.$sub$src/sphere.v:60$63 ($sub).
  creating $macc model for $flatten\topi.\spg.$sub$src/sphere.v:66$65 ($sub).
  creating $macc model for $flatten\topi.\spr.$add$src/sphere.v:23$41 ($add).
  creating $macc model for $flatten\topi.\spr.$add$src/sphere.v:43$56 ($add).
  creating $macc model for $flatten\topi.\spr.$add$src/sphere.v:58$62 ($add).
  creating $macc model for $flatten\topi.\spr.$add$src/sphere.v:64$64 ($add).
  creating $macc model for $flatten\topi.\spr.$mul$src/sphere.v:23$39 ($mul).
  creating $macc model for $flatten\topi.\spr.$mul$src/sphere.v:23$40 ($mul).
  creating $macc model for $flatten\topi.\spr.$sub$src/sphere.v:19$37 ($sub).
  creating $macc model for $flatten\topi.\spr.$sub$src/sphere.v:20$38 ($sub).
  creating $macc model for $flatten\topi.\spr.$sub$src/sphere.v:41$48 ($sub).
  creating $macc model for $flatten\topi.\spr.$sub$src/sphere.v:41$50 ($sub).
  creating $macc model for $flatten\topi.\spr.$sub$src/sphere.v:60$63 ($sub).
  creating $macc model for $flatten\topi.\spr.$sub$src/sphere.v:66$65 ($sub).
  merging $macc model for $flatten\topi.\spr.$mul$src/sphere.v:23$39 into $flatten\topi.\spr.$add$src/sphere.v:23$41.
  merging $macc model for $flatten\topi.\spr.$mul$src/sphere.v:23$40 into $flatten\topi.\spr.$add$src/sphere.v:23$41.
  merging $macc model for $flatten\topi.\spg.$mul$src/sphere.v:23$39 into $flatten\topi.\spg.$add$src/sphere.v:23$41.
  merging $macc model for $flatten\topi.\spg.$mul$src/sphere.v:23$40 into $flatten\topi.\spg.$add$src/sphere.v:23$41.
  merging $macc model for $flatten\topi.\spb.$mul$src/sphere.v:23$39 into $flatten\topi.\spb.$add$src/sphere.v:23$41.
  merging $macc model for $flatten\topi.\spb.$mul$src/sphere.v:23$40 into $flatten\topi.\spb.$add$src/sphere.v:23$41.
  creating $alu model for $macc $flatten\topi.\spr.$sub$src/sphere.v:20$38.
  creating $alu model for $macc $flatten\topi.\spr.$sub$src/sphere.v:19$37.
  creating $alu model for $macc $flatten\topi.\spr.$add$src/sphere.v:64$64.
  creating $alu model for $macc $flatten\topi.\spr.$add$src/sphere.v:58$62.
  creating $alu model for $macc $flatten\topi.\spr.$add$src/sphere.v:43$56.
  creating $alu model for $macc $flatten\topi.\spg.$sub$src/sphere.v:66$65.
  creating $alu model for $macc $flatten\topi.\spg.$sub$src/sphere.v:60$63.
  creating $alu model for $macc $flatten\topi.\spg.$sub$src/sphere.v:41$50.
  creating $alu model for $macc $flatten\topi.\spg.$sub$src/sphere.v:41$48.
  creating $alu model for $macc $flatten\topi.\spg.$sub$src/sphere.v:20$38.
  creating $alu model for $macc $flatten\topi.\spg.$sub$src/sphere.v:19$37.
  creating $alu model for $macc $flatten\topi.\spr.$sub$src/sphere.v:41$50.
  creating $alu model for $macc $flatten\topi.\spr.$sub$src/sphere.v:41$48.
  creating $alu model for $macc $flatten\topi.\spg.$add$src/sphere.v:64$64.
  creating $alu model for $macc $flatten\topi.\spg.$add$src/sphere.v:58$62.
  creating $alu model for $macc $flatten\topi.\spg.$add$src/sphere.v:43$56.
  creating $alu model for $macc $flatten\topi.\spb.$sub$src/sphere.v:66$65.
  creating $alu model for $macc $flatten\topi.\spb.$sub$src/sphere.v:60$63.
  creating $alu model for $macc $flatten\topi.\spb.$sub$src/sphere.v:41$50.
  creating $alu model for $macc $flatten\topi.\spb.$sub$src/sphere.v:41$48.
  creating $alu model for $macc $flatten\topi.\spb.$sub$src/sphere.v:20$38.
  creating $alu model for $macc $flatten\topi.\spb.$sub$src/sphere.v:19$37.
  creating $alu model for $macc $flatten\topi.\spr.$sub$src/sphere.v:66$65.
  creating $alu model for $macc $flatten\topi.\spr.$sub$src/sphere.v:60$63.
  creating $alu model for $macc $flatten\topi.\spb.$add$src/sphere.v:64$64.
  creating $alu model for $macc $flatten\topi.\spb.$add$src/sphere.v:58$62.
  creating $alu model for $macc $flatten\topi.\spb.$add$src/sphere.v:43$56.
  creating $alu model for $macc $flatten\topi.\core.$add$src/vga_core.v:75$90.
  creating $alu model for $macc $flatten\topi.\core.$add$src/vga_core.v:68$88.
  creating $alu model for $macc $flatten\topi.$sub$src/top.v:68$35.
  creating $alu model for $macc $flatten\topi.$sub$src/top.v:68$28.
  creating $macc cell for $flatten\topi.\spg.$add$src/sphere.v:23$41: $auto$alumacc.cc:365:replace_macc$879
  creating $macc cell for $flatten\topi.\spb.$add$src/sphere.v:23$41: $auto$alumacc.cc:365:replace_macc$880
  creating $macc cell for $flatten\topi.\spr.$add$src/sphere.v:23$41: $auto$alumacc.cc:365:replace_macc$881
  creating $alu model for $flatten\topi.$gt$src/top.v:66$20 ($gt): new $alu
  creating $alu model for $flatten\topi.$gt$src/top.v:66$23 ($gt): new $alu
  creating $alu model for $flatten\topi.$lt$src/top.v:66$21 ($lt): new $alu
  creating $alu model for $flatten\topi.$lt$src/top.v:66$25 ($lt): new $alu
  creating $alu model for $flatten\topi.\core.$ge$src/vga_core.v:55$77 ($ge): new $alu
  creating $alu model for $flatten\topi.\core.$gt$src/vga_core.v:53$72 ($gt): new $alu
  creating $alu model for $flatten\topi.\core.$gt$src/vga_core.v:54$75 ($gt): new $alu
  creating $alu model for $flatten\topi.\core.$gt$src/vga_core.v:56$81 ($gt): new $alu
  creating $alu model for $flatten\topi.\core.$lt$src/vga_core.v:53$71 ($lt): merged with $flatten\topi.\core.$ge$src/vga_core.v:55$77.
  creating $alu model for $flatten\topi.\core.$lt$src/vga_core.v:54$74 ($lt): merged with $flatten\topi.\core.$gt$src/vga_core.v:56$81.
  creating $alu model for $flatten\topi.\core.$lt$src/vga_core.v:55$78 ($lt): new $alu
  creating $alu model for $flatten\topi.\core.$lt$src/vga_core.v:56$82 ($lt): new $alu
  creating $alu model for $flatten\topi.\spb.$gt$src/sphere.v:41$45 ($gt): new $alu
  creating $alu model for $flatten\topi.\spb.$gt$src/sphere.v:50$59 ($gt): new $alu
  creating $alu model for $flatten\topi.\spb.$gt$src/sphere.v:53$60 ($gt): new $alu
  creating $alu model for $flatten\topi.\spb.$gt$src/sphere.v:56$61 ($gt): new $alu
  creating $alu model for $flatten\topi.\spb.$lt$src/sphere.v:41$47 ($lt): new $alu
  creating $alu model for $flatten\topi.\spb.$lt$src/sphere.v:44$57 ($lt): new $alu
  creating $alu model for $flatten\topi.\spb.$lt$src/sphere.v:47$58 ($lt): new $alu
  creating $alu model for $flatten\topi.\spg.$gt$src/sphere.v:41$45 ($gt): new $alu
  creating $alu model for $flatten\topi.\spg.$gt$src/sphere.v:50$59 ($gt): new $alu
  creating $alu model for $flatten\topi.\spg.$gt$src/sphere.v:53$60 ($gt): new $alu
  creating $alu model for $flatten\topi.\spg.$gt$src/sphere.v:56$61 ($gt): new $alu
  creating $alu model for $flatten\topi.\spg.$lt$src/sphere.v:41$47 ($lt): new $alu
  creating $alu model for $flatten\topi.\spg.$lt$src/sphere.v:44$57 ($lt): new $alu
  creating $alu model for $flatten\topi.\spg.$lt$src/sphere.v:47$58 ($lt): new $alu
  creating $alu model for $flatten\topi.\spr.$gt$src/sphere.v:41$45 ($gt): new $alu
  creating $alu model for $flatten\topi.\spr.$gt$src/sphere.v:50$59 ($gt): new $alu
  creating $alu model for $flatten\topi.\spr.$gt$src/sphere.v:53$60 ($gt): new $alu
  creating $alu model for $flatten\topi.\spr.$gt$src/sphere.v:56$61 ($gt): new $alu
  creating $alu model for $flatten\topi.\spr.$lt$src/sphere.v:41$47 ($lt): new $alu
  creating $alu model for $flatten\topi.\spr.$lt$src/sphere.v:44$57 ($lt): new $alu
  creating $alu model for $flatten\topi.\spr.$lt$src/sphere.v:47$58 ($lt): new $alu
  creating $alu model for $flatten\topi.\spb.$eq$src/sphere.v:42$55 ($eq): merged with $flatten\topi.\spb.$gt$src/sphere.v:56$61.
  creating $alu model for $flatten\topi.\spg.$eq$src/sphere.v:42$55 ($eq): merged with $flatten\topi.\spg.$gt$src/sphere.v:56$61.
  creating $alu model for $flatten\topi.\spr.$eq$src/sphere.v:42$55 ($eq): merged with $flatten\topi.\spr.$gt$src/sphere.v:56$61.
  creating $alu cell for $flatten\topi.\spr.$lt$src/sphere.v:47$58: $auto$alumacc.cc:485:replace_alu$913
  creating $alu cell for $flatten\topi.\spr.$lt$src/sphere.v:44$57: $auto$alumacc.cc:485:replace_alu$924
  creating $alu cell for $flatten\topi.\spr.$lt$src/sphere.v:41$47: $auto$alumacc.cc:485:replace_alu$935
  creating $alu cell for $flatten\topi.\spr.$gt$src/sphere.v:56$61, $flatten\topi.\spr.$eq$src/sphere.v:42$55: $auto$alumacc.cc:485:replace_alu$946
  creating $alu cell for $flatten\topi.\spr.$gt$src/sphere.v:53$60: $auto$alumacc.cc:485:replace_alu$957
  creating $alu cell for $flatten\topi.\spr.$gt$src/sphere.v:50$59: $auto$alumacc.cc:485:replace_alu$962
  creating $alu cell for $flatten\topi.\spr.$gt$src/sphere.v:41$45: $auto$alumacc.cc:485:replace_alu$967
  creating $alu cell for $flatten\topi.\spg.$lt$src/sphere.v:47$58: $auto$alumacc.cc:485:replace_alu$978
  creating $alu cell for $flatten\topi.\spg.$lt$src/sphere.v:44$57: $auto$alumacc.cc:485:replace_alu$989
  creating $alu cell for $flatten\topi.\spg.$lt$src/sphere.v:41$47: $auto$alumacc.cc:485:replace_alu$1000
  creating $alu cell for $flatten\topi.\spg.$gt$src/sphere.v:56$61, $flatten\topi.\spg.$eq$src/sphere.v:42$55: $auto$alumacc.cc:485:replace_alu$1011
  creating $alu cell for $flatten\topi.\spg.$gt$src/sphere.v:53$60: $auto$alumacc.cc:485:replace_alu$1018
  creating $alu cell for $flatten\topi.\spg.$gt$src/sphere.v:50$59: $auto$alumacc.cc:485:replace_alu$1023
  creating $alu cell for $flatten\topi.\spg.$gt$src/sphere.v:41$45: $auto$alumacc.cc:485:replace_alu$1028
  creating $alu cell for $flatten\topi.\spb.$lt$src/sphere.v:47$58: $auto$alumacc.cc:485:replace_alu$1039
  creating $alu cell for $flatten\topi.\spb.$lt$src/sphere.v:44$57: $auto$alumacc.cc:485:replace_alu$1050
  creating $alu cell for $flatten\topi.\spb.$lt$src/sphere.v:41$47: $auto$alumacc.cc:485:replace_alu$1061
  creating $alu cell for $flatten\topi.\spb.$gt$src/sphere.v:56$61, $flatten\topi.\spb.$eq$src/sphere.v:42$55: $auto$alumacc.cc:485:replace_alu$1072
  creating $alu cell for $flatten\topi.\spb.$gt$src/sphere.v:53$60: $auto$alumacc.cc:485:replace_alu$1083
  creating $alu cell for $flatten\topi.\spb.$gt$src/sphere.v:50$59: $auto$alumacc.cc:485:replace_alu$1088
  creating $alu cell for $flatten\topi.\spb.$gt$src/sphere.v:41$45: $auto$alumacc.cc:485:replace_alu$1093
  creating $alu cell for $flatten\topi.\core.$lt$src/vga_core.v:56$82: $auto$alumacc.cc:485:replace_alu$1104
  creating $alu cell for $flatten\topi.\core.$lt$src/vga_core.v:55$78: $auto$alumacc.cc:485:replace_alu$1115
  creating $alu cell for $flatten\topi.\core.$gt$src/vga_core.v:56$81, $flatten\topi.\core.$lt$src/vga_core.v:54$74: $auto$alumacc.cc:485:replace_alu$1120
  creating $alu cell for $flatten\topi.\core.$gt$src/vga_core.v:54$75: $auto$alumacc.cc:485:replace_alu$1131
  creating $alu cell for $flatten\topi.\core.$gt$src/vga_core.v:53$72: $auto$alumacc.cc:485:replace_alu$1136
  creating $alu cell for $flatten\topi.\core.$ge$src/vga_core.v:55$77, $flatten\topi.\core.$lt$src/vga_core.v:53$71: $auto$alumacc.cc:485:replace_alu$1141
  creating $alu cell for $flatten\topi.$lt$src/top.v:66$25: $auto$alumacc.cc:485:replace_alu$1154
  creating $alu cell for $flatten\topi.$lt$src/top.v:66$21: $auto$alumacc.cc:485:replace_alu$1165
  creating $alu cell for $flatten\topi.$gt$src/top.v:66$23: $auto$alumacc.cc:485:replace_alu$1170
  creating $alu cell for $flatten\topi.$gt$src/top.v:66$20: $auto$alumacc.cc:485:replace_alu$1175
  creating $alu cell for $flatten\topi.$sub$src/top.v:68$28: $auto$alumacc.cc:485:replace_alu$1180
  creating $alu cell for $flatten\topi.$sub$src/top.v:68$35: $auto$alumacc.cc:485:replace_alu$1183
  creating $alu cell for $flatten\topi.\core.$add$src/vga_core.v:68$88: $auto$alumacc.cc:485:replace_alu$1186
  creating $alu cell for $flatten\topi.\core.$add$src/vga_core.v:75$90: $auto$alumacc.cc:485:replace_alu$1189
  creating $alu cell for $flatten\topi.\spb.$add$src/sphere.v:43$56: $auto$alumacc.cc:485:replace_alu$1192
  creating $alu cell for $flatten\topi.\spb.$add$src/sphere.v:58$62: $auto$alumacc.cc:485:replace_alu$1195
  creating $alu cell for $flatten\topi.\spb.$add$src/sphere.v:64$64: $auto$alumacc.cc:485:replace_alu$1198
  creating $alu cell for $flatten\topi.\spr.$sub$src/sphere.v:60$63: $auto$alumacc.cc:485:replace_alu$1201
  creating $alu cell for $flatten\topi.\spr.$sub$src/sphere.v:66$65: $auto$alumacc.cc:485:replace_alu$1204
  creating $alu cell for $flatten\topi.\spb.$sub$src/sphere.v:19$37: $auto$alumacc.cc:485:replace_alu$1207
  creating $alu cell for $flatten\topi.\spb.$sub$src/sphere.v:20$38: $auto$alumacc.cc:485:replace_alu$1210
  creating $alu cell for $flatten\topi.\spb.$sub$src/sphere.v:41$48: $auto$alumacc.cc:485:replace_alu$1213
  creating $alu cell for $flatten\topi.\spb.$sub$src/sphere.v:41$50: $auto$alumacc.cc:485:replace_alu$1216
  creating $alu cell for $flatten\topi.\spb.$sub$src/sphere.v:60$63: $auto$alumacc.cc:485:replace_alu$1219
  creating $alu cell for $flatten\topi.\spb.$sub$src/sphere.v:66$65: $auto$alumacc.cc:485:replace_alu$1222
  creating $alu cell for $flatten\topi.\spg.$add$src/sphere.v:43$56: $auto$alumacc.cc:485:replace_alu$1225
  creating $alu cell for $flatten\topi.\spg.$add$src/sphere.v:58$62: $auto$alumacc.cc:485:replace_alu$1228
  creating $alu cell for $flatten\topi.\spg.$add$src/sphere.v:64$64: $auto$alumacc.cc:485:replace_alu$1231
  creating $alu cell for $flatten\topi.\spr.$sub$src/sphere.v:41$48: $auto$alumacc.cc:485:replace_alu$1234
  creating $alu cell for $flatten\topi.\spr.$sub$src/sphere.v:41$50: $auto$alumacc.cc:485:replace_alu$1237
  creating $alu cell for $flatten\topi.\spg.$sub$src/sphere.v:19$37: $auto$alumacc.cc:485:replace_alu$1240
  creating $alu cell for $flatten\topi.\spg.$sub$src/sphere.v:20$38: $auto$alumacc.cc:485:replace_alu$1243
  creating $alu cell for $flatten\topi.\spg.$sub$src/sphere.v:41$48: $auto$alumacc.cc:485:replace_alu$1246
  creating $alu cell for $flatten\topi.\spg.$sub$src/sphere.v:41$50: $auto$alumacc.cc:485:replace_alu$1249
  creating $alu cell for $flatten\topi.\spg.$sub$src/sphere.v:60$63: $auto$alumacc.cc:485:replace_alu$1252
  creating $alu cell for $flatten\topi.\spg.$sub$src/sphere.v:66$65: $auto$alumacc.cc:485:replace_alu$1255
  creating $alu cell for $flatten\topi.\spr.$add$src/sphere.v:43$56: $auto$alumacc.cc:485:replace_alu$1258
  creating $alu cell for $flatten\topi.\spr.$add$src/sphere.v:58$62: $auto$alumacc.cc:485:replace_alu$1261
  creating $alu cell for $flatten\topi.\spr.$add$src/sphere.v:64$64: $auto$alumacc.cc:485:replace_alu$1264
  creating $alu cell for $flatten\topi.\spr.$sub$src/sphere.v:19$37: $auto$alumacc.cc:485:replace_alu$1267
  creating $alu cell for $flatten\topi.\spr.$sub$src/sphere.v:20$38: $auto$alumacc.cc:485:replace_alu$1270
  created 62 $alu and 3 $macc cells.

6.21. Executing OPT pass (performing simple optimizations).

6.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~15 debug messages>

6.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

6.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$811: { $auto$opt_dff.cc:197:make_patterns_logic$808 $auto$alumacc.cc:501:replace_alu$1073 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$784: { $auto$alumacc.cc:501:replace_alu$1012 $auto$opt_dff.cc:197:make_patterns_logic$781 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$778: { $auto$alumacc.cc:501:replace_alu$1012 $auto$opt_dff.cc:197:make_patterns_logic$775 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$757: { $auto$opt_dff.cc:197:make_patterns_logic$754 $auto$alumacc.cc:501:replace_alu$947 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$751: { $auto$alumacc.cc:501:replace_alu$947 $auto$opt_dff.cc:197:make_patterns_logic$748 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$805: { $auto$opt_dff.cc:197:make_patterns_logic$802 $auto$alumacc.cc:501:replace_alu$1073 }
  Optimizing cells in module \top.
Performed a total of 6 changes.

6.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.21.6. Executing OPT_DFF pass (perform DFF optimizations).

6.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 12 unused cells and 48 unused wires.
<suppressed ~13 debug messages>

6.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.21.9. Rerunning OPT passes. (Maybe there is more to do..)

6.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

6.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.21.13. Executing OPT_DFF pass (perform DFF optimizations).

6.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.21.16. Finished OPT passes. (There is nothing left to do.)

6.22. Executing MEMORY pass.

6.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

6.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

6.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

6.25. Executing TECHMAP pass (map to technology primitives).

6.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

6.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.26. Executing ICE40_BRAMINIT pass.

6.27. Executing OPT pass (performing simple optimizations).

6.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~113 debug messages>

6.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

6.27.3. Executing OPT_DFF pass (perform DFF optimizations).

6.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 17 unused cells and 60 unused wires.
<suppressed ~18 debug messages>

6.27.5. Finished fast OPT passes.

6.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6.29. Executing OPT pass (performing simple optimizations).

6.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

6.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\topi.$procmux$620:
      Old ports: A=162'001111111111111111100000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, B=7290'001111111111111111000000000000000000000000000000111111111111111111111111111111111111111100000000000011100111111111110011111111111111111111111111111111111111111111001111111111111100000000000000000000000000000000001111111111111111111111110000000111111100000000000011100111111111110011111111111111111111111111111111111111111111001111111111111000000000000111111111110000000000000111111111111111111111000000000001111111111111000111100111111111111111111111111111111111111111111111111111111111001111111111111000000000011111111111111110000000000111111111111111111110000111100000111111111111001111100111111111111111111111111111111111111111111111111111111111001111111111110000000001111111111111111111100000000011111111111111111100011111111100011111111110011111100100000111110011111000001001111100000011111000000111111111001111111111100000000011111111111111111111110000000001111111111111111000111111111110011111111100011111100000000011110011110000000001111000000001110000000011111111001111111111000000000000000000000001111111111000000000111111111111111001110000000110001111111000111111100001100011110011100001100001110000110000110001110011111111001111111111000000000000000000000001111110011100000000111111111111110001100000000111001111110001111111100111110001110011100011110001110001111000110011111111111111001111111110000000000000000000000011111110011110000000011111111111110011100011000111001111110011111111100111110001110011100111111001110011111100110000111111111111001111111110000000000000000000000011111100011111000000011111111111110011100111100111001111100111111111100111110001110011100111111001110011111100111000000111111111001111111110000000111111111100000111111100011111000000011111111111110011100111100110001111000111111111100111110001110011100111111001110011111100111111000011111111001111111100000001111111111100000111111000011111100000001111111111110011100011000000011110001111111111100111110001110011100011110001110001111000111111110001111111001111111100000001111111111100001111111000001111100000001111111111110011100000000000111100011111111111100001100011110011100001100001110000110000110011100001111111001111111100000011111111111000001111110000001111110000001111111111111001110000000001111100000000000011100000000011110011110000000001111000000001110000000011111111001111111000000011111111111000011111110000001111110000000111111111111000111111111111111100000000000011100100000111110011111000001001111100000011111000000111111111001111111000000011111111110000011111100000001111110000000111111111111100011111111001111111111111111111111111111111111111111111110001111111111111111111111111111111001111111000000111111111110000111111100000001111110000000111111111111110000111100001111111111111111111111111111111111111110011100001111111111111111111111111111111001111111000000111111111100000111111000000000111111000000111111111111111000000000011111111111111111111111111111111111111110000000011111111111111111111111111111111001111111000000111111111100001111111000010000111111000000111111111111111100000001111111111111111111111111111111111111111111000000111111111111111111111111111111111001111111000000111111111000001111110000010000111111000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111001111111000000111111111000011111110000110000111111000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111001111111000000111111110000011111100000111000011111000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111001111111000000011111110000111111100001111000011110000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111001111111000000011111100000111001000001111000011110000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111001111111100000011111100000000000000011111000011110000001111111111111000000011111111000001111110000000111111000000011111111111111111111111111111111111111111111111001111111100000011111000000000000000001111000011110000001111111111110000000001111110000000111100000000011110000000001111111111111111111111111111111111111111111111001111111100000001111000000000000000000001100001100000001111111111110001110000111100011000011100011100001110001110000111111111111111111111111111111111111111111111001111111100000001110000000000000000000111100001100000011111111111111111111000111100111100011111111110001111111111000111111111111111111111111111111111111111111111001111111110000000110000000000000001111111100001000000011111111111111111111000111000111110011111111110001111111111000111111111111111111111111111111111111111111111001111111110000000111111111000011011111111100000000000011111111111111111111000111000111110001111111110001111111111000111111111111111111111111111111111111111111111001111111111000000011111111111100011111111110000000000111111111111111111111001111000111110001111111110011111111111001111111111111111111111111111111111111111111111001111111111000000001111111110000011111111110000000000111111111111111111110011111000111110001111111100111111111110011111111111111111111111111111111111111111111111001111111111100000000111111110000111111111110000000001111111111111111111100011111000111110001111111000111111111100011111111111111111111111111111111111111111111111001111111111110000000011111100000111111111110000000011111111111111111111000111111000111110001111110001111111111000111111111111111111111111111111111111111111111111001111111111111000000000111100001111111111000000000111111111111111111110001111111000111110011111100011111111110001111111111111111111111111111111111111111111111111001111111111111100000000001000001111111100000000001111111111111111111100011111111100111100011111000111111111100011111111111111111111111111111111111111111111111111001111111111111110000000000000011111100000000000011111111111111111111000111111111100011000011110001111111111000111111111111111111111111111111111111111111111111111001111111111111111000000000000000000000000000000111111111111111111110000000000111110000000111100000000001110000000000111111111111111111111111111111111111111111111001111111111111111100000000000000000000000000001111111111111111111110000000000111111000001111100000000001110000000000111111111111111111111111111111111111111111111001111111111111111110000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111001111111111111111111100000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111001111111111111111111111100000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111001111111111111111111111111100000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33
      New ports: A=111'011100000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111, B=4995'011000000000000000000000000000000111111111111111111111111111110000000000000011111111110011111111111111111111111011000000000000000000000000000000001111111111111000000011111110000000000000011111111110011111111111111111111111010000000000111111111110000000000000111111111100000000000111111111111100010011111111111111111111111111111111111010000000011111111111111110000000000111111111000011110000011111111111100110011111111111111111111111111111111111010000001111111111111111111100000000011111110001111111110001111111111001110010000111110010000100000111000000111010000011111111111111111111110000000001111100011111111111001111111110001110000000011110000000000000010000000011010000000000000000001111111111000000000111100111000000011000111111100011110001100011110000010000100000001110011010000000000000000001111110011100000000111000110000000011100111111000111110011110001110000111000110000011111111010000000000000000011111110011110000000011001110001100011100111111001111110011110001110001111100111000000111111010000000000000000011111100011111000000011001110011110011100111110011111110011110001110001111100111001000000111010111111111100000111111100011111000000011001110011110011000111100011111110011110001110001111100111001111000011000111111111100000111111000011111100000001001110001100000001111000111111110011110001110000111000110001111110001000111111111100001111111000001111100000001001110000000000011110001111111110001100011110000010000100000011100001000111111111000001111110000001111110000001100111000000000111110000000000000000000011110000000000000010000000011000111111111000011111110000001111110000000100011111111111111110000000000000010000111110010000100000111000000111000111111110000011111100000001111110000000110001111111100111111111111111111111111111111111111000111111111111111001111111110000111111100000001111110000000111000011110000111111111111111111111111111111100110000111111111111111001111111100000111111000000000111111000000111100000000001111111111111111111111111111111100000001111111111111111001111111100001111111000010000111111000000111110000000111111111111111111111111111111111110000011111111111111111001111111000001111110000010000111111000000111111111111111111111111111111111111111111111111111111111111111111111001111111000011111110000110000111111000000111111111111111111111111111111111111111111111111111111111111111111111001111110000011111100000111000011111000000111111111111111111111111111111111111111111111111111111111111111111111000111110000111111100001111000011110000000111111111111111111111111111111111111111111111111111111111111111111111000111100000111001000001111000011110000000111111111111111111111111111111111111111111111111111111111111111111111000111100000000000000011111000011110000001100000001111111100000111111000001111000000011111111111111111111111111000111000000000000000001111000011110000001000000000111111000000011110000001110000000001111111111111111111111111000111000000000000000000001100001100000001000111000011110001100001110001110110001110000111111111111111111111111000110000000000000000000111100001100000011111111100011110011110001111111110111111111000111111111111111111111111010110000000000000001111111100001000000011111111100011100011111001111111110111111111000111111111111111111111111010111111111000011011111111100000000000011111111100011100011111000111111110111111111000111111111111111111111111010011111111111100011111111110000000000111111111100111100011111000111111111111111111001111111111111111111111111010001111111110000011111111110000000000111111111001111100011111000111111111111111110011111111111111111111111111010000111111110000111111111110000000001111111110001111100011111000111111101111111100011111111111111111111111111010000011111100000111111111110000000011111111100011111100011111000111111001111111000111111111111111111111111111010000000111100001111111111000000000111111111000111111100011111001111110001111110001111111111111111111111111111011000000001000001111111100000000001111111110001111111110011110001111100011111100011111111111111111111111111111011000000000000011111100000000000011111111100011111111110001100001111000111111000111111111111111111111111111111011000000000000000000000000000000111111111000000000011111000000011110000000110000000000111111111111111111111111011100000000000000000000000000001111111111000000000011111100000111110000000110000000000111111111111111111111111011110000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111011111100000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111100000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111100000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [160] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [151] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [146] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [143:105] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [93:62] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [58:56] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [54:44] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [39:37] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [35:31] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [22:18] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [15:7] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] }
      New connections: { $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [161] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [159:152] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [150:147] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [145:144] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [104:94] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [61:59] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [55] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [43:40] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [36] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [30:23] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [17:16] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [6:1] } = { $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [160] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [105] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [107] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [108] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [109] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [110] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [112] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [113] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [48:46] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [21] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [18] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [35] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [18] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [19] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [20] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [21] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [22] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] $flatten\topi.$0$mem2reg_rd$\imbus$src/top.v:68$1_DATA[161:0]$33 [0] }
  Optimizing cells in module \top.
Performed a total of 1 changes.

6.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.29.6. Executing OPT_DFF pass (perform DFF optimizations).

6.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.29.9. Rerunning OPT passes. (Maybe there is more to do..)

6.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

6.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.29.13. Executing OPT_DFF pass (perform DFF optimizations).

6.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.29.16. Finished OPT passes. (There is nothing left to do.)

6.30. Executing ICE40_WRAPCARRY pass (wrap carries).

6.31. Executing TECHMAP pass (map to technology primitives).

6.31.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.31.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

6.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $lut.
Using extmapper maccmap for cells of type $macc.
  add { \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [6:0] } * { \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [14] \topi.spg.pmulvire2 [6:0] } (15x15 bits, unsigned)
  add { \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [6:0] } * { \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [14] \topi.spg.pmulvire1 [6:0] } (15x15 bits, unsigned)
Using template $paramod$4bdb94ac02745db6fc41e2e497d9b9793cd51dc6\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$49641a5ace7a8dbedd31c417f5a1b54fcecf6c7d\_80_ice40_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$b016129edba87ad27a7393da6fa50baa1808cfd8\_80_ice40_alu for cells of type $alu.
Using template $paramod$d902cfcd8f5bceb817669b134f968d68db216af4\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$5e422c97d4648c7864402691d7b06fc43e6ffb33\_80_ice40_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$f7417944f96f261f97a49c7e5ba603b32499b5a9\_80_ice40_alu for cells of type $alu.
Using template $paramod$e940ca766570d3cff6a28979f0e6f06461be7dab\_80_ice40_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ice40_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
  add { \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [6:0] } * { \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [14] \topi.spb.pmulvire2 [6:0] } (15x15 bits, unsigned)
  add { \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [6:0] } * { \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [14] \topi.spb.pmulvire1 [6:0] } (15x15 bits, unsigned)
Using template $paramod$cfcbb97e28b3a957f0a463a64fec87a7e9f92652\_80_ice40_alu for cells of type $alu.
  add { \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [6:0] } * { \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [14] \topi.spr.pmulvire2 [6:0] } (15x15 bits, unsigned)
  add { \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [6:0] } * { \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [14] \topi.spr.pmulvire1 [6:0] } (15x15 bits, unsigned)
Using template $paramod$4e6ee5eb737cf7428f8e246e911ae1dac9ae2979\_80_ice40_alu for cells of type $alu.
Using template $paramod$1afdf52ede8b3ed947b984fd6a9ccb7901b268dd\_90_pmux for cells of type $pmux.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:a57014601ce8a86661a732f2117a5684de7f32a9$paramod$1eeff07c9f4f69ec75c68f696970f5d411420140\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$ed40eaed6d7865a5f6e873e7da3aa6067d71cfbb\_80_ice40_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ice40_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001111 for cells of type $fa.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~2459 debug messages>

6.32. Executing OPT pass (performing simple optimizations).

6.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~12993 debug messages>

6.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~13671 debug messages>
Removed a total of 4557 cells.

6.32.3. Executing OPT_DFF pass (perform DFF optimizations).

6.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1406 unused cells and 3502 unused wires.
<suppressed ~1407 debug messages>

6.32.5. Finished fast OPT passes.

6.33. Executing ICE40_OPT pass (performing simple optimizations).

6.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1000.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1000.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1011.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1011.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1018.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1018.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1023.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1023.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1028.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1000.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1039.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1039.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1050.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1050.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1061.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1061.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1072.slice[0].carry: CO=\topi.spb.spdcnt [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1083.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1039.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1088.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1050.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1093.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1061.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1104.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1104.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1115.slice[0].carry: CO=\topi.core.hscan_pos [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1120.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1104.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1131.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1104.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1136.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1136.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1141.slice[0].carry: CO=\topi.core.hscan_pos [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1154.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1104.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1165.slice[0].carry: CO=\topi.core.hscan_pos [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1170.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1104.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1175.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1136.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1180.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1136.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1183.slice[0].carry: CO=\topi.core.vscan_pos [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1186.slice[0].carry: CO=\topi.core.vscan_pos [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1189.slice[0].carry: CO=\topi.core.hscan_pos [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1192.slice[0].carry: CO=\topi.spb.spdcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1195.slice[0].carry: CO=\topi.spb.current_v [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1198.slice[0].carry: CO=\topi.spb.current_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1201.slice[0].carry: CO=\topi.spr.current_v [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1204.slice[0].carry: CO=\topi.spr.current_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1207.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$1207.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1210.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$1210.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1216.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1061.BB [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1219.slice[0].carry: CO=\topi.spb.current_v [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1222.slice[0].carry: CO=\topi.spb.current_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1225.slice[0].carry: CO=\topi.spg.spdcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1228.slice[0].carry: CO=\topi.spg.current_v [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1231.slice[0].carry: CO=\topi.spg.current_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1237.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1237.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1240.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$1240.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1243.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$1243.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1249.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1000.BB [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1252.slice[0].carry: CO=\topi.spg.current_v [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1255.slice[0].carry: CO=\topi.spg.current_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1258.slice[0].carry: CO=\topi.spr.spdcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1261.slice[0].carry: CO=\topi.spr.current_v [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1264.slice[0].carry: CO=\topi.spr.current_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1267.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$1267.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1270.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$1270.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$913.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1264.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$924.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1261.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$935.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$935.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$957.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1264.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$962.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1261.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$967.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$935.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$978.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1018.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$989.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1023.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2013.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2671.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2946.slice[0].carry: CO=1'0

6.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~139 debug messages>

6.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

6.33.4. Executing OPT_DFF pass (perform DFF optimizations).

6.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 15 unused cells and 6 unused wires.
<suppressed ~16 debug messages>

6.33.6. Rerunning OPT passes. (Removed registers in this run.)

6.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2013.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2671.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2946.slice[1].carry: CO=1'0

6.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.33.10. Executing OPT_DFF pass (perform DFF optimizations).

6.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.33.12. Rerunning OPT passes. (Removed registers in this run.)

6.33.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2013.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2671.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2946.slice[2].carry: CO=1'0

6.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.33.16. Executing OPT_DFF pass (perform DFF optimizations).

6.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.33.18. Rerunning OPT passes. (Removed registers in this run.)

6.33.19. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2671.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2946.slice[3].carry: CO=1'0

6.33.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.33.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.33.22. Executing OPT_DFF pass (perform DFF optimizations).

6.33.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.33.24. Rerunning OPT passes. (Removed registers in this run.)

6.33.25. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2671.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2946.slice[4].carry: CO=1'0

6.33.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.33.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.33.28. Executing OPT_DFF pass (perform DFF optimizations).

6.33.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.33.30. Rerunning OPT passes. (Removed registers in this run.)

6.33.31. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2671.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2946.slice[5].carry: CO=1'0

6.33.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.33.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.33.34. Executing OPT_DFF pass (perform DFF optimizations).

6.33.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.33.36. Rerunning OPT passes. (Removed registers in this run.)

6.33.37. Running ICE40 specific optimizations.

6.33.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.33.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.33.40. Executing OPT_DFF pass (perform DFF optimizations).

6.33.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.33.42. Finished OPT passes. (There is nothing left to do.)

6.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.35. Executing TECHMAP pass (map to technology primitives).

6.35.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

6.35.2. Continuing TECHMAP pass.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~182 debug messages>

6.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$1175.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1183.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1186.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1189.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1192.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1195.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1198.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1201.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1204.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1207.slice[7].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1210.slice[7].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1216.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1219.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1222.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1225.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1228.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1231.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1237.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1240.slice[7].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1243.slice[7].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1249.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1252.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1255.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1258.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1261.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1264.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1267.slice[7].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1270.slice[7].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2013.slice[0].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2013.slice[1].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2013.slice[2].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2671.slice[0].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2671.slice[1].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2671.slice[2].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2671.slice[3].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2671.slice[4].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2671.slice[5].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2946.slice[0].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2946.slice[1].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2946.slice[2].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2946.slice[3].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2946.slice[4].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$2946.slice[5].carry ($lut).

6.38. Executing ICE40_OPT pass (performing simple optimizations).

6.38.1. Running ICE40 specific optimizations.

6.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~705 debug messages>

6.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~810 debug messages>
Removed a total of 270 cells.

6.38.4. Executing OPT_DFF pass (perform DFF optimizations).

6.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1273 unused wires.
<suppressed ~1 debug messages>

6.38.6. Rerunning OPT passes. (Removed registers in this run.)

6.38.7. Running ICE40 specific optimizations.

6.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

6.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.38.10. Executing OPT_DFF pass (perform DFF optimizations).

6.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.38.12. Rerunning OPT passes. (Removed registers in this run.)

6.38.13. Running ICE40 specific optimizations.

6.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.38.16. Executing OPT_DFF pass (perform DFF optimizations).

6.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.38.18. Finished OPT passes. (There is nothing left to do.)

6.39. Executing TECHMAP pass (map to technology primitives).

6.39.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.40. Executing ABC pass (technology mapping using ABC).

6.40.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 4395 gates and 4825 wires to a netlist network with 428 inputs and 358 outputs.

6.40.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1515.
ABC: Participating nodes from both networks       =    3223.
ABC: Participating nodes from the first network   =    1518. (  82.10 % of nodes)
ABC: Participating nodes from the second network  =    1705. (  92.21 % of nodes)
ABC: Node pairs (any polarity)                    =    1518. (  82.10 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1064. (  57.54 % of names can be moved)
ABC: Total runtime =     0.16 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

6.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1846
ABC RESULTS:        internal signals:     4039
ABC RESULTS:           input signals:      428
ABC RESULTS:          output signals:      358
Removing temp directory.

6.41. Executing ICE40_WRAPCARRY pass (wrap carries).

6.42. Executing TECHMAP pass (map to technology primitives).

6.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

6.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 303 unused cells and 1782 unused wires.

6.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2085
  1-LUT              116
  2-LUT              503
  3-LUT              829
  4-LUT              637
  with \SB_CARRY    (#0)  217
  with \SB_CARRY    (#1)  254

Eliminating LUTs.
Number of LUTs:     2085
  1-LUT              116
  2-LUT              503
  3-LUT              829
  4-LUT              637
  with \SB_CARRY    (#0)  217
  with \SB_CARRY    (#1)  254

Combining LUTs.
Number of LUTs:     1999
  1-LUT              116
  2-LUT              410
  3-LUT              757
  4-LUT              716
  with \SB_CARRY    (#0)  217
  with \SB_CARRY    (#1)  254

Eliminated 0 LUTs.
Combined 86 LUTs.
<suppressed ~9777 debug messages>

6.44. Executing TECHMAP pass (map to technology primitives).

6.44.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.44.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$c8f07aef973f71b76e0c6a31237492b2778f5a58\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$59ec461f6f07e2257bba3c91787278d6be59c407\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$8a688b470fbdc357e4a14f08dc23c872c147c340\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$02fbd2dfd8b419c0d6fd5205680ad063cd40eac8\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$fb0818dbe5a679e474c262875582f056badfeade\$lut for cells of type $lut.
Using template $paramod$ef44c32253c23b340cbb5c633c1e57939cc69148\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$acaf438e6f4f31b5725b67e171b88692c75d36a3\$lut for cells of type $lut.
Using template $paramod$114084964309d823f12697631bc0cd5c7a0bacb4\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$7e573348b4dfc03f5ee25e96c3f2f756b7f9d445\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$0bdd0ea3a368de5cc9b8e715a13529d6c4c63bad\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$99eb1ea876c2fcd2463282e1d08fa89d31eb901c\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$256e447262f07c70c2f329fd23da03d430c85f4a\$lut for cells of type $lut.
Using template $paramod$11214932c124afcb3c02e451dfb1ec9099880837\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$928ce1a4921c139e2153ec0e60e04ab321d38910\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$8c007365114302fd8ed873a632601104897aa115\$lut for cells of type $lut.
Using template $paramod$57f7afebfa9732549cb788bc2be0c86eb878c86f\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$cb92beff9eab733e7181d891fbc8c3950b9abc0a\$lut for cells of type $lut.
Using template $paramod$50b99034fbf984a51c265442496081454147f31e\$lut for cells of type $lut.
Using template $paramod$1f3b67373a23476b64a6ed61bde9dbe9df1086de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$deba17538f4cd4af4a7f03bc51507e8ef8b1d7d8\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$aead7bdde3cc5b9dd1f33d00bc965f1130a31302\$lut for cells of type $lut.
Using template $paramod$62b9cc19760df4f05d0c7360b790a1fb852ac400\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$ae5a79439036b7b2721e5aee006dc524e35c4de7\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$ab2a0e40f059a1b02be99afabe16fa27dd5f64c0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$c4a17bea5999077a9c51990b31053416dbae0cf5\$lut for cells of type $lut.
Using template $paramod$400e70ab40bc034f95288d674157da21bbd1fd4b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$be1e3680444be8116bfceaeae3b57dca9c8fe764\$lut for cells of type $lut.
Using template $paramod$5da9e32e6cad289d787e84f13269323907d9debb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$5858bd6d78d6f4fef506811d9419710ec77e5fb5\$lut for cells of type $lut.
Using template $paramod$710e2f28b833d9ff9835883514d3e174c73017ba\$lut for cells of type $lut.
Using template $paramod$fde34d7b7d817d093917fab37479be42cf9a4427\$lut for cells of type $lut.
Using template $paramod$6ad1063397984b2b09aa574378f44b9f2ae1c5b3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod$b383ebb0e38b07c1d30fbe36272f5349936909f1\$lut for cells of type $lut.
Using template $paramod$c46e26e5a927423cd46556d9948ab62bff492185\$lut for cells of type $lut.
Using template $paramod$9ce3cb48532e1935dedb6055756fefa71d90eef1\$lut for cells of type $lut.
Using template $paramod$06a49eeef9c9c0ca3eeb308c4b5ee09a412d6201\$lut for cells of type $lut.
Using template $paramod$89ce1067ddd7d1b862c35a14cf05e043d151c807\$lut for cells of type $lut.
Using template $paramod$e56d99447d8a3ece8eda45209ed4b9fdcdbf8d26\$lut for cells of type $lut.
Using template $paramod$e5cb8e913f4daae476fde2b364998f21967f1f08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$2bdfdda73873e8931790d872b72220895e67fee5\$lut for cells of type $lut.
Using template $paramod$4adb41216162ad4c68ce9ea5c48385c753262ac3\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$9b91bdb4860275f5be50e3609e37f56938e8ae3f\$lut for cells of type $lut.
Using template $paramod$98d40e23bb57d56e14345fb0942003de3e361f25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod$5b13d2ee598c87cdbe912286a35c6fd102e2087c\$lut for cells of type $lut.
Using template $paramod$89e81ec938a5121bf0326afabb244602c5fb5e5e\$lut for cells of type $lut.
Using template $paramod$3d4f386a402395482bb3a56159e7ad913d874bd8\$lut for cells of type $lut.
Using template $paramod$765dca61dbfa835dacf2a260c8a4c5a36939a046\$lut for cells of type $lut.
Using template $paramod$8466aae7f3132f822e70bbd8738850d820750479\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$3c17fcbb332f03cef33f214b93f1f99815920a16\$lut for cells of type $lut.
Using template $paramod$f6dd01673f8f9c9ecbbfa50d05e704565b0d6345\$lut for cells of type $lut.
Using template $paramod$19f6618c6d2779e1fed2a83ad88280a623f28945\$lut for cells of type $lut.
Using template $paramod$0cf69d223154b4a6209139daec3524052ac22dd1\$lut for cells of type $lut.
Using template $paramod$9d859a37c79ca3dc008d38c5068f5735a7923122\$lut for cells of type $lut.
Using template $paramod$017d8c8b5f8f0bd543e7b1e7d026dcb67424a519\$lut for cells of type $lut.
Using template $paramod$9843d77d4773ab424562cc9655d50a1bc2125488\$lut for cells of type $lut.
Using template $paramod$e17d82cdc2d9cf251fcb5d47576318090a06bf34\$lut for cells of type $lut.
Using template $paramod$32f5ea57a02a66d26d4a2e3cd7f26ba05fa8bd58\$lut for cells of type $lut.
Using template $paramod$475fc4ee379457a10a495cd48774c3adf995fdc7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$24ced899438e172604a424008974634c832673b7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod$06b5f7e5a17024622a77ecd9b5b6f113e0b34c96\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$e96de5e9fcce737e52eacf39c70c8f533dc27d63\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$3f0549729b9cf7d6fa6533d688d092bceca9764e\$lut for cells of type $lut.
Using template $paramod$0e573fd81731047abcc72636166e5369d25058dc\$lut for cells of type $lut.
Using template $paramod$c1ecd13b5e2feb77a725850b71cc8207f7841c40\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$ac7453ff4b96c067bd7d606c960f364a6f2a412b\$lut for cells of type $lut.
Using template $paramod$af2b970363478c934f632261f05f42c59b0d7a99\$lut for cells of type $lut.
Using template $paramod$041aa1dcdd60d3c4ff6eb6326c9e544a0334c607\$lut for cells of type $lut.
Using template $paramod$688901ae8bff259b6d6e1f40e9eee2d362da7922\$lut for cells of type $lut.
Using template $paramod$7273cc095094e6935b52f63f704faeefd4e2fcbd\$lut for cells of type $lut.
Using template $paramod$729aa850e969bb9bb1c205734876853e142656d4\$lut for cells of type $lut.
Using template $paramod$894d03f4de0f6e253be504f9d446758937f5ff4a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111101 for cells of type $lut.
Using template $paramod$99a1e27d134261972f11d9595982c36b92785211\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$a547ebbcb936a0942e18c1762283837f76f0003a\$lut for cells of type $lut.
Using template $paramod$b8251bd6a6009b7f8717eeee6d4ce1ee764681fb\$lut for cells of type $lut.
Using template $paramod$8913a4494cb30c7b7d264fbaf230463b26f65f90\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$1bf896d3df72cf1993f96b3035ad813f0b4180a2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4810 debug messages>
Removed 0 unused cells and 4758 unused wires.

6.45. Executing AUTONAME pass.
Renamed 123489 objects in module top (174 iterations).
<suppressed ~3653 debug messages>

6.46. Executing HIERARCHY pass (managing design hierarchy).

6.46.1. Analyzing design hierarchy..
Top module:  \top

6.46.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

6.47. Printing statistics.

=== top ===

   Number of wires:               1181
   Number of wire bits:          17549
   Number of public wires:        1181
   Number of public wire bits:   17549
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2650
     SB_CARRY                      490
     SB_DFF                          5
     SB_DFFESR                      70
     SB_DFFESS                      22
     SB_DFFSR                       63
     SB_LUT4                      1999
     SB_PLL40_PAD                    1

6.48. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

6.49. Executing JSON backend.

Warnings: 167 unique messages, 167 total
End of script. Logfile hash: 2239535cb2, CPU: user 4.56s system 0.04s, MEM: 90.82 MB peak
Yosys 0.12 (git sha1 2156e20)
Time spent: 25% 35x opt_expr (1 sec), 20% 1x abc (1 sec), ...
