
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003688                       # Number of seconds simulated
sim_ticks                                  3687603000                       # Number of ticks simulated
final_tick                                 3687603000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91283                       # Simulator instruction rate (inst/s)
host_op_rate                                   140733                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23377011                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669428                       # Number of bytes of host memory used
host_seconds                                   157.75                       # Real time elapsed on the host
sim_insts                                    14399366                       # Number of instructions simulated
sim_ops                                      22199922                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         292032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5369                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13988491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          79192907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93181397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13988491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13988491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13988491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         79192907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             93181397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001120250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10957                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5369                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3687524500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5369                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    489.934192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   310.034309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.473379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          165     23.61%     23.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          100     14.31%     37.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           37      5.29%     43.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      6.72%     49.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          115     16.45%     66.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      2.86%     69.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      2.29%     71.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      4.01%     75.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          171     24.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          699                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 13988490.626566905528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 79192906.611693292856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26794250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    224464250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33243.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49192.25                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    150589750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               251258500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26845000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28048.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46798.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        93.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4661                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     686817.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2627520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1385175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21848400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         116781600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             65077470                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9534720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       317598870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       244135200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        560415960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1339737105                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            363.308389                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3519234750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     20762000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2187066000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    635772250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      98069750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    696533000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2427600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1267530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16486260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             46319340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3632160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       156407430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        80001600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        739861500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1098141060                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            297.792647                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3576303750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7367500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3024993500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    208335500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      82049500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    343017000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326255                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326255                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3054                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290306                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1401                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                358                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290306                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270711                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19595                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1819                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4897743                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110633                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           530                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            70                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625970                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           110                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7375207                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1652448                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14500950                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326255                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             272112                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5662268                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6470                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        149                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           304                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625931                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1181                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7318450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.058128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.549880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3750266     51.24%     51.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   361329      4.94%     56.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    81302      1.11%     57.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   149335      2.04%     59.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   239168      3.27%     62.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   120778      1.65%     64.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   289215      3.95%     68.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   503487      6.88%     75.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1823570     24.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7318450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.044237                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.966175                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   592904                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3789636                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1729094                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1203581                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3235                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22352994                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3235                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1084662                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  141791                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3324                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2440133                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3645305                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22338976                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   578                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 347745                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3148810                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24195                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21670239                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48523846                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24905596                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14702209                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21512928                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   157311                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 92                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             64                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6017168                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526868                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114280                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098343                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2083620                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22313234                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  76                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22389947                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               825                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          113387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       157118                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7318450                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.059384                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.114864                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1042449     14.24%     14.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              806221     11.02%     25.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1289067     17.61%     42.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1204530     16.46%     59.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1161170     15.87%     75.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              915241     12.51%     87.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              394887      5.40%     93.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              237285      3.24%     96.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              267600      3.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7318450                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   43986     60.38%     60.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     60.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     60.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2714      3.73%     64.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     64.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     64.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     64.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     64.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     64.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     64.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     64.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.02%     64.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      8      0.01%     64.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     64.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 1      0.00%     64.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            24963     34.27%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    657      0.90%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   421      0.58%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                58      0.08%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               29      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35598      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7210315     32.20%     32.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     32.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1154      0.01%     32.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196871     18.74%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  397      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  853      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  981      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 608      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                215      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097259      9.37%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097340      9.37%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62775      0.28%     70.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13544      0.06%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4574371     20.43%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097637      9.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22389947                       # Type of FU issued
system.cpu.iq.rate                           3.035840                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       72852                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003254                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22010908                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7459551                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7314257                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30161113                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14967334                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949394                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7332807                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15094394                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2375                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16810                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7333                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       114200                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1463                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3235                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   78473                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 52135                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22313310                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               136                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526868                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114280                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    793                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 49311                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            191                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            994                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2804                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3798                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22383060                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4635527                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6887                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6746158                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313816                       # Number of branches executed
system.cpu.iew.exec_stores                    2110631                       # Number of stores executed
system.cpu.iew.exec_rate                     3.034906                       # Inst execution rate
system.cpu.iew.wb_sent                       22265174                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22263651                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13760342                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19709380                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.018715                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.698162                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          113454                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3070                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7301573                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.040430                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.433056                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2350475     32.19%     32.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2198408     30.11%     62.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        40826      0.56%     62.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11187      0.15%     63.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       295764      4.05%     67.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        35775      0.49%     67.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       134945      1.85%     69.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       158844      2.18%     71.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2075349     28.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7301573                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399366                       # Number of instructions committed
system.cpu.commit.committedOps               22199922                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617005                       # Number of memory references committed
system.cpu.commit.loads                       4510058                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310201                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775406                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34176      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157080     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52948      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9459      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22199922                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2075349                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27539600                       # The number of ROB reads
system.cpu.rob.rob_writes                    44643814                       # The number of ROB writes
system.cpu.timesIdled                             520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399366                       # Number of Instructions Simulated
system.cpu.committedOps                      22199922                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.512190                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.512190                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.952402                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.952402                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25016259                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6956244                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688432                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851496                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577345                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774357                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7378540                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           987.651435                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6841239                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             42117                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            162.434148                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   987.651435                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.964503                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.964503                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          566                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13814911                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13814911                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4692972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4692972                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106150                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6799122                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6799122                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6799122                       # number of overall hits
system.cpu.dcache.overall_hits::total         6799122                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        86478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         86478                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          797                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          797                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        87275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          87275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        87275                       # number of overall misses
system.cpu.dcache.overall_misses::total         87275                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1617462000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1617462000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38750999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38750999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1656212999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1656212999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1656212999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1656212999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886397                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886397                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886397                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886397                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018094                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000378                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012674                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012674                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012674                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18703.739679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18703.739679                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48621.077792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48621.077792                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18976.946422                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18976.946422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18976.946422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18976.946422                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27283                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               571                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.781086                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16135                       # number of writebacks
system.cpu.dcache.writebacks::total             16135                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44912                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44912                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          246                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        45158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        45158                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45158                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        41566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        41566                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          551                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        42117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        42117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        42117                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        42117                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    857907000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    857907000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     34482500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     34482500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    892389500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    892389500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    892389500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    892389500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006116                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006116                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006116                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006116                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20639.633354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20639.633354                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62581.669691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62581.669691                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21188.344374                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21188.344374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21188.344374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21188.344374                       # average overall mshr miss latency
system.cpu.dcache.replacements                  26290                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           695.515016                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625626                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1987.317848                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   695.515016                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.679214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.679214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252680                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252680                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624808                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624808                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624808                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624808                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624808                       # number of overall hits
system.cpu.icache.overall_hits::total         1624808                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1123                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1123                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1123                       # number of overall misses
system.cpu.icache.overall_misses::total          1123                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     83058999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83058999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     83058999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83058999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     83058999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83058999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625931                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625931                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625931                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625931                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000691                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000691                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000691                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000691                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000691                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73961.708816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73961.708816                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73961.708816                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73961.708816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73961.708816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73961.708816                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          384                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           91                       # number of writebacks
system.cpu.icache.writebacks::total                91                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          305                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          818                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          818                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          818                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65029999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65029999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65029999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65029999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65029999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65029999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000503                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000503                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79498.776284                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79498.776284                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79498.776284                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79498.776284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79498.776284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79498.776284                       # average overall mshr miss latency
system.cpu.icache.replacements                     91                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4452.946530                       # Cycle average of tags in use
system.l2.tags.total_refs                       84153                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.673869                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       747.499652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3705.446878                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.113081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.135893                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5055                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163849                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    678601                       # Number of tag accesses
system.l2.tags.data_accesses                   678601                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        16135                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16135                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           90                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               90                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   340                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         37214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37214                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37554                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37565                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data               37554                       # number of overall hits
system.l2.overall_hits::total                   37565                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              807                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4148                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4563                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5370                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               807                       # number of overall misses
system.l2.overall_misses::.cpu.data              4563                       # number of overall misses
system.l2.overall_misses::total                  5370                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     32053500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32053500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63682000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63682000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    401057500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    401057500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     63682000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    433111000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        496793000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63682000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    433111000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       496793000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        16135                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16135                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           90                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           90                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        41362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         41362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            42117                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                42935                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           42117                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               42935                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.549669                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.549669                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.986553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986553                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.100285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100285                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.986553                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.108341                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125073                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.986553                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.108341                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125073                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77237.349398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77237.349398                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78912.019827                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78912.019827                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96686.957570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96686.957570                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 78912.019827                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94918.036380                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92512.662942                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78912.019827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94918.036380                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92512.662942                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4148                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5369                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5369                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27903500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27903500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55585500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55585500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    359577500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    359577500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     55585500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    387481000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    443066500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55585500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    387481000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    443066500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.549669                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.549669                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.100285                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100285                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.108341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125049                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.108341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125049                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67237.349398                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67237.349398                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68964.640199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68964.640199                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86686.957570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86686.957570                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68964.640199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84918.036380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82523.095549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68964.640199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84918.036380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82523.095549                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4954                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4954                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5369                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2684500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14631000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        84160                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        41225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3687603000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             42180                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           91                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24999                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             755                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           818                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        41362                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       125368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                127095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3728128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3786304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            42935                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000140                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011821                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  42929     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              42935                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           58306000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1227499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63175500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
