软件环境：Quartus Prime 18.0
Device family：Cyclone IV E
## 作业内容
设计 3-8 译码器、8-3 优先编码器、参数化的译码器、参数化的编码器、4 位格雷码计数器

## 设计译码器
### 3-8 译码器
```verilog
`timescale 1 ns/ 1 ps
module decoder_coder(
	input wire[2:0]in,
	output reg[7:0]y
	);
	always@(*)
		case(in)
			3'b000: y = 8'b0000_0001;
			3'b001: y = 8'b0000_0010;
			3'b010: y = 8'b0000_0100;
			3'b011: y = 8'b0000_1000;
			3'b100: y = 8'b0001_0000;
			3'b101: y = 8'b0010_0000;
			3'b110: y = 8'b0100_0000;
			3'b111: y = 8'b1000_0000;
		endcase
endmodule 
```

RTL viewer
![400](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221104180601.png)
波形图：
![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221104180804.png)
输出信息：
![150](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221104180826.png)