Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "tao_xung1hz.v" in library work
Compiling verilog file "dem_phut.v" in library work
Module <tao_xung1hz> compiled
Compiling verilog file "dem_gio.v" in library work
Module <dem_phut> compiled
Compiling verilog file "dem_giay.v" in library work
Module <dem_gio> compiled
Compiling verilog file "TM1638.v" in library work
Module <dem_giay> compiled
Compiling verilog file "Dong_ho.v" in library work
Module <TM1638> compiled
Compiling verilog file "ClockDiv.v" in library work
Module <Dong_ho> compiled
Compiling verilog file "main.v" in library work
Module <ClockDiv> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <ClockDiv> in library <work>.

Analyzing hierarchy for module <Dong_ho> in library <work>.

Analyzing hierarchy for module <TM1638> in library <work>.

Analyzing hierarchy for module <tao_xung1hz> in library <work>.

Analyzing hierarchy for module <dem_giay> in library <work>.

Analyzing hierarchy for module <dem_phut> in library <work>.

Analyzing hierarchy for module <dem_gio> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <ClockDiv> in library <work>.
Module <ClockDiv> is correct for synthesis.
 
Analyzing module <Dong_ho> in library <work>.
Module <Dong_ho> is correct for synthesis.
 
Analyzing module <tao_xung1hz> in library <work>.
Module <tao_xung1hz> is correct for synthesis.
 
Analyzing module <dem_giay> in library <work>.
Module <dem_giay> is correct for synthesis.
 
Analyzing module <dem_phut> in library <work>.
Module <dem_phut> is correct for synthesis.
 
Analyzing module <dem_gio> in library <work>.
Module <dem_gio> is correct for synthesis.
 
Analyzing module <TM1638> in library <work>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
Module <TM1638> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ClockDiv>.
    Related source file is "ClockDiv.v".
    Found 27-bit up counter for signal <r_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <ClockDiv> synthesized.


Synthesizing Unit <TM1638>.
    Related source file is "TM1638.v".
WARNING:Xst:1872 - Variable <i> is used but never assigned.
    Found 16x8-bit ROM for signal <sseg/1/sseg>.
    Found 16x8-bit ROM for signal <sseg/2/sseg>.
    Found 16x8-bit ROM for signal <sseg/4/sseg>.
    Found 16x8-bit ROM for signal <sseg/5/sseg>.
    Found 16x8-bit ROM for signal <sseg/7/sseg>.
    Found 16x8-bit ROM for signal <sseg/8/sseg>.
    Found 1-bit register for signal <clk>.
    Found 1-bit register for signal <dio>.
    Found 1-bit register for signal <stb>.
    Found 8-bit register for signal <command1>.
    Found 33-bit comparator greater for signal <command1$cmp_gt0000> created at line 90.
    Found 33-bit comparator less for signal <command1$cmp_lt0000> created at line 90.
    Found 8-bit register for signal <command2>.
    Found 33-bit comparator greater for signal <command2$cmp_gt0000> created at line 101.
    Found 33-bit comparator less for signal <command2$cmp_lt0000> created at line 101.
    Found 8-bit register for signal <command3>.
    Found 33-bit comparator greater for signal <command3$cmp_gt0000> created at line 118.
    Found 33-bit comparator less for signal <command3$cmp_lt0000> created at line 118.
    Found 32-bit register for signal <cs>.
    Found 32-bit adder for signal <cs$add0000> created at line 129.
    Found 128-bit register for signal <leddatahold>.
    Found 33-bit comparator greater for signal <leddatahold$cmp_gt0000> created at line 107.
    Found 33-bit comparator less for signal <leddatahold$cmp_lt0000> created at line 107.
    Found 33-bit comparator greatequal for signal <old_cs_6$cmp_ge0000> created at line 90.
    Found 33-bit comparator greatequal for signal <old_cs_6$cmp_ge0001> created at line 101.
    Found 33-bit comparator greatequal for signal <old_cs_6$cmp_ge0002> created at line 107.
    Found 33-bit comparator greatequal for signal <old_cs_6$cmp_ge0003> created at line 118.
    Found 33-bit comparator lessequal for signal <old_cs_6$cmp_le0000> created at line 90.
    Found 33-bit comparator lessequal for signal <old_cs_6$cmp_le0001> created at line 101.
    Found 33-bit comparator lessequal for signal <old_cs_6$cmp_le0002> created at line 107.
    Found 33-bit comparator lessequal for signal <old_cs_6$cmp_le0003> created at line 118.
    Summary:
	inferred   6 ROM(s).
	inferred 187 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <TM1638> synthesized.


Synthesizing Unit <tao_xung1hz>.
    Related source file is "tao_xung1hz.v".
    Found 1-bit register for signal <clko>.
    Found 41-bit comparator equal for signal <clko$cmp_eq0000> created at line 34.
    Found 41-bit adder for signal <r_next$addsub0000> created at line 36.
    Found 41-bit comparator equal for signal <r_next$cmp_eq0000> created at line 36.
    Found 41-bit register for signal <r_reg>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <tao_xung1hz> synthesized.


Synthesizing Unit <dem_giay>.
    Related source file is "dem_giay.v".
    Found 1-bit register for signal <clk_giay>.
    Found 4-bit up counter for signal <chuc>.
    Found 4-bit up counter for signal <donvi>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <dem_giay> synthesized.


Synthesizing Unit <dem_phut>.
    Related source file is "dem_phut.v".
    Found 1-bit register for signal <clk_phut>.
    Found 4-bit up counter for signal <chuc>.
    Found 4-bit up counter for signal <donvi>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <dem_phut> synthesized.


Synthesizing Unit <dem_gio>.
    Related source file is "dem_gio.v".
    Found 4-bit up counter for signal <chuc>.
    Found 4-bit up counter for signal <donvi>.
    Summary:
	inferred   2 Counter(s).
Unit <dem_gio> synthesized.


Synthesizing Unit <Dong_ho>.
    Related source file is "Dong_ho.v".
Unit <Dong_ho> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x8-bit ROM                                          : 6
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 41-bit adder                                          : 1
# Counters                                             : 7
 27-bit up counter                                     : 1
 4-bit up counter                                      : 6
# Registers                                            : 12
 1-bit register                                        : 6
 128-bit register                                      : 1
 32-bit register                                       : 1
 41-bit register                                       : 1
 8-bit register                                        : 3
# Comparators                                          : 18
 33-bit comparator greatequal                          : 4
 33-bit comparator greater                             : 4
 33-bit comparator less                                : 4
 33-bit comparator lessequal                           : 4
 41-bit comparator equal                               : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <command1_7> has a constant value of 0 in block <tm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_120> (without init value) has a constant value of 0 in block <tm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_121> (without init value) has a constant value of 0 in block <tm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_122> (without init value) has a constant value of 0 in block <tm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_123> (without init value) has a constant value of 0 in block <tm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_124> (without init value) has a constant value of 0 in block <tm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_125> (without init value) has a constant value of 0 in block <tm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_126> (without init value) has a constant value of 0 in block <tm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_127> (without init value) has a constant value of 0 in block <tm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <leddatahold<127:127>> (without init value) have a constant value of 0 in block <TM1638>.
WARNING:Xst:2404 -  FFs/Latches <leddatahold<126:126>> (without init value) have a constant value of 0 in block <TM1638>.
WARNING:Xst:2404 -  FFs/Latches <leddatahold<125:125>> (without init value) have a constant value of 0 in block <TM1638>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x8-bit ROM                                          : 6
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 41-bit adder                                          : 1
# Counters                                             : 7
 27-bit up counter                                     : 1
 4-bit up counter                                      : 6
# Registers                                            : 228
 Flip-Flops                                            : 228
# Comparators                                          : 18
 33-bit comparator greatequal                          : 4
 33-bit comparator greater                             : 4
 33-bit comparator less                                : 4
 33-bit comparator lessequal                           : 4
 41-bit comparator equal                               : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <command1_7> has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_120> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_121> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_122> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_123> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_124> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_119> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clock/r_reg_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_20> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_21> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_23> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_24> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_25> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <clock/r_reg_26> of sequential type is unconnected in block <main>.

Optimizing unit <main> ...

Optimizing unit <TM1638> ...

Optimizing unit <tao_xung1hz> ...

Optimizing unit <dem_giay> ...

Optimizing unit <dem_phut> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 5.

Final Macro Processing ...

Processing Unit <main> :
	Found 4-bit shift register for signal <tm/command3_0>.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <tm/command2_0> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <tm/command1_0> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 247
 Flip-Flops                                            : 247
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 756
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 65
#      LUT2                        : 138
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 62
#      LUT3_L                      : 1
#      LUT4                        : 175
#      LUT4_D                      : 6
#      LUT4_L                      : 2
#      MUXCY                       : 199
#      VCC                         : 1
#      XORCY                       : 79
# FlipFlops/Latches                : 252
#      FD                          : 79
#      FDC                         : 12
#      FDCE                        : 12
#      FDE                         : 125
#      FDRE                        : 16
#      FDSE                        : 8
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 1
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      255  out of   4656     5%  
 Number of Slice Flip Flops:            252  out of   9312     2%  
 Number of 4 input LUTs:                477  out of   9312     5%  
    Number used as logic:               476
    Number used as Shift registers:       1
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    232     2%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_50M                            | BUFGP                  | 48    |
td/phut/clk_phut                   | NONE(td/gio/donvi_0)   | 8     |
clock/r_reg_51                     | BUFG                   | 179   |
td/xung/clko                       | NONE(td/giay/donvi_3)  | 9     |
td/giay/clk_giay                   | NONE(td/phut/donvi_3)  | 9     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rs                                 | IBUF                   | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.262ns (Maximum Frequency: 88.794MHz)
   Minimum input arrival time before clock: 5.460ns
   Maximum output required time after clock: 4.532ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50M'
  Clock period: 9.673ns (frequency: 103.381MHz)
  Total number of paths / destination ports: 5106 / 49
-------------------------------------------------------------------------
Delay:               9.673ns (Levels of Logic = 47)
  Source:            td/xung/r_reg_1 (FF)
  Destination:       td/xung/clko (FF)
  Source Clock:      clk_50M rising
  Destination Clock: clk_50M rising

  Data Path: td/xung/r_reg_1 to td/xung/clko
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  td/xung/r_reg_1 (td/xung/r_reg_1)
     LUT1:I0->O            1   0.704   0.000  td/xung/Madd_r_next_addsub0000_cy<1>_rt (td/xung/Madd_r_next_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  td/xung/Madd_r_next_addsub0000_cy<1> (td/xung/Madd_r_next_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<2> (td/xung/Madd_r_next_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<3> (td/xung/Madd_r_next_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<4> (td/xung/Madd_r_next_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<5> (td/xung/Madd_r_next_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<6> (td/xung/Madd_r_next_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<7> (td/xung/Madd_r_next_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<8> (td/xung/Madd_r_next_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<9> (td/xung/Madd_r_next_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<10> (td/xung/Madd_r_next_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<11> (td/xung/Madd_r_next_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<12> (td/xung/Madd_r_next_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<13> (td/xung/Madd_r_next_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<14> (td/xung/Madd_r_next_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<15> (td/xung/Madd_r_next_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<16> (td/xung/Madd_r_next_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<17> (td/xung/Madd_r_next_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<18> (td/xung/Madd_r_next_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<19> (td/xung/Madd_r_next_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<20> (td/xung/Madd_r_next_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<21> (td/xung/Madd_r_next_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<22> (td/xung/Madd_r_next_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<23> (td/xung/Madd_r_next_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<24> (td/xung/Madd_r_next_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<25> (td/xung/Madd_r_next_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<26> (td/xung/Madd_r_next_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<27> (td/xung/Madd_r_next_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<28> (td/xung/Madd_r_next_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<29> (td/xung/Madd_r_next_addsub0000_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<30> (td/xung/Madd_r_next_addsub0000_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<31> (td/xung/Madd_r_next_addsub0000_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<32> (td/xung/Madd_r_next_addsub0000_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<33> (td/xung/Madd_r_next_addsub0000_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<34> (td/xung/Madd_r_next_addsub0000_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<35> (td/xung/Madd_r_next_addsub0000_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<36> (td/xung/Madd_r_next_addsub0000_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<37> (td/xung/Madd_r_next_addsub0000_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Madd_r_next_addsub0000_cy<38> (td/xung/Madd_r_next_addsub0000_cy<38>)
     XORCY:CI->O           1   0.804   0.499  td/xung/Madd_r_next_addsub0000_xor<39> (td/xung/r_next_addsub0000<39>)
     LUT2:I1->O            2   0.704   0.451  td/xung/r_next<39>1 (td/xung/r_next<39>)
     LUT4:I3->O            1   0.704   0.000  td/xung/Mcompar_clko_cmp_eq0000_lut<6> (td/xung/Mcompar_clko_cmp_eq0000_lut<6>)
     MUXCY:S->O            1   0.464   0.000  td/xung/Mcompar_clko_cmp_eq0000_cy<6> (td/xung/Mcompar_clko_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Mcompar_clko_cmp_eq0000_cy<7> (td/xung/Mcompar_clko_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Mcompar_clko_cmp_eq0000_cy<8> (td/xung/Mcompar_clko_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  td/xung/Mcompar_clko_cmp_eq0000_cy<9> (td/xung/Mcompar_clko_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.331   0.420  td/xung/Mcompar_clko_cmp_eq0000_cy<10> (td/xung/Mcompar_clko_cmp_eq0000_cy<10>)
     FDE:CE                    0.555          td/xung/clko
    ----------------------------------------
    Total                      9.673ns (7.681ns logic, 1.992ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'td/phut/clk_phut'
  Clock period: 3.545ns (frequency: 282.087MHz)
  Total number of paths / destination ports: 42 / 12
-------------------------------------------------------------------------
Delay:               3.545ns (Levels of Logic = 1)
  Source:            td/gio/donvi_1 (FF)
  Destination:       td/gio/chuc_0 (FF)
  Source Clock:      td/phut/clk_phut rising
  Destination Clock: td/phut/clk_phut rising

  Data Path: td/gio/donvi_1 to td/gio/chuc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   1.108  td/gio/donvi_1 (td/gio/donvi_1)
     LUT4:I0->O            4   0.704   0.587  td/gio/donvi_cmp_eq00001 (td/gio/donvi_cmp_eq0000)
     FDCE:CE                   0.555          td/gio/chuc_0
    ----------------------------------------
    Total                      3.545ns (1.850ns logic, 1.695ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock/r_reg_51'
  Clock period: 11.262ns (frequency: 88.794MHz)
  Total number of paths / destination ports: 159422 / 346
-------------------------------------------------------------------------
Delay:               11.262ns (Levels of Logic = 40)
  Source:            tm/cs_26 (FF)
  Destination:       tm/cs_31 (FF)
  Source Clock:      clock/r_reg_51 rising
  Destination Clock: clock/r_reg_51 rising

  Data Path: tm/cs_26 to tm/cs_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.591   1.057  tm/cs_26 (tm/cs_26)
     LUT2:I0->O            1   0.704   0.000  tm/old_cs_6_cmp_eq00001_wg_lut<0> (tm/old_cs_6_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  tm/old_cs_6_cmp_eq00001_wg_cy<0> (tm/old_cs_6_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  tm/old_cs_6_cmp_eq00001_wg_cy<1> (tm/old_cs_6_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  tm/old_cs_6_cmp_eq00001_wg_cy<2> (tm/old_cs_6_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  tm/old_cs_6_cmp_eq00001_wg_cy<3> (tm/old_cs_6_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  tm/old_cs_6_cmp_eq00001_wg_cy<4> (tm/old_cs_6_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  tm/old_cs_6_cmp_eq00001_wg_cy<5> (tm/old_cs_6_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O           5   0.459   0.637  tm/old_cs_6_cmp_eq00001_wg_cy<6> (tm/old_cs_6_cmp_eq00001_wg_cy<6>)
     LUT4_D:I3->O         20   0.704   1.137  tm/old_cs_6_cmp_eq00001 (tm/old_cs_6_cmp_eq0000)
     LUT4:I2->O            5   0.704   0.637  tm/_old_cs_6<10>1139_SW1 (N143)
     LUT4:I3->O            1   0.704   0.000  tm/_old_cs_6<3>1 (tm/_old_cs_6<3>)
     MUXCY:S->O            1   0.464   0.000  tm/Madd_cs_add0000_cy<3> (tm/Madd_cs_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<4> (tm/Madd_cs_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<5> (tm/Madd_cs_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<6> (tm/Madd_cs_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<7> (tm/Madd_cs_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<8> (tm/Madd_cs_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<9> (tm/Madd_cs_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<10> (tm/Madd_cs_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<11> (tm/Madd_cs_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<12> (tm/Madd_cs_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<13> (tm/Madd_cs_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<14> (tm/Madd_cs_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<15> (tm/Madd_cs_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<16> (tm/Madd_cs_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<17> (tm/Madd_cs_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<18> (tm/Madd_cs_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<19> (tm/Madd_cs_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<20> (tm/Madd_cs_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<21> (tm/Madd_cs_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<22> (tm/Madd_cs_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<23> (tm/Madd_cs_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<24> (tm/Madd_cs_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<25> (tm/Madd_cs_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<26> (tm/Madd_cs_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<27> (tm/Madd_cs_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<28> (tm/Madd_cs_add0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  tm/Madd_cs_add0000_cy<29> (tm/Madd_cs_add0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  tm/Madd_cs_add0000_cy<30> (tm/Madd_cs_add0000_cy<30>)
     XORCY:CI->O           1   0.804   0.000  tm/Madd_cs_add0000_xor<31> (tm/cs_add0000<31>)
     FD:D                      0.308          tm/cs_31
    ----------------------------------------
    Total                     11.262ns (7.794ns logic, 3.468ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'td/xung/clko'
  Clock period: 5.871ns (frequency: 170.329MHz)
  Total number of paths / destination ports: 50 / 14
-------------------------------------------------------------------------
Delay:               5.871ns (Levels of Logic = 3)
  Source:            td/giay/donvi_3 (FF)
  Destination:       td/giay/clk_giay (FF)
  Source Clock:      td/xung/clko rising
  Destination Clock: td/xung/clko rising

  Data Path: td/giay/donvi_3 to td/giay/clk_giay
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.591   1.057  td/giay/donvi_3 (td/giay/donvi_3)
     LUT4:I0->O            5   0.704   0.712  td/giay/clk_giay_and000021 (td/giay/donvi_cmp_eq0000)
     LUT3:I1->O            1   0.704   0.424  td/giay/clk_giay_and0000_SW0 (N9)
     LUT4:I3->O            1   0.704   0.420  td/giay/clk_giay_and0000 (td/giay/clk_giay_and0000)
     FDE:CE                    0.555          td/giay/clk_giay
    ----------------------------------------
    Total                      5.871ns (3.258ns logic, 2.613ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'td/giay/clk_giay'
  Clock period: 5.871ns (frequency: 170.329MHz)
  Total number of paths / destination ports: 50 / 14
-------------------------------------------------------------------------
Delay:               5.871ns (Levels of Logic = 3)
  Source:            td/phut/donvi_3 (FF)
  Destination:       td/phut/clk_phut (FF)
  Source Clock:      td/giay/clk_giay rising
  Destination Clock: td/giay/clk_giay rising

  Data Path: td/phut/donvi_3 to td/phut/clk_phut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.591   1.057  td/phut/donvi_3 (td/phut/donvi_3)
     LUT4:I0->O            5   0.704   0.712  td/phut/clk_phut_and000021 (td/phut/donvi_cmp_eq0000)
     LUT3:I1->O            1   0.704   0.424  td/phut/clk_phut_and0000_SW0 (N7)
     LUT4:I3->O            1   0.704   0.420  td/phut/clk_phut_and0000 (td/phut/clk_phut_and0000)
     FDE:CE                    0.555          td/phut/clk_phut
    ----------------------------------------
    Total                      5.871ns (3.258ns logic, 2.613ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'td/xung/clko'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.460ns (Levels of Logic = 3)
  Source:            rs (PAD)
  Destination:       td/giay/clk_giay (FF)
  Destination Clock: td/xung/clko rising

  Data Path: rs to td/giay/clk_giay
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.218   1.435  rs_IBUF (rs_IBUF)
     LUT3:I0->O            1   0.704   0.424  td/giay/clk_giay_and0000_SW0 (N9)
     LUT4:I3->O            1   0.704   0.420  td/giay/clk_giay_and0000 (td/giay/clk_giay_and0000)
     FDE:CE                    0.555          td/giay/clk_giay
    ----------------------------------------
    Total                      5.460ns (3.181ns logic, 2.279ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'td/giay/clk_giay'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.460ns (Levels of Logic = 3)
  Source:            rs (PAD)
  Destination:       td/phut/clk_phut (FF)
  Destination Clock: td/giay/clk_giay rising

  Data Path: rs to td/phut/clk_phut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.218   1.435  rs_IBUF (rs_IBUF)
     LUT3:I0->O            1   0.704   0.424  td/phut/clk_phut_and0000_SW0 (N7)
     LUT4:I3->O            1   0.704   0.420  td/phut/clk_phut_and0000 (td/phut/clk_phut_and0000)
     FDE:CE                    0.555          td/phut/clk_phut
    ----------------------------------------
    Total                      5.460ns (3.181ns logic, 2.279ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock/r_reg_51'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.532ns (Levels of Logic = 1)
  Source:            tm/clk (FF)
  Destination:       clk (PAD)
  Source Clock:      clock/r_reg_51 rising

  Data Path: tm/clk to clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.591   0.669  tm/clk (tm/clk)
     OBUF:I->O                 3.272          clk_OBUF (clk)
    ----------------------------------------
    Total                      4.532ns (3.863ns logic, 0.669ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.67 secs
 
--> 

Total memory usage is 4514120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    3 (   0 filtered)

