rc file Version 1.0

[Design]
COMPILE_PATH=/home/ecelrc/students/aak3265/Spring2026/pset4
VCS_HOME=/usr/local/packages/synopsys_2022/vcs/T-2022.06/
VERDI_HOME=
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=timeunit if_id_pr id_rr_pr rr_ex_pr ex_m_pr mem_wb_pr fetch_stage decode_stage register_read_stage execute_stage dependency_logic_tb 
OPTION=-ssz -ssv -ssy 
ELAB_OPTION=-ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
