#include "nsa_compress_paged_cache_nvidia.cuh"

#include "../../../devices/nvidia/nvidia_common.cuh"
#include "../../../devices/nvidia/nvidia_kernel_common.cuh"

#include <cstdint>
#include <cuda_bf16.h>
#include <cuda_fp16.h>
#include <cuda_runtime.h>

#include "../cuda/kernel.cuh"

namespace op::nsa_compress_paged_cache::nvidia {

namespace {

template <typename Tindex, typename Tdata>
INFINIOP_CUDA_KERNEL launchNsaCompressPagedCacheHd128(
    Tdata *k_cmp,
    Tdata *v_cmp,
    const Tdata *k_cache,
    const Tdata *v_cache,
    const Tindex *block_tables,
    const Tindex *cache_lens,
    size_t max_num_blocks_per_seq,
    size_t page_block_size,
    size_t subblocks_per_page,
    int nsa_block_size,
    int update_last_only,
    ptrdiff_t k_cmp_block_stride,
    ptrdiff_t k_cmp_head_stride,
    ptrdiff_t v_cmp_block_stride,
    ptrdiff_t v_cmp_head_stride,
    ptrdiff_t k_cache_batch_stride,
    ptrdiff_t k_cache_head_stride,
    ptrdiff_t k_cache_row_stride,
    ptrdiff_t v_cache_batch_stride,
    ptrdiff_t v_cache_head_stride,
    ptrdiff_t v_cache_row_stride,
    ptrdiff_t block_table_batch_stride,
    ptrdiff_t cache_lens_stride) {
    op::nsa_compress_paged_cache::cuda::compressPagedCacheKernel<Tindex, Tdata>(
        k_cmp, v_cmp, k_cache, v_cache, block_tables, cache_lens, max_num_blocks_per_seq,
        page_block_size, subblocks_per_page, nsa_block_size, update_last_only, k_cmp_block_stride, k_cmp_head_stride,
        v_cmp_block_stride, v_cmp_head_stride, k_cache_batch_stride, k_cache_head_stride,
        k_cache_row_stride, v_cache_batch_stride, v_cache_head_stride, v_cache_row_stride,
        block_table_batch_stride, cache_lens_stride);
}

template <typename Tindex, typename Tdata>
infiniStatus_t launchTyped(
    void *k_cmp,
    void *v_cmp,
    const void *k_cache,
    const void *v_cache,
    const void *block_tables,
    const void *cache_lens,
    const NsaCompressPagedCacheInfo &info,
    cudaStream_t stream) {
    const size_t max_nsa_blocks = info.update_last_only ? 1 : (info.max_num_blocks_per_seq * info.page_block_size + info.nsa_block_size - 1) / info.nsa_block_size;
    dim3 grid(info.num_seqs, max_nsa_blocks, info.num_kv_heads);
    dim3 block(128);
    launchNsaCompressPagedCacheHd128<Tindex, Tdata><<<grid, block, 0, stream>>>(
        static_cast<Tdata *>(k_cmp),
        static_cast<Tdata *>(v_cmp),
        static_cast<const Tdata *>(k_cache),
        static_cast<const Tdata *>(v_cache),
        static_cast<const Tindex *>(block_tables),
        static_cast<const Tindex *>(cache_lens),
        info.max_num_blocks_per_seq,
        info.page_block_size,
        info.subblocks_per_page,
        info.nsa_block_size,
        info.update_last_only,
        info.k_cmp_block_stride,
        info.k_cmp_head_stride,
        info.v_cmp_block_stride,
        info.v_cmp_head_stride,
        info.k_cache_batch_stride,
        info.k_cache_head_stride,
        info.k_cache_row_stride,
        info.v_cache_batch_stride,
        info.v_cache_head_stride,
        info.v_cache_row_stride,
        info.block_table_batch_stride,
        info.cache_lens_stride);
    return INFINI_STATUS_SUCCESS;
}

} // namespace

struct Descriptor::Opaque {
    std::shared_ptr<device::nvidia::Handle::Internal> internal;
};

Descriptor::~Descriptor() {
    delete _opaque;
}

infiniStatus_t Descriptor::create(
    infiniopHandle_t handle,
    Descriptor **desc_ptr,
    infiniopTensorDescriptor_t k_cmp_desc,
    infiniopTensorDescriptor_t v_cmp_desc,
    infiniopTensorDescriptor_t k_cache_desc,
    infiniopTensorDescriptor_t v_cache_desc,
    infiniopTensorDescriptor_t block_tables_desc,
    infiniopTensorDescriptor_t cache_lens_desc,
    int nsa_block_size,
    int update_last_only) {
    auto info_res = NsaCompressPagedCacheInfo::create(
        k_cmp_desc, v_cmp_desc, k_cache_desc, v_cache_desc, block_tables_desc, cache_lens_desc, nsa_block_size, update_last_only);
    CHECK_RESULT(info_res);
    *desc_ptr = new Descriptor(
        new Opaque{reinterpret_cast<device::nvidia::Handle *>(handle)->internal()},
        info_res.take(), 0, handle->device, handle->device_id);
    return INFINI_STATUS_SUCCESS;
}

infiniStatus_t Descriptor::calculate(
    void *workspace,
    size_t workspace_size,
    void *k_cmp,
    void *v_cmp,
    const void *k_cache,
    const void *v_cache,
    const void *block_tables,
    const void *cache_lens,
    void *stream_) const {
    (void)workspace;
    (void)workspace_size;
    auto stream = static_cast<cudaStream_t>(stream_);
    if (_info.dtype == INFINI_DTYPE_F16) {
        if (_info.index_dtype == INFINI_DTYPE_I64) {
            return launchTyped<int64_t, __half>(k_cmp, v_cmp, k_cache, v_cache, block_tables, cache_lens, _info, stream);
        }
        if (_info.index_dtype == INFINI_DTYPE_I32) {
            return launchTyped<int32_t, __half>(k_cmp, v_cmp, k_cache, v_cache, block_tables, cache_lens, _info, stream);
        }
        return launchTyped<uint32_t, __half>(k_cmp, v_cmp, k_cache, v_cache, block_tables, cache_lens, _info, stream);
    }
    if (_info.index_dtype == INFINI_DTYPE_I64) {
        return launchTyped<int64_t, __nv_bfloat16>(k_cmp, v_cmp, k_cache, v_cache, block_tables, cache_lens, _info, stream);
    }
    if (_info.index_dtype == INFINI_DTYPE_I32) {
        return launchTyped<int32_t, __nv_bfloat16>(k_cmp, v_cmp, k_cache, v_cache, block_tables, cache_lens, _info, stream);
    }
    return launchTyped<uint32_t, __nv_bfloat16>(k_cmp, v_cmp, k_cache, v_cache, block_tables, cache_lens, _info, stream);
}

} // namespace op::nsa_compress_paged_cache::nvidia
