 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Fri Mar 20 04:25:40 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 36.03%

  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3011     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.2283   0.0000   0.3011 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0290   0.2047   0.5058 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   2.1314   0.0000   0.5058 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5058 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   2.1314      0.0000     0.5058 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5058 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   2.1314   0.0000   0.5058 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0290   0.0000 &   0.5058 f
  data arrival time                                                                    0.5058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3538 r
  library hold time                                                         0.0164     0.3702
  data required time                                                                   0.3702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3702
  data arrival time                                                                   -0.5058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1357


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3011     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.2283   0.0000   0.3011 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0314   0.2067   0.5078 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   3.1782   0.0000   0.5078 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5078 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   3.1782      0.0000     0.5078 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5078 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   3.1782   0.0000   0.5078 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0314   0.0000 &   0.5078 f
  data arrival time                                                                    0.5078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.3538 r
  library hold time                                                         0.0158     0.3696
  data required time                                                                   0.3696
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3696
  data arrival time                                                                   -0.5078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1382


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.2282   0.0000   0.3010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0341   0.2089   0.5099 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   4.3615   0.0000   0.5099 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.5099 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   4.3615       0.0000     0.5099 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.5099 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   4.3615   0.0000   0.5099 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0341   0.0001 &   0.5100 f
  data arrival time                                                                    0.5100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0038     0.3535
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3535 r
  library hold time                                                         0.0152     0.3687
  data required time                                                                   0.3687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3687
  data arrival time                                                                   -0.5100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1413


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.2282   0.0000   0.3010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0393   0.2131   0.5141 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   6.5966   0.0000   0.5141 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5141 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   6.5966       0.0000     0.5141 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5141 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   6.5966   0.0000   0.5141 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0393  -0.0041 &   0.5100 f
  data arrival time                                                                    0.5100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0038     0.3535
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3535 r
  library hold time                                                         0.0139     0.3674
  data required time                                                                   0.3674
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3674
  data arrival time                                                                   -0.5100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1426


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3011     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.2283   0.0000   0.3011 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0365   0.2108   0.5119 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   5.3662   0.0000   0.5119 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5119 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   5.3662       0.0000     0.5119 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5119 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   5.3662   0.0000   0.5119 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0365   0.0001 &   0.5120 f
  data arrival time                                                                    0.5120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3574     0.3574
  clock reconvergence pessimism                                            -0.0038     0.3536
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                         0.0146     0.3682
  data required time                                                                   0.3682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3682
  data arrival time                                                                   -0.5120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1438


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3011     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.2283   0.0000   0.3011 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0370   0.2112   0.5123 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   5.5845   0.0000   0.5123 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.5123 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   5.5845       0.0000     0.5123 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.5123 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   5.5845   0.0000   0.5123 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0370   0.0001 &   0.5124 f
  data arrival time                                                                    0.5124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0038     0.3534
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3534 r
  library hold time                                                         0.0145     0.3679
  data required time                                                                   0.3679
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3679
  data arrival time                                                                   -0.5124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1445


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.2282   0.0000   0.3010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0381   0.2121   0.5131 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   6.0589   0.0000   0.5131 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5131 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   6.0589       0.0000     0.5131 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5131 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   6.0589   0.0000   0.5131 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0381   0.0001 &   0.5132 f
  data arrival time                                                                    0.5132

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0038     0.3536
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                         0.0142     0.3678
  data required time                                                                   0.3678
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3678
  data arrival time                                                                   -0.5132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1454


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1524   0.0000    0.3500 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0302    0.1992     0.5491 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.5622      0.0000     0.5491 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5491 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.5622              0.0000     0.5491 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5491 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.5622           0.0000     0.5491 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0302   0.0000 &   0.5492 f
  data arrival time                                                                    0.5492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0021     0.3745
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3745 r
  library hold time                                                         0.0178     0.3923
  data required time                                                                   0.3923
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3923
  data arrival time                                                                   -0.5492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1569


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3011     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.2283   0.0000   0.3011 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0322   0.1879   0.4891 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   2.3038   0.0000   0.4891 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.4891 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   2.3038      0.0000     0.4891 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.4891 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   2.3038   0.0000   0.4891 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0322   0.0000 &   0.4891 r
  data arrival time                                                                    0.4891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3538 r
  library hold time                                                        -0.0247     0.3291
  data required time                                                                   0.3291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3291
  data arrival time                                                                   -0.4891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1600


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1726   0.0000    0.3305 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0341    0.2041     0.5346 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2   4.2778      0.0000     0.5346 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.5346 f
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)   4.2778            0.0000     0.5346 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.5346 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)   4.2778           0.0000     0.5346 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0341   0.0000 &   0.5346 f
  data arrival time                                                                    0.5346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0021     0.3555
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.3555 r
  library hold time                                                         0.0170     0.3726
  data required time                                                                   0.3726
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3726
  data arrival time                                                                   -0.5346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1621


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3011     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.2283   0.0000   0.3011 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0351   0.1899   0.4910 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   3.3506   0.0000   0.4910 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.4910 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   3.3506      0.0000     0.4910 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.4910 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   3.3506   0.0000   0.4910 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0351   0.0000 &   0.4910 r
  data arrival time                                                                    0.4910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.3538 r
  library hold time                                                        -0.0256     0.3282
  data required time                                                                   0.3282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3282
  data arrival time                                                                   -0.4910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1628


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3013     0.3013
  core/be/be_calculator/comp_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.2324   0.0000    0.3013 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0286    0.2048     0.5060 f
  core/be/be_calculator/comp_stage_reg/data_o[99] (net)     1   1.9865      0.0000     0.5060 f
  core/be/be_calculator/comp_stage_reg/data_o[99] (bsg_dff_width_p320_0)    0.0000     0.5060 f
  core/be/be_calculator/comp_stage_r_1__35_ (net)       1.9865              0.0000     0.5060 f
  core/be/be_calculator/comp_stage_mux/data0_i[163] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5060 f
  core/be/be_calculator/comp_stage_mux/data0_i[163] (net)   1.9865          0.0000     0.5060 f
  core/be/be_calculator/comp_stage_mux/U36/INP (NBUFFX2)          0.0286    0.0000 &   0.5060 f
  core/be/be_calculator/comp_stage_mux/U36/Z (NBUFFX2)            0.0246    0.0475     0.5536 f
  core/be/be_calculator/comp_stage_mux/data_o[163] (net)     3   5.8391     0.0000     0.5536 f
  core/be/be_calculator/comp_stage_mux/data_o[163] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5536 f
  core/be/be_calculator/comp_stage_n[99] (net)          5.8391              0.0000     0.5536 f
  core/be/be_calculator/comp_stage_reg/data_i[163] (bsg_dff_width_p320_0)   0.0000     0.5536 f
  core/be/be_calculator/comp_stage_reg/data_i[163] (net)   5.8391           0.0000     0.5536 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_163_/D (DFFX1)   0.0246   0.0000 &   0.5536 f
  data arrival time                                                                    0.5536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  clock reconvergence pessimism                                            -0.0038     0.3692
  core/be/be_calculator/comp_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3692 r
  library hold time                                                         0.0200     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.5536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1644


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.2282   0.0000   0.3010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0383   0.1920   0.4931 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   4.5339   0.0000   0.4931 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.4931 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   4.5339       0.0000     0.4931 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.4931 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   4.5339   0.0000   0.4931 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0383   0.0001 &   0.4931 r
  data arrival time                                                                    0.4931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0038     0.3535
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3535 r
  library hold time                                                        -0.0266     0.3269
  data required time                                                                   0.3269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3269
  data arrival time                                                                   -0.4931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1662


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3023     0.3023
  core/be/be_calculator/comp_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.2324   0.0000    0.3023 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0295    0.2055     0.5078 f
  core/be/be_calculator/comp_stage_reg/data_o[68] (net)     1   2.3800      0.0000     0.5078 f
  core/be/be_calculator/comp_stage_reg/data_o[68] (bsg_dff_width_p320_0)    0.0000     0.5078 f
  core/be/be_calculator/comp_stage_r_1__4_ (net)        2.3800              0.0000     0.5078 f
  core/be/be_calculator/comp_stage_mux/data0_i[132] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5078 f
  core/be/be_calculator/comp_stage_mux/data0_i[132] (net)   2.3800          0.0000     0.5078 f
  core/be/be_calculator/comp_stage_mux/U5/INP (NBUFFX2)           0.0295    0.0000 &   0.5079 f
  core/be/be_calculator/comp_stage_mux/U5/Z (NBUFFX2)             0.0249    0.0480     0.5558 f
  core/be/be_calculator/comp_stage_mux/data_o[132] (net)     3   6.0616     0.0000     0.5558 f
  core/be/be_calculator/comp_stage_mux/data_o[132] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5558 f
  core/be/be_calculator/comp_stage_n[68] (net)          6.0616              0.0000     0.5558 f
  core/be/be_calculator/comp_stage_reg/data_i[132] (bsg_dff_width_p320_0)   0.0000     0.5558 f
  core/be/be_calculator/comp_stage_reg/data_i[132] (net)   6.0616           0.0000     0.5558 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_132_/D (DFFX1)   0.0249   0.0000 &   0.5559 f
  data arrival time                                                                    0.5559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3726     0.3726
  clock reconvergence pessimism                                            -0.0038     0.3688
  core/be/be_calculator/comp_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                         0.0199     0.3887
  data required time                                                                   0.3887
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3887
  data arrival time                                                                   -0.5559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1672


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.2282   0.0000   0.3010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0443   0.1961   0.4971 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   6.7690   0.0000   0.4971 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.4971 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   6.7690       0.0000     0.4971 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.4971 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   6.7690   0.0000   0.4971 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0443  -0.0039 &   0.4931 r
  data arrival time                                                                    0.4931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0038     0.3535
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3535 r
  library hold time                                                        -0.0285     0.3250
  data required time                                                                   0.3250
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3250
  data arrival time                                                                   -0.4931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1681


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0362   0.1886     0.4806 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.7866     0.0000     0.4806 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4806 r
  core/be/be_calculator/wb_pkt_o[60] (net)              3.7866              0.0000     0.4806 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4806 r
  core/be/wb_pkt[60] (net)                              3.7866              0.0000     0.4806 r
  core/be/icc_place45/INP (NBUFFX8)                               0.0362    0.0000 &   0.4806 r
  core/be/icc_place45/Z (NBUFFX8)                                 0.0472    0.0773 @   0.5580 r
  core/be/n45 (net)                             5      33.6562              0.0000     0.5580 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5580 r
  core/be/be_checker/wb_pkt_i[60] (net)                33.6562              0.0000     0.5580 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5580 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      33.6562              0.0000     0.5580 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5580 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  33.6562     0.0000     0.5580 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5580 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  33.6562   0.0000     0.5580 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0342  -0.0062 @   0.5517 r d 
  data arrival time                                                                    0.5517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1682


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3011     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.2283   0.0000   0.3011 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0410   0.1939   0.4949 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   5.5386   0.0000   0.4949 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.4949 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   5.5386       0.0000     0.4949 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.4949 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   5.5386   0.0000   0.4949 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0410   0.0001 &   0.4950 r
  data arrival time                                                                    0.4950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3574     0.3574
  clock reconvergence pessimism                                            -0.0038     0.3536
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                        -0.0274     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.4950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1689


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0362   0.1886     0.4806 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.7866     0.0000     0.4806 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4806 r
  core/be/be_calculator/wb_pkt_o[60] (net)              3.7866              0.0000     0.4806 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4806 r
  core/be/wb_pkt[60] (net)                              3.7866              0.0000     0.4806 r
  core/be/icc_place45/INP (NBUFFX8)                               0.0362    0.0000 &   0.4806 r
  core/be/icc_place45/Z (NBUFFX8)                                 0.0472    0.0773 @   0.5580 r
  core/be/n45 (net)                             5      33.6562              0.0000     0.5580 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5580 r
  core/be/be_checker/wb_pkt_i[60] (net)                33.6562              0.0000     0.5580 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5580 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      33.6562              0.0000     0.5580 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5580 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  33.6562     0.0000     0.5580 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5580 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  33.6562   0.0000     0.5580 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0342  -0.0064 @   0.5515 r d 
  data arrival time                                                                    0.5515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1696


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3011     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.2283   0.0000   0.3011 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0416   0.1943   0.4954 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   5.7569   0.0000   0.4954 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.4954 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   5.7569       0.0000     0.4954 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.4954 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   5.7569   0.0000   0.4954 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0416   0.0001 &   0.4955 r
  data arrival time                                                                    0.4955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0038     0.3534
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3534 r
  library hold time                                                        -0.0276     0.3258
  data required time                                                                   0.3258
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3258
  data arrival time                                                                   -0.4955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1696


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.2025   0.0000   0.2919 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0383   0.1900     0.4819 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   4.5394     0.0000     0.4819 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4819 r
  core/be/be_calculator/wb_pkt_o[54] (net)              4.5394              0.0000     0.4819 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4819 r
  core/be/wb_pkt[54] (net)                              4.5394              0.0000     0.4819 r
  core/be/icc_place91/INP (NBUFFX8)                               0.0383    0.0000 &   0.4819 r
  core/be/icc_place91/Z (NBUFFX8)                                 0.0475    0.0777 @   0.5596 r
  core/be/n91 (net)                             5      33.4214              0.0000     0.5596 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5596 r
  core/be/be_checker/wb_pkt_i[54] (net)                33.4214              0.0000     0.5596 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5596 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      33.4214              0.0000     0.5596 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5596 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  33.4214     0.0000     0.5596 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5596 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  33.4214   0.0000     0.5596 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0345  -0.0063 @   0.5533 r d 
  data arrival time                                                                    0.5533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1698


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.2282   0.0000   0.3010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0429   0.1951   0.4961 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   6.2313   0.0000   0.4961 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.4961 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   6.2313       0.0000     0.4961 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.4961 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   6.2313   0.0000   0.4961 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0429   0.0001 &   0.4963 r
  data arrival time                                                                    0.4963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0038     0.3536
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                        -0.0280     0.3256
  data required time                                                                   0.3256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3256
  data arrival time                                                                   -0.4963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1707


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.2025   0.0000   0.2919 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0383   0.1900     0.4819 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   4.5394     0.0000     0.4819 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4819 r
  core/be/be_calculator/wb_pkt_o[54] (net)              4.5394              0.0000     0.4819 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4819 r
  core/be/wb_pkt[54] (net)                              4.5394              0.0000     0.4819 r
  core/be/icc_place91/INP (NBUFFX8)                               0.0383    0.0000 &   0.4819 r
  core/be/icc_place91/Z (NBUFFX8)                                 0.0475    0.0777 @   0.5596 r
  core/be/n91 (net)                             5      33.4214              0.0000     0.5596 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5596 r
  core/be/be_checker/wb_pkt_i[54] (net)                33.4214              0.0000     0.5596 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5596 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      33.4214              0.0000     0.5596 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5596 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  33.4214     0.0000     0.5596 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5596 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  33.4214   0.0000     0.5596 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0345  -0.0068 @   0.5528 r d 
  data arrival time                                                                    0.5528

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1709


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  core/be/be_calculator/comp_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.0615   0.0000    0.3270 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0300    0.1865     0.5135 f
  core/be/be_calculator/comp_stage_reg/data_o[98] (net)     1   2.4532      0.0000     0.5135 f
  core/be/be_calculator/comp_stage_reg/data_o[98] (bsg_dff_width_p320_0)    0.0000     0.5135 f
  core/be/be_calculator/comp_stage_r_1__34_ (net)       2.4532              0.0000     0.5135 f
  core/be/be_calculator/comp_stage_mux/data0_i[162] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5135 f
  core/be/be_calculator/comp_stage_mux/data0_i[162] (net)   2.4532          0.0000     0.5135 f
  core/be/be_calculator/comp_stage_mux/U35/INP (NBUFFX2)          0.0300    0.0000 &   0.5135 f
  core/be/be_calculator/comp_stage_mux/U35/Z (NBUFFX2)            0.0240    0.0474     0.5609 f
  core/be/be_calculator/comp_stage_mux/data_o[162] (net)     3   5.3954     0.0000     0.5609 f
  core/be/be_calculator/comp_stage_mux/data_o[162] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5609 f
  core/be/be_calculator/comp_stage_n[98] (net)          5.3954              0.0000     0.5609 f
  core/be/be_calculator/comp_stage_reg/data_i[162] (bsg_dff_width_p320_0)   0.0000     0.5609 f
  core/be/be_calculator/comp_stage_reg/data_i[162] (net)   5.3954           0.0000     0.5609 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_162_/D (DFFX1)   0.0240   0.0000 &   0.5609 f
  data arrival time                                                                    0.5609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                            -0.0031     0.3697
  core/be/be_calculator/comp_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3697 r
  library hold time                                                         0.0201     0.3898
  data required time                                                                   0.3898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3898
  data arrival time                                                                   -0.5609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1711


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_127_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  core/be/be_calculator/comp_stage_reg/data_r_reg_127_/CLK (DFFX1)   0.0615   0.0000   0.3263 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_127_/Q (DFFX1)   0.0291   0.1858     0.5121 f
  core/be/be_calculator/comp_stage_reg/data_o[127] (net)     1   2.0716     0.0000     0.5121 f
  core/be/be_calculator/comp_stage_reg/data_o[127] (bsg_dff_width_p320_0)   0.0000     0.5121 f
  core/be/be_calculator/comp_stage_r_1__63_ (net)       2.0716              0.0000     0.5121 f
  core/be/be_calculator/comp_stage_mux/data0_i[191] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5121 f
  core/be/be_calculator/comp_stage_mux/data0_i[191] (net)   2.0716          0.0000     0.5121 f
  core/be/be_calculator/comp_stage_mux/U64/INP (NBUFFX2)          0.0291    0.0000 &   0.5121 f
  core/be/be_calculator/comp_stage_mux/U64/Z (NBUFFX2)            0.0257    0.0485     0.5606 f
  core/be/be_calculator/comp_stage_mux/data_o[191] (net)     3   6.7049     0.0000     0.5606 f
  core/be/be_calculator/comp_stage_mux/data_o[191] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5606 f
  core/be/be_calculator/comp_stage_n[127] (net)         6.7049              0.0000     0.5606 f
  core/be/be_calculator/comp_stage_reg/data_i[191] (bsg_dff_width_p320_0)   0.0000     0.5606 f
  core/be/be_calculator/comp_stage_reg/data_i[191] (net)   6.7049           0.0000     0.5606 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_191_/D (DFFX1)   0.0257   0.0001 &   0.5607 f
  data arrival time                                                                    0.5607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                            -0.0031     0.3697
  core/be/be_calculator/comp_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3697 r
  library hold time                                                         0.0197     0.3894
  data required time                                                                   0.3894
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3894
  data arrival time                                                                   -0.5607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1713


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_279_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3392     0.3392
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)   0.1312   0.0000   0.3392 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/Q (DFFX1)   0.0608   0.2196     0.5588 f
  core/be/be_calculator/calc_stage_reg/data_o[196] (net)     3  16.0013     0.0000     0.5588 f
  core/be/be_calculator/calc_stage_reg/data_o[196] (bsg_dff_width_p415_0)   0.0000     0.5588 f
  core/be/be_calculator/commit_pkt_o[18] (net)         16.0013              0.0000     0.5588 f
  core/be/be_calculator/calc_stage_reg/data_i[279] (bsg_dff_width_p415_0)   0.0000     0.5588 f
  core/be/be_calculator/calc_stage_reg/data_i[279] (net)  16.0013           0.0000     0.5588 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/D (DFFX1)   0.0608  -0.0016 &   0.5571 f
  data arrival time                                                                    0.5571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  clock reconvergence pessimism                                            -0.0031     0.3664
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/CLK (DFFX1)          0.0000     0.3664 r
  library hold time                                                         0.0159     0.3823
  data required time                                                                   0.3823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3823
  data arrival time                                                                   -0.5571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1748


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0449   0.1944     0.4864 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   6.9690     0.0000     0.4864 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4864 r
  core/be/be_calculator/wb_pkt_o[57] (net)              6.9690              0.0000     0.4864 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4864 r
  core/be/wb_pkt[57] (net)                              6.9690              0.0000     0.4864 r
  core/be/icc_place39/INP (NBUFFX16)                              0.0449    0.0001 &   0.4865 r
  core/be/icc_place39/Z (NBUFFX16)                                0.0445    0.0758 @   0.5623 r
  core/be/n39 (net)                             5      40.5754              0.0000     0.5623 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5623 r
  core/be/be_checker/wb_pkt_i[57] (net)                40.5754              0.0000     0.5623 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5623 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      40.5754              0.0000     0.5623 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5623 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  40.5754     0.0000     0.5623 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5623 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  40.5754   0.0000     0.5623 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0445  -0.0037 @   0.5586 r d 
  data arrival time                                                                    0.5586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1752


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0449   0.1944     0.4864 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   6.9690     0.0000     0.4864 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4864 r
  core/be/be_calculator/wb_pkt_o[57] (net)              6.9690              0.0000     0.4864 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4864 r
  core/be/wb_pkt[57] (net)                              6.9690              0.0000     0.4864 r
  core/be/icc_place39/INP (NBUFFX16)                              0.0449    0.0001 &   0.4865 r
  core/be/icc_place39/Z (NBUFFX16)                                0.0445    0.0758 @   0.5623 r
  core/be/n39 (net)                             5      40.5754              0.0000     0.5623 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5623 r
  core/be/be_checker/wb_pkt_i[57] (net)                40.5754              0.0000     0.5623 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5623 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      40.5754              0.0000     0.5623 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5623 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  40.5754     0.0000     0.5623 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5623 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  40.5754   0.0000     0.5623 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0445  -0.0044 @   0.5579 r d 
  data arrival time                                                                    0.5579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1760


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.1473   0.0000   0.3604 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0361   0.2036   0.5639 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2   5.1157   0.0000   0.5639 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5639 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)   5.1157            0.0000     0.5639 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.5639 f
  core/be/be_checker/dispatch_pkt_o[44] (net)           5.1157              0.0000     0.5639 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.5639 f
  core/be/dispatch_pkt[44] (net)                        5.1157              0.0000     0.5639 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.5639 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)        5.1157              0.0000     0.5639 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.5639 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)   5.1157           0.0000     0.5639 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0361   0.0001 &   0.5640 f
  data arrival time                                                                    0.5640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3729     0.3729
  clock reconvergence pessimism                                            -0.0031     0.3697
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.3697 r
  library hold time                                                         0.0174     0.3871
  data required time                                                                   0.3871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3871
  data arrival time                                                                   -0.5640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1769


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.2025   0.0000   0.2922 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0473   0.1959     0.4881 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     3   7.8712     0.0000     0.4881 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4881 r
  core/be/be_calculator/wb_pkt_o[50] (net)              7.8712              0.0000     0.4881 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4881 r
  core/be/wb_pkt[50] (net)                              7.8712              0.0000     0.4881 r
  core/be/icc_place119/INP (NBUFFX8)                              0.0473    0.0000 &   0.4881 r
  core/be/icc_place119/Z (NBUFFX8)                                0.0460    0.0790 @   0.5672 r
  core/be/n153 (net)                            3      29.3000              0.0000     0.5672 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5672 r
  core/be/be_checker/wb_pkt_i[50] (net)                29.3000              0.0000     0.5672 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5672 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      29.3000              0.0000     0.5672 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5672 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  29.3000     0.0000     0.5672 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5672 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  29.3000   0.0000     0.5672 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0334  -0.0065 @   0.5607 r d 
  data arrival time                                                                    0.5607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1772


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0479   0.1962     0.4883 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3   8.0860     0.0000     0.4883 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4883 r
  core/be/be_calculator/wb_pkt_o[49] (net)              8.0860              0.0000     0.4883 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4883 r
  core/be/wb_pkt[49] (net)                              8.0860              0.0000     0.4883 r
  core/be/icc_place81/INP (NBUFFX8)                               0.0479   -0.0009 &   0.4874 r
  core/be/icc_place81/Z (NBUFFX8)                                 0.0477    0.0805 @   0.5678 r
  core/be/n81 (net)                             3      33.7464              0.0000     0.5678 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5678 r
  core/be/be_checker/wb_pkt_i[49] (net)                33.7464              0.0000     0.5678 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5678 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      33.7464              0.0000     0.5678 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5678 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  33.7464     0.0000     0.5678 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5678 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  33.7464   0.0000     0.5678 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0477  -0.0068 @   0.5611 r d 
  data arrival time                                                                    0.5611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1776


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1360   0.0000    0.3305 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0290    0.1968     0.5273 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   2.0276      0.0000     0.5273 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5273 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   2.0276   0.0000     0.5273 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5273 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   2.0276           0.0000     0.5273 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0290   0.0000 &   0.5273 f
  data arrival time                                                                    0.5273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3340
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3340 r
  library hold time                                                         0.0152     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1780


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3246     0.3246
  core/be/be_calculator/comp_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.0615   0.0000   0.3246 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0301   0.1866     0.5111 f
  core/be/be_calculator/comp_stage_reg/data_o[116] (net)     1   2.4808     0.0000     0.5111 f
  core/be/be_calculator/comp_stage_reg/data_o[116] (bsg_dff_width_p320_0)   0.0000     0.5111 f
  core/be/be_calculator/comp_stage_r_1__52_ (net)       2.4808              0.0000     0.5111 f
  core/be/be_calculator/comp_stage_mux/data0_i[180] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5111 f
  core/be/be_calculator/comp_stage_mux/data0_i[180] (net)   2.4808          0.0000     0.5111 f
  core/be/be_calculator/comp_stage_mux/U53/INP (NBUFFX2)          0.0301    0.0000 &   0.5112 f
  core/be/be_calculator/comp_stage_mux/U53/Z (NBUFFX2)            0.0239    0.0474     0.5585 f
  core/be/be_calculator/comp_stage_mux/data_o[180] (net)     3   5.3509     0.0000     0.5585 f
  core/be/be_calculator/comp_stage_mux/data_o[180] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5585 f
  core/be/be_calculator/comp_stage_n[116] (net)         5.3509              0.0000     0.5585 f
  core/be/be_calculator/comp_stage_reg/data_i[180] (bsg_dff_width_p320_0)   0.0000     0.5585 f
  core/be/be_calculator/comp_stage_reg/data_i[180] (net)   5.3509           0.0000     0.5585 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_180_/D (DFFX1)   0.0239   0.0000 &   0.5586 f
  data arrival time                                                                    0.5586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                            -0.0038     0.3632
  core/be/be_calculator/comp_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.3632 r
  library hold time                                                         0.0171     0.3803
  data required time                                                                   0.3803
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3803
  data arrival time                                                                   -0.5586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1783


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1677   0.0000    0.3353 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0292    0.1997     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   2.1816      0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5350 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   2.1816   0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   2.1816           0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0292   0.0000 &   0.5350 f
  data arrival time                                                                    0.5350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0033     0.3393
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.3393 r
  library hold time                                                         0.0174     0.3567
  data required time                                                                   0.3567
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3567
  data arrival time                                                                   -0.5350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1783


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.2025   0.0000   0.2922 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0473   0.1959     0.4881 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     3   7.8712     0.0000     0.4881 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4881 r
  core/be/be_calculator/wb_pkt_o[50] (net)              7.8712              0.0000     0.4881 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4881 r
  core/be/wb_pkt[50] (net)                              7.8712              0.0000     0.4881 r
  core/be/icc_place119/INP (NBUFFX8)                              0.0473    0.0000 &   0.4881 r
  core/be/icc_place119/Z (NBUFFX8)                                0.0460    0.0790 @   0.5672 r
  core/be/n153 (net)                            3      29.3000              0.0000     0.5672 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5672 r
  core/be/be_checker/wb_pkt_i[50] (net)                29.3000              0.0000     0.5672 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5672 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      29.3000              0.0000     0.5672 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5672 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  29.3000     0.0000     0.5672 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5672 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  29.3000   0.0000     0.5672 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0335  -0.0068 @   0.5603 r d 
  data arrival time                                                                    0.5603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1785


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1796   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0289   0.2005   0.5501 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.0494   0.0000   0.5501 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5501 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.0494      0.0000     0.5501 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5501 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.0494   0.0000   0.5501 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0289   0.0000 &   0.5501 f
  data arrival time                                                                    0.5501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3567     0.3567
  clock reconvergence pessimism                                            -0.0033     0.3533
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.3533 r
  library hold time                                                         0.0183     0.3716
  data required time                                                                   0.3716
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3716
  data arrival time                                                                   -0.5501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1785


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1527   0.0000    0.3500 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0292    0.1984     0.5484 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.1428      0.0000     0.5484 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5484 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.1428              0.0000     0.5484 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5484 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.1428           0.0000     0.5484 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0292   0.0000 &   0.5484 f
  data arrival time                                                                    0.5484

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0038     0.3535
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.3535 r
  library hold time                                                         0.0163     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.5484
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1785


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1524   0.0000    0.3495 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0291    0.1983     0.5478 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.1037      0.0000     0.5478 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5478 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.1037              0.0000     0.5478 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5478 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.1037           0.0000     0.5478 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0291   0.0000 &   0.5478 f
  data arrival time                                                                    0.5478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  clock reconvergence pessimism                                            -0.0038     0.3529
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3529 r
  library hold time                                                         0.0163     0.3692
  data required time                                                                   0.3692
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3692
  data arrival time                                                                   -0.5478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1786


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0479   0.1962     0.4883 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3   8.0860     0.0000     0.4883 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4883 r
  core/be/be_calculator/wb_pkt_o[49] (net)              8.0860              0.0000     0.4883 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4883 r
  core/be/wb_pkt[49] (net)                              8.0860              0.0000     0.4883 r
  core/be/icc_place81/INP (NBUFFX8)                               0.0479   -0.0009 &   0.4874 r
  core/be/icc_place81/Z (NBUFFX8)                                 0.0477    0.0805 @   0.5678 r
  core/be/n81 (net)                             3      33.7464              0.0000     0.5678 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5678 r
  core/be/be_checker/wb_pkt_i[49] (net)                33.7464              0.0000     0.5678 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5678 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      33.7464              0.0000     0.5678 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5678 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  33.7464     0.0000     0.5678 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5678 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  33.7464   0.0000     0.5678 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0477  -0.0073 @   0.5605 r d 
  data arrival time                                                                    0.5605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1786


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1790   0.0000   0.3505 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0290   0.2005   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.0944   0.0000   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.0944      0.0000     0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.0944   0.0000   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0290   0.0000 &   0.5510 f
  data arrival time                                                                    0.5510

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0033     0.3542
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                         0.0182     0.3724
  data required time                                                                   0.3724
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3724
  data arrival time                                                                   -0.5510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1786


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1796   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0290   0.2006   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.0925   0.0000   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.0925      0.0000     0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.0925   0.0000   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0290   0.0000 &   0.5502 f
  data arrival time                                                                    0.5502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3567     0.3567
  clock reconvergence pessimism                                            -0.0033     0.3533
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3533 r
  library hold time                                                         0.0182     0.3715
  data required time                                                                   0.3715
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3715
  data arrival time                                                                   -0.5502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1786


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1790   0.0000   0.3491 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0289   0.2004   0.5495 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.0627   0.0000   0.5495 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5495 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.0627      0.0000     0.5495 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5495 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.0627   0.0000   0.5495 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0289   0.0000 &   0.5495 f
  data arrival time                                                                    0.5495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3559     0.3559
  clock reconvergence pessimism                                            -0.0033     0.3526
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3526 r
  library hold time                                                         0.0182     0.3708
  data required time                                                                   0.3708
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3708
  data arrival time                                                                   -0.5495
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1787


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3420     0.3420
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1626   0.0000     0.3420 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0291    0.1992     0.5412 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.1236       0.0000     0.5412 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.5412 f
  core/be/be_calculator/exc_stage_r[14] (net)           2.1236              0.0000     0.5412 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.5412 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.1236             0.0000     0.5412 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0291    0.0000 &   0.5412 f
  data arrival time                                                                    0.5412

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3488     0.3488
  clock reconvergence pessimism                                            -0.0033     0.3455
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.3455 r
  library hold time                                                         0.0170     0.3625
  data required time                                                                   0.3625
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3625
  data arrival time                                                                   -0.5412
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1787


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1360   0.0000    0.3305 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0296    0.1973     0.5278 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.3000      0.0000     0.5278 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5278 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.3000   0.0000     0.5278 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5278 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.3000           0.0000     0.5278 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0296   0.0000 &   0.5279 f
  data arrival time                                                                    0.5279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                         0.0150     0.3491
  data required time                                                                   0.3491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3491
  data arrival time                                                                   -0.5279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1788


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1356   0.0000   0.3307 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0296   0.1973     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.3155     0.0000     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5280 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.3155   0.0000     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.3155           0.0000     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0296   0.0000 &   0.5280 f
  data arrival time                                                                    0.5280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                         0.0150     0.3491
  data required time                                                                   0.3491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3491
  data arrival time                                                                   -0.5280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1789


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1673   0.0000    0.3322 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0308    0.2009     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   2.8362      0.0000     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.5332 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   2.8362    0.0000     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   2.8362           0.0000     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0308   0.0000 &   0.5332 f
  data arrival time                                                                    0.5332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  clock reconvergence pessimism                                            -0.0033     0.3372
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.3372 r
  library hold time                                                         0.0170     0.3543
  data required time                                                                   0.3543
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3543
  data arrival time                                                                   -0.5332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1789


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1673   0.0000     0.3324 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0292    0.1997     0.5321 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.1600       0.0000     0.5321 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.5321 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.1600              0.0000     0.5321 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.5321 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.1600            0.0000     0.5321 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0292    0.0000 &   0.5321 f
  data arrival time                                                                    0.5321

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3391     0.3391
  clock reconvergence pessimism                                            -0.0033     0.3358
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.3358 r
  library hold time                                                         0.0174     0.3531
  data required time                                                                   0.3531
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3531
  data arrival time                                                                   -0.5321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1527   0.0000   0.3505 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0294   0.1986   0.5490 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.2300   0.0000   0.5490 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5490 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.2300       0.0000     0.5490 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5490 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.2300   0.0000   0.5490 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0294   0.0000 &   0.5490 f
  data arrival time                                                                    0.5490

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3538 r
  library hold time                                                         0.0163     0.3700
  data required time                                                                   0.3700
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3700
  data arrival time                                                                   -0.5490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1797   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0292   0.2007   0.5504 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.1801   0.0000   0.5504 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5504 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.1801      0.0000     0.5504 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5504 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.1801   0.0000   0.5504 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0292   0.0000 &   0.5504 f
  data arrival time                                                                    0.5504

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  clock reconvergence pessimism                                            -0.0033     0.3532
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                         0.0182     0.3714
  data required time                                                                   0.3714
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3714
  data arrival time                                                                   -0.5504
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1626    0.0000     0.3421 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0295    0.1995     0.5416 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.3018        0.0000     0.5416 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.5416 f
  core/be/be_calculator/exc_stage_r[4] (net)            2.3018              0.0000     0.5416 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.5416 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.3018              0.0000     0.5416 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0295    0.0000 &   0.5417 f
  data arrival time                                                                    0.5417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  clock reconvergence pessimism                                            -0.0033     0.3457
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.3457 r
  library hold time                                                         0.0169     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3391     0.3391
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1317   0.0000   0.3391 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0296   0.1969     0.5360 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.2877     0.0000     0.5360 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5360 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.2877   0.0000     0.5360 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5360 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.2877           0.0000     0.5360 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0296   0.0000 &   0.5360 f
  data arrival time                                                                    0.5360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3460     0.3460
  clock reconvergence pessimism                                            -0.0038     0.3422
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3422 r
  library hold time                                                         0.0147     0.3570
  data required time                                                                   0.3570
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3570
  data arrival time                                                                   -0.5360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1790   0.0000   0.3493 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0295   0.2009   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   2.2946   0.0000   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   2.2946      0.0000     0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   2.2946   0.0000   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0295   0.0000 &   0.5502 f
  data arrival time                                                                    0.5502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3564     0.3564
  clock reconvergence pessimism                                            -0.0033     0.3530
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3530 r
  library hold time                                                         0.0181     0.3712
  data required time                                                                   0.3712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3712
  data arrival time                                                                   -0.5502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1790   0.0000   0.3506 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0294   0.2009   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.2807   0.0000   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.2807      0.0000     0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.2807   0.0000   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0294   0.0000 &   0.5514 f
  data arrival time                                                                    0.5514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0033     0.3542
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                         0.0181     0.3723
  data required time                                                                   0.3723
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3723
  data arrival time                                                                   -0.5514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1673   0.0000    0.3321 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0298    0.2002     0.5323 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.4318      0.0000     0.5323 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5323 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.4318              0.0000     0.5323 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5323 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.4318            0.0000     0.5323 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0298    0.0000 &   0.5323 f
  data arrival time                                                                    0.5323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3393     0.3393
  clock reconvergence pessimism                                            -0.0033     0.3359
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3359 r
  library hold time                                                         0.0172     0.3531
  data required time                                                                   0.3531
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3531
  data arrival time                                                                   -0.5323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1790   0.0000   0.3506 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0295   0.2009   0.5515 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.3080   0.0000   0.5515 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5515 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.3080      0.0000     0.5515 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5515 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.3080   0.0000   0.5515 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0295   0.0000 &   0.5515 f
  data arrival time                                                                    0.5515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0033     0.3542
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                         0.0181     0.3723
  data required time                                                                   0.3723
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3723
  data arrival time                                                                   -0.5515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3391     0.3391
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1317   0.0000    0.3391 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0298    0.1971     0.5362 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.3614      0.0000     0.5362 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5362 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.3614    0.0000     0.5362 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5362 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.3614           0.0000     0.5362 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0298   0.0000 &   0.5362 f
  data arrival time                                                                    0.5362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3461     0.3461
  clock reconvergence pessimism                                            -0.0038     0.3423
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3423 r
  library hold time                                                         0.0147     0.3570
  data required time                                                                   0.3570
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3570
  data arrival time                                                                   -0.5362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1677   0.0000    0.3353 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0301    0.2004     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   2.5524      0.0000     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5357 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   2.5524   0.0000     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   2.5524           0.0000     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0301   0.0000 &   0.5357 f
  data arrival time                                                                    0.5357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0033     0.3393
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.3393 r
  library hold time                                                         0.0172     0.3565
  data required time                                                                   0.3565
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3565
  data arrival time                                                                   -0.5357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3507     0.3507
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1790   0.0000   0.3507 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0297   0.2011   0.5518 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.4138   0.0000   0.5518 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5518 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.4138      0.0000     0.5518 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5518 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.4138   0.0000   0.5518 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0297   0.0000 &   0.5519 f
  data arrival time                                                                    0.5519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  clock reconvergence pessimism                                            -0.0033     0.3545
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3545 r
  library hold time                                                         0.0180     0.3725
  data required time                                                                   0.3725
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3725
  data arrival time                                                                   -0.5519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3499     0.3499
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1524   0.0000    0.3499 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0299    0.1989     0.5488 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.4352      0.0000     0.5488 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5488 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.4352              0.0000     0.5488 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5488 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.4352           0.0000     0.5488 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0299   0.0000 &   0.5488 f
  data arrival time                                                                    0.5488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0038     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3532 r
  library hold time                                                         0.0162     0.3694
  data required time                                                                   0.3694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3694
  data arrival time                                                                   -0.5488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1790   0.0000   0.3506 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0298   0.2012   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.4455   0.0000   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.4455      0.0000     0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.4455   0.0000   0.5517 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0298   0.0000 &   0.5517 f
  data arrival time                                                                    0.5517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0033     0.3543
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.3543 r
  library hold time                                                         0.0180     0.3723
  data required time                                                                   0.3723
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3723
  data arrival time                                                                   -0.5517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1794   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0301   0.2014   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.5673   0.0000   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.5673      0.0000     0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.5673   0.0000   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0301   0.0000 &   0.5510 f
  data arrival time                                                                    0.5510

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0033     0.3536
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                         0.0180     0.3716
  data required time                                                                   0.3716
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3716
  data arrival time                                                                   -0.5510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1356   0.0000   0.3307 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0301   0.1977     0.5284 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   2.5274     0.0000     0.5284 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5284 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   2.5274   0.0000     0.5284 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5284 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   2.5274           0.0000     0.5284 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0301   0.0000 &   0.5284 f
  data arrival time                                                                    0.5284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                         0.0149     0.3490
  data required time                                                                   0.3490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3490
  data arrival time                                                                   -0.5284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3394     0.3394
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1312   0.0000   0.3394 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0301   0.1973     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   2.4896     0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5367 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   2.4896   0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   2.4896           0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0301   0.0000 &   0.5367 f
  data arrival time                                                                    0.5367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0038     0.3426
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3426 r
  library hold time                                                         0.0146     0.3572
  data required time                                                                   0.3572
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3572
  data arrival time                                                                   -0.5367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1675   0.0000   0.3353 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0299   0.2002     0.5355 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   2.4503     0.0000     0.5355 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5355 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   2.4503   0.0000     0.5355 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5355 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   2.4503           0.0000     0.5355 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0299   0.0000 &   0.5355 f
  data arrival time                                                                    0.5355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  clock reconvergence pessimism                                            -0.0033     0.3388
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3388 r
  library hold time                                                         0.0172     0.3560
  data required time                                                                   0.3560
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3560
  data arrival time                                                                   -0.5355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3507     0.3507
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1790   0.0000   0.3507 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0294   0.2009   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.2813   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.2813      0.0000     0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.2813   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0294   0.0000 &   0.5516 f
  data arrival time                                                                    0.5516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0033     0.3539
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3539 r
  library hold time                                                         0.0182     0.3720
  data required time                                                                   0.3720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3720
  data arrival time                                                                   -0.5516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1626   0.0000     0.3426 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0302    0.2000     0.5426 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.5688       0.0000     0.5426 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.5426 f
  core/be/be_calculator/exc_stage_r[12] (net)           2.5688              0.0000     0.5426 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.5426 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.5688             0.0000     0.5426 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0302    0.0000 &   0.5427 f
  data arrival time                                                                    0.5427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  clock reconvergence pessimism                                            -0.0033     0.3463
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.3463 r
  library hold time                                                         0.0168     0.3631
  data required time                                                                   0.3631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3631
  data arrival time                                                                   -0.5427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3392     0.3392
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1312   0.0000   0.3392 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0303   0.1974     0.5366 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.5806     0.0000     0.5366 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5366 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.5806    0.0000     0.5366 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5366 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.5806           0.0000     0.5366 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0303   0.0000 &   0.5366 f
  data arrival time                                                                    0.5366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  clock reconvergence pessimism                                            -0.0038     0.3424
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3424 r
  library hold time                                                         0.0146     0.3570
  data required time                                                                   0.3570
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3570
  data arrival time                                                                   -0.5366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1626    0.0000     0.3426 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0302    0.2001     0.5426 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.5807        0.0000     0.5426 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.5426 f
  core/be/be_calculator/exc_stage_r[7] (net)            2.5807              0.0000     0.5426 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.5426 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.5807             0.0000     0.5426 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0302    0.0000 &   0.5426 f
  data arrival time                                                                    0.5426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  clock reconvergence pessimism                                            -0.0033     0.3462
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.3462 r
  library hold time                                                         0.0168     0.3630
  data required time                                                                   0.3630
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3630
  data arrival time                                                                   -0.5426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1676   0.0000   0.3344 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0300   0.2003     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   2.5012     0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5347 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   2.5012   0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   2.5012           0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0300   0.0000 &   0.5347 f
  data arrival time                                                                    0.5347

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3412     0.3412
  clock reconvergence pessimism                                            -0.0033     0.3379
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3379 r
  library hold time                                                         0.0172     0.3551
  data required time                                                                   0.3551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3551
  data arrival time                                                                   -0.5347
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3346     0.3346
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1675   0.0000   0.3346 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0301   0.2004     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   2.5560     0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5350 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   2.5560   0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   2.5560           0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0301   0.0000 &   0.5350 f
  data arrival time                                                                    0.5350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3415     0.3415
  clock reconvergence pessimism                                            -0.0033     0.3382
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3382 r
  library hold time                                                         0.0172     0.3553
  data required time                                                                   0.3553
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3553
  data arrival time                                                                   -0.5350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1626    0.0000     0.3427 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0301    0.2000     0.5427 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.5643        0.0000     0.5427 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.5427 f
  core/be/be_calculator/exc_stage_r[8] (net)            2.5643              0.0000     0.5427 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.5427 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.5643             0.0000     0.5427 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0301    0.0000 &   0.5427 f
  data arrival time                                                                    0.5427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  clock reconvergence pessimism                                            -0.0033     0.3462
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.3462 r
  library hold time                                                         0.0168     0.3630
  data required time                                                                   0.3630
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3630
  data arrival time                                                                   -0.5427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1790   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0301   0.2014   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.5839   0.0000   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.5839      0.0000     0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.5839   0.0000   0.5510 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0301   0.0000 &   0.5511 f
  data arrival time                                                                    0.5511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3567     0.3567
  clock reconvergence pessimism                                            -0.0033     0.3534
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3534 r
  library hold time                                                         0.0180     0.3713
  data required time                                                                   0.3713
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3713
  data arrival time                                                                   -0.5511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1356   0.0000   0.3307 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0304   0.1979     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.6623     0.0000     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5286 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.6623   0.0000     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.6623           0.0000     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0304   0.0000 &   0.5287 f
  data arrival time                                                                    0.5287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                         0.0148     0.3489
  data required time                                                                   0.3489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3489
  data arrival time                                                                   -0.5287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3393     0.3393
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1312   0.0000    0.3393 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0304    0.1975     0.5368 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   2.6226      0.0000     0.5368 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5368 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   2.6226    0.0000     0.5368 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5368 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   2.6226           0.0000     0.5368 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0304   0.0000 &   0.5369 f
  data arrival time                                                                    0.5369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0038     0.3425
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3425 r
  library hold time                                                         0.0146     0.3571
  data required time                                                                   0.3571
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3571
  data arrival time                                                                   -0.5369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1790   0.0000   0.3489 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0311   0.2022   0.5512 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   3.0119   0.0000   0.5512 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5512 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   3.0119      0.0000     0.5512 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5512 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   3.0119   0.0000   0.5512 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0311  -0.0008 &   0.5503 f
  data arrival time                                                                    0.5503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3561     0.3561
  clock reconvergence pessimism                                            -0.0033     0.3528
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3528 r
  library hold time                                                         0.0177     0.3705
  data required time                                                                   0.3705
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3705
  data arrival time                                                                   -0.5503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1795   0.0000   0.3498 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0303   0.2016   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.6566   0.0000   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.6566      0.0000     0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.6566   0.0000   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0303   0.0000 &   0.5514 f
  data arrival time                                                                    0.5514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0033     0.3536
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                         0.0179     0.3716
  data required time                                                                   0.3716
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3716
  data arrival time                                                                   -0.5514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1675   0.0000    0.3353 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0301    0.2004     0.5358 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   2.5713      0.0000     0.5358 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.5358 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   2.5713   0.0000     0.5358 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.5358 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   2.5713           0.0000     0.5358 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0301   0.0000 &   0.5358 f
  data arrival time                                                                    0.5358

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  clock reconvergence pessimism                                            -0.0033     0.3388
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.3388 r
  library hold time                                                         0.0171     0.3559
  data required time                                                                   0.3559
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3559
  data arrival time                                                                   -0.5358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3391     0.3391
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1317   0.0000    0.3391 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0304    0.1975     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.6181      0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5367 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.6181   0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.6181           0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0304   0.0000 &   0.5367 f
  data arrival time                                                                    0.5367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3460     0.3460
  clock reconvergence pessimism                                            -0.0038     0.3422
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3422 r
  library hold time                                                         0.0146     0.3568
  data required time                                                                   0.3568
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3568
  data arrival time                                                                   -0.5367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1524   0.0000    0.3496 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0305    0.1995     0.5490 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.7275      0.0000     0.5490 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5490 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.7275              0.0000     0.5490 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5490 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.7275           0.0000     0.5490 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0305   0.0000 &   0.5491 f
  data arrival time                                                                    0.5491

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0038     0.3531
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3531 r
  library hold time                                                         0.0160     0.3691
  data required time                                                                   0.3691
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3691
  data arrival time                                                                   -0.5491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1676   0.0000    0.3339 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0309    0.2011     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   2.8973      0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.5350 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   2.8973    0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   2.8973           0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0309   0.0000 &   0.5350 f
  data arrival time                                                                    0.5350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3414     0.3414
  clock reconvergence pessimism                                            -0.0033     0.3381
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.3381 r
  library hold time                                                         0.0170     0.3551
  data required time                                                                   0.3551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3551
  data arrival time                                                                   -0.5350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1356   0.0000   0.3307 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0306   0.1981     0.5289 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   2.7441     0.0000     0.5289 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5289 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   2.7441   0.0000     0.5289 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5289 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   2.7441           0.0000     0.5289 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0306   0.0000 &   0.5289 f
  data arrival time                                                                    0.5289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3375     0.3375
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                         0.0148     0.3489
  data required time                                                                   0.3489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3489
  data arrival time                                                                   -0.5289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1769   0.0000    0.3693 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0289    0.2003     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   2.0608      0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5696 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    2.0608              0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   2.0608           0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0289   0.0000 &   0.5696 f
  data arrival time                                                                    0.5696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0053     0.3716
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3716 r
  library hold time                                                         0.0181     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.5696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1790   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0299   0.2012   0.5508 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.4866   0.0000   0.5508 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5508 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.4866      0.0000     0.5508 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5508 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.4866   0.0000   0.5508 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0299   0.0000 &   0.5508 f
  data arrival time                                                                    0.5508

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3562     0.3562
  clock reconvergence pessimism                                            -0.0033     0.3529
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.3529 r
  library hold time                                                         0.0180     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.5508
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1677   0.0000   0.3353 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0298   0.2002     0.5355 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   2.4383     0.0000     0.5355 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5355 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   2.4383    0.0000     0.5355 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5355 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   2.4383           0.0000     0.5355 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0298   0.0000 &   0.5355 f
  data arrival time                                                                    0.5355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  clock reconvergence pessimism                                            -0.0033     0.3383
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3383 r
  library hold time                                                         0.0172     0.3555
  data required time                                                                   0.3555
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3555
  data arrival time                                                                   -0.5355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1790   0.0000   0.3493 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0303   0.2016   0.5509 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.6716   0.0000   0.5509 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5509 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.6716      0.0000     0.5509 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5509 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.6716   0.0000   0.5509 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0303   0.0000 &   0.5509 f
  data arrival time                                                                    0.5509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3563     0.3563
  clock reconvergence pessimism                                            -0.0033     0.3530
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3530 r
  library hold time                                                         0.0179     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.5509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1672   0.0000    0.3326 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0324    0.2022     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   3.5345      0.0000     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5348 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   3.5345    0.0000     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   3.5345            0.0000     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0324    0.0000 &   0.5348 f
  data arrival time                                                                    0.5348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3415     0.3415
  clock reconvergence pessimism                                            -0.0033     0.3381
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.3381 r
  library hold time                                                         0.0166     0.3548
  data required time                                                                   0.3548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3548
  data arrival time                                                                   -0.5348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1356   0.0000    0.3307 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0307    0.1982     0.5289 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   2.7929      0.0000     0.5289 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5289 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   2.7929   0.0000     0.5289 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5289 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   2.7929           0.0000     0.5289 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0307   0.0000 &   0.5289 f
  data arrival time                                                                    0.5289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3340
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3340 r
  library hold time                                                         0.0148     0.3488
  data required time                                                                   0.3488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3488
  data arrival time                                                                   -0.5289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1797   0.0000   0.3498 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0305   0.2018   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.7396   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.7396      0.0000     0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.7396   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0305   0.0000 &   0.5516 f
  data arrival time                                                                    0.5516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0033     0.3536
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                         0.0179     0.3715
  data required time                                                                   0.3715
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3715
  data arrival time                                                                   -0.5516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.2025   0.0000   0.2919 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0529   0.1990     0.4909 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3   9.9683     0.0000     0.4909 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4909 r
  core/be/be_calculator/wb_pkt_o[58] (net)              9.9683              0.0000     0.4909 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4909 r
  core/be/wb_pkt[58] (net)                              9.9683              0.0000     0.4909 r
  core/be/icc_place43/INP (NBUFFX8)                               0.0529    0.0001 &   0.4910 r
  core/be/icc_place43/Z (NBUFFX8)                                 0.0460    0.0805 @   0.5715 r
  core/be/n43 (net)                             3      29.2950              0.0000     0.5715 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5715 r
  core/be/be_checker/wb_pkt_i[58] (net)                29.2950              0.0000     0.5715 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5715 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      29.2950              0.0000     0.5715 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5715 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  29.2950     0.0000     0.5715 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5715 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  29.2950   0.0000     0.5715 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0334  -0.0078 @   0.5636 r d 
  data arrival time                                                                    0.5636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1765   0.0000    0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0297    0.2008     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   2.3861      0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5697 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    2.3861              0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   2.3861           0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0297   0.0000 &   0.5697 f
  data arrival time                                                                    0.5697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0053     0.3716
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.3716 r
  library hold time                                                         0.0179     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.5697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1797   0.0000   0.3498 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0305   0.2018   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.7565   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.7565      0.0000     0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.7565   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0305   0.0000 &   0.5517 f
  data arrival time                                                                    0.5517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0033     0.3536
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                         0.0179     0.3715
  data required time                                                                   0.3715
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3715
  data arrival time                                                                   -0.5517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1626   0.0000     0.3426 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0307    0.2005     0.5431 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.7938       0.0000     0.5431 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.5431 f
  core/be/be_calculator/exc_stage_r[13] (net)           2.7938              0.0000     0.5431 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.5431 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.7938             0.0000     0.5431 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0307    0.0000 &   0.5431 f
  data arrival time                                                                    0.5431

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  clock reconvergence pessimism                                            -0.0033     0.3462
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.3462 r
  library hold time                                                         0.0167     0.3629
  data required time                                                                   0.3629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3629
  data arrival time                                                                   -0.5431
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1528   0.0000    0.3504 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0308    0.1997     0.5501 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   2.8439      0.0000     0.5501 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5501 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   2.8439              0.0000     0.5501 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5501 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   2.8439           0.0000     0.5501 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0308   0.0000 &   0.5501 f
  data arrival time                                                                    0.5501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3577     0.3577
  clock reconvergence pessimism                                            -0.0038     0.3539
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.3539 r
  library hold time                                                         0.0160     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.5501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3350     0.3350
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1675   0.0000    0.3350 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0306    0.2008     0.5358 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   2.7492      0.0000     0.5358 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5358 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   2.7492   0.0000     0.5358 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5358 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   2.7492           0.0000     0.5358 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0306   0.0000 &   0.5359 f
  data arrival time                                                                    0.5359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  clock reconvergence pessimism                                            -0.0033     0.3386
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3386 r
  library hold time                                                         0.0171     0.3556
  data required time                                                                   0.3556
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3556
  data arrival time                                                                   -0.5359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1733   0.0000    0.3301 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0291    0.2001     0.5302 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.1128      0.0000     0.5302 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5302 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.1128              0.0000     0.5302 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5302 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.1128           0.0000     0.5302 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0291   0.0000 &   0.5302 f
  data arrival time                                                                    0.5302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                            -0.0046     0.3321
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.3321 r
  library hold time                                                         0.0178     0.3499
  data required time                                                                   0.3499
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3499
  data arrival time                                                                   -0.5302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1797   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0306   0.2018   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.7707   0.0000   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.7707      0.0000     0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.7707   0.0000   0.5514 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0306   0.0000 &   0.5514 f
  data arrival time                                                                    0.5514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  clock reconvergence pessimism                                            -0.0033     0.3533
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.3533 r
  library hold time                                                         0.0179     0.3712
  data required time                                                                   0.3712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3712
  data arrival time                                                                   -0.5514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0322   0.2051     0.4972 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.5114     0.0000     0.4972 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4972 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.5114              0.0000     0.4972 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4972 f
  core/be/wb_pkt[60] (net)                              3.5114              0.0000     0.4972 f
  core/be/icc_place45/INP (NBUFFX8)                               0.0322    0.0000 &   0.4972 f
  core/be/icc_place45/Z (NBUFFX8)                                 0.0420    0.0721 @   0.5693 f
  core/be/n45 (net)                             5      33.3466              0.0000     0.5693 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5693 f
  core/be/be_checker/wb_pkt_i[60] (net)                33.3466              0.0000     0.5693 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5693 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      33.3466              0.0000     0.5693 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5693 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  33.3466     0.0000     0.5693 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5693 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  33.3466   0.0000     0.5693 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0305  -0.0056 @   0.5637 f d 
  data arrival time                                                                    0.5637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1676   0.0000   0.3338 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0300   0.2003     0.5341 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   2.5055     0.0000     0.5341 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5341 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   2.5055    0.0000     0.5341 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5341 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   2.5055           0.0000     0.5341 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0300   0.0000 &   0.5342 f
  data arrival time                                                                    0.5342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3400     0.3400
  clock reconvergence pessimism                                            -0.0033     0.3367
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3367 r
  library hold time                                                         0.0172     0.3539
  data required time                                                                   0.3539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3539
  data arrival time                                                                   -0.5342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3345     0.3345
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1675   0.0000    0.3345 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0306    0.2008     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   2.7596      0.0000     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5353 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   2.7596   0.0000     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   2.7596           0.0000     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0306   0.0000 &   0.5353 f
  data arrival time                                                                    0.5353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  clock reconvergence pessimism                                            -0.0033     0.3380
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3380 r
  library hold time                                                         0.0171     0.3551
  data required time                                                                   0.3551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3551
  data arrival time                                                                   -0.5353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1796   0.0000   0.3501 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0307   0.2019   0.5520 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.8150   0.0000   0.5520 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5520 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.8150      0.0000     0.5520 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5520 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.8150   0.0000   0.5520 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0307   0.0000 &   0.5521 f
  data arrival time                                                                    0.5521

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0033     0.3539
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3539 r
  library hold time                                                         0.0179     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3343     0.3343
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1676   0.0000   0.3343 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0306   0.2008     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   2.7617     0.0000     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5351 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   2.7617    0.0000     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   2.7617           0.0000     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0306   0.0000 &   0.5351 f
  data arrival time                                                                    0.5351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  clock reconvergence pessimism                                            -0.0033     0.3378
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3378 r
  library hold time                                                         0.0171     0.3548
  data required time                                                                   0.3548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3548
  data arrival time                                                                   -0.5351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1790   0.0000     0.3502 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0307    0.2019     0.5521 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.8260       0.0000     0.5521 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5521 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.8260             0.0000     0.5521 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5521 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.8260            0.0000     0.5521 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0307    0.0000 &   0.5521 f
  data arrival time                                                                    0.5521

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0033     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3540 r
  library hold time                                                         0.0178     0.3718
  data required time                                                                   0.3718
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3718
  data arrival time                                                                   -0.5521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1673   0.0000    0.3324 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0305    0.2007     0.5331 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.7205      0.0000     0.5331 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.5331 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.7205              0.0000     0.5331 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.5331 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.7205           0.0000     0.5331 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0305   0.0000 &   0.5331 f
  data arrival time                                                                    0.5331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3391     0.3391
  clock reconvergence pessimism                                            -0.0033     0.3357
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.3357 r
  library hold time                                                         0.0171     0.3528
  data required time                                                                   0.3528
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3528
  data arrival time                                                                   -0.5331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1728   0.0000    0.3304 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0290    0.2000     0.5303 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.0900      0.0000     0.5303 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5303 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.0900              0.0000     0.5303 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5303 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.0900           0.0000     0.5303 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0290   0.0000 &   0.5303 f
  data arrival time                                                                    0.5303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3369     0.3369
  clock reconvergence pessimism                                            -0.0046     0.3322
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.3322 r
  library hold time                                                         0.0178     0.3500
  data required time                                                                   0.3500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3500
  data arrival time                                                                   -0.5303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1626    0.0000     0.3426 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0309    0.2006     0.5432 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.8909        0.0000     0.5432 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.5432 f
  core/be/be_calculator/exc_stage_r[3] (net)            2.8909              0.0000     0.5432 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.5432 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.8909              0.0000     0.5432 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0309    0.0000 &   0.5433 f
  data arrival time                                                                    0.5433

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  clock reconvergence pessimism                                            -0.0033     0.3463
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.3463 r
  library hold time                                                         0.0166     0.3629
  data required time                                                                   0.3629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3629
  data arrival time                                                                   -0.5433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1790   0.0000    0.3502 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0308    0.2019     0.5522 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.8561      0.0000     0.5522 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5522 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.8561             0.0000     0.5522 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5522 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.8561           0.0000     0.5522 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0308   0.0000 &   0.5522 f
  data arrival time                                                                    0.5522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0033     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3540 r
  library hold time                                                         0.0178     0.3718
  data required time                                                                   0.3718
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3718
  data arrival time                                                                   -0.5522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1672   0.0000    0.3325 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0307    0.2009     0.5334 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.7985      0.0000     0.5334 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5334 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.7985              0.0000     0.5334 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5334 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.7985           0.0000     0.5334 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0307   0.0000 &   0.5334 f
  data arrival time                                                                    0.5334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3393     0.3393
  clock reconvergence pessimism                                            -0.0033     0.3360
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3360 r
  library hold time                                                         0.0170     0.3530
  data required time                                                                   0.3530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3530
  data arrival time                                                                   -0.5334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3351     0.3351
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1675   0.0000   0.3351 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0308   0.2010     0.5361 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   2.8454     0.0000     0.5361 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5361 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   2.8454   0.0000     0.5361 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5361 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   2.8454           0.0000     0.5361 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0308   0.0000 &   0.5361 f
  data arrival time                                                                    0.5361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  clock reconvergence pessimism                                            -0.0033     0.3386
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3386 r
  library hold time                                                         0.0170     0.3556
  data required time                                                                   0.3556
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3556
  data arrival time                                                                   -0.5361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1770   0.0000    0.3695 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0296    0.2008     0.5703 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.3492      0.0000     0.5703 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5703 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.3492              0.0000     0.5703 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5703 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.3492           0.0000     0.5703 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0296   0.0000 &   0.5704 f
  data arrival time                                                                    0.5704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  clock reconvergence pessimism                                            -0.0053     0.3719
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3719 r
  library hold time                                                         0.0180     0.3898
  data required time                                                                   0.3898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3898
  data arrival time                                                                   -0.5704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3347     0.3347
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1676   0.0000    0.3347 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0308    0.2010     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   2.8518      0.0000     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.5357 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   2.8518    0.0000     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   2.8518           0.0000     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0308   0.0000 &   0.5357 f
  data arrival time                                                                    0.5357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3415     0.3415
  clock reconvergence pessimism                                            -0.0033     0.3381
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.3381 r
  library hold time                                                         0.0170     0.3551
  data required time                                                                   0.3551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3551
  data arrival time                                                                   -0.5357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1790   0.0000   0.3506 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0309   0.2021   0.5526 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   2.9305   0.0000   0.5526 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.5526 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   2.9305      0.0000     0.5526 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.5526 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   2.9305   0.0000   0.5526 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0309   0.0000 &   0.5527 f
  data arrival time                                                                    0.5527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0033     0.3543
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.3543 r
  library hold time                                                         0.0178     0.3721
  data required time                                                                   0.3721
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3721
  data arrival time                                                                   -0.5527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1673   0.0000   0.3323 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0307   0.2009     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.8134     0.0000     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.5332 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.8134              0.0000     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.8134           0.0000     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0307   0.0000 &   0.5333 f
  data arrival time                                                                    0.5333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3390     0.3390
  clock reconvergence pessimism                                            -0.0033     0.3356
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.3356 r
  library hold time                                                         0.0170     0.3526
  data required time                                                                   0.3526
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3526
  data arrival time                                                                   -0.5333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1356   0.0000    0.3306 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0315    0.1988     0.5294 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   3.1074      0.0000     0.5294 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5294 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   3.1074   0.0000     0.5294 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5294 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   3.1074           0.0000     0.5294 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0315   0.0000 &   0.5294 f
  data arrival time                                                                    0.5294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                         0.0146     0.3487
  data required time                                                                   0.3487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3487
  data arrival time                                                                   -0.5294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1790   0.0000   0.3494 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0311   0.2022   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.9935   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.9935      0.0000     0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.9935   0.0000   0.5516 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0311   0.0000 &   0.5516 f
  data arrival time                                                                    0.5516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  clock reconvergence pessimism                                            -0.0033     0.3532
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                         0.0177     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.5516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1676   0.0000    0.3353 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0300    0.2004     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.5270      0.0000     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5357 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.5270   0.0000     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.5270           0.0000     0.5357 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0300   0.0000 &   0.5357 f
  data arrival time                                                                    0.5357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3412     0.3412
  clock reconvergence pessimism                                            -0.0033     0.3378
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3378 r
  library hold time                                                         0.0172     0.3550
  data required time                                                                   0.3550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3550
  data arrival time                                                                   -0.5357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1725   0.0000    0.3297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0296    0.2004     0.5301 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.3262      0.0000     0.5301 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5301 f
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.3262              0.0000     0.5301 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5301 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.3262           0.0000     0.5301 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0296   0.0000 &   0.5301 f
  data arrival time                                                                    0.5301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                            -0.0046     0.3318
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3318 r
  library hold time                                                         0.0176     0.3494
  data required time                                                                   0.3494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3494
  data arrival time                                                                   -0.5301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3394     0.3394
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1312   0.0000   0.3394 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0313   0.1983     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   3.0233     0.0000     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5377 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   3.0233    0.0000     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   3.0233           0.0000     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0313   0.0000 &   0.5377 f
  data arrival time                                                                    0.5377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0038     0.3425
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3425 r
  library hold time                                                         0.0143     0.3569
  data required time                                                                   0.3569
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3569
  data arrival time                                                                   -0.5377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1626    0.0000     0.3421 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0312    0.2009     0.5430 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   3.0143        0.0000     0.5430 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.5430 f
  core/be/be_calculator/exc_stage_r[9] (net)            3.0143              0.0000     0.5430 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.5430 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   3.0143             0.0000     0.5430 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0312    0.0000 &   0.5430 f
  data arrival time                                                                    0.5430

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  clock reconvergence pessimism                                            -0.0033     0.3456
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.3456 r
  library hold time                                                         0.0166     0.3622
  data required time                                                                   0.3622
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3622
  data arrival time                                                                   -0.5430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1769   0.0000    0.3690 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0297    0.2009     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.4029      0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5699 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.4029              0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.4029           0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0297   0.0000 &   0.5699 f
  data arrival time                                                                    0.5699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0053     0.3712
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3712 r
  library hold time                                                         0.0179     0.3891
  data required time                                                                   0.3891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3891
  data arrival time                                                                   -0.5699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1796   0.0000   0.3501 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0311   0.2023   0.5524 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   3.0170   0.0000   0.5524 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5524 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   3.0170      0.0000     0.5524 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5524 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   3.0170   0.0000   0.5524 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0311   0.0000 &   0.5524 f
  data arrival time                                                                    0.5524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3571     0.3571
  clock reconvergence pessimism                                            -0.0033     0.3537
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3537 r
  library hold time                                                         0.0178     0.3715
  data required time                                                                   0.3715
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3715
  data arrival time                                                                   -0.5524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1771   0.0000    0.3689 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0298    0.2010     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.4542      0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5699 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.4542              0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.4542           0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0298   0.0000 &   0.5699 f
  data arrival time                                                                    0.5699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  clock reconvergence pessimism                                            -0.0053     0.3711
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3711 r
  library hold time                                                         0.0179     0.3890
  data required time                                                                   0.3890
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3890
  data arrival time                                                                   -0.5699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1524   0.0000    0.3500 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0318    0.2005     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   3.2851      0.0000     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.5506 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   3.2851              0.0000     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   3.2851           0.0000     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0318  -0.0006 &   0.5500 f
  data arrival time                                                                    0.5500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3571     0.3571
  clock reconvergence pessimism                                            -0.0038     0.3533
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.3533 r
  library hold time                                                         0.0157     0.3690
  data required time                                                                   0.3690
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3690
  data arrival time                                                                   -0.5500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1769   0.0000    0.3694 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0293    0.2006     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.2243      0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5700 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.2243              0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.2243           0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0293   0.0000 &   0.5700 f
  data arrival time                                                                    0.5700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  clock reconvergence pessimism                                            -0.0053     0.3710
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.3710 r
  library hold time                                                         0.0180     0.3890
  data required time                                                                   0.3890
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3890
  data arrival time                                                                   -0.5700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3358     0.3358
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1677   0.0000   0.3358 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0306   0.2008     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.7555     0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5367 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.7555   0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.7555           0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0306   0.0000 &   0.5367 f
  data arrival time                                                                    0.5367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3420     0.3420
  clock reconvergence pessimism                                            -0.0033     0.3386
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3386 r
  library hold time                                                         0.0171     0.3557
  data required time                                                                   0.3557
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3557
  data arrival time                                                                   -0.5367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1765   0.0000    0.3690 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0299    0.2010     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.4603      0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5700 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.4603              0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.4603           0.0000     0.5700 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0299   0.0000 &   0.5700 f
  data arrival time                                                                    0.5700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0053     0.3712
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3712 r
  library hold time                                                         0.0178     0.3890
  data required time                                                                   0.3890
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3890
  data arrival time                                                                   -0.5700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1765   0.0000    0.3694 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0303    0.2013     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.6294      0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5707 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.6294              0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.6294           0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0303   0.0000 &   0.5707 f
  data arrival time                                                                    0.5707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                            -0.0053     0.3718
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3718 r
  library hold time                                                         0.0178     0.3896
  data required time                                                                   0.3896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3896
  data arrival time                                                                   -0.5707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1526   0.0000   0.3504 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0310   0.1998   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   2.9052   0.0000   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   2.9052       0.0000     0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   2.9052   0.0000   0.5502 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0310   0.0000 &   0.5503 f
  data arrival time                                                                    0.5503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0038     0.3532
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                         0.0159     0.3691
  data required time                                                                   0.3691
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3691
  data arrival time                                                                   -0.5503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1770   0.0000    0.3689 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0297    0.2009     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.3796      0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5698 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.3796              0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.3796           0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0297   0.0000 &   0.5698 f
  data arrival time                                                                    0.5698

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0053     0.3707
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3707 r
  library hold time                                                         0.0179     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.5698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1769   0.0000    0.3696 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0301    0.2012     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.5456      0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5707 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.5456              0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.5456           0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0301   0.0000 &   0.5708 f
  data arrival time                                                                    0.5708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0053     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0178     0.3896
  data required time                                                                   0.3896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3896
  data arrival time                                                                   -0.5708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1725   0.0000    0.3295 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0302    0.2009     0.5304 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.5941      0.0000     0.5304 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5304 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.5941              0.0000     0.5304 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5304 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.5941           0.0000     0.5304 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0302   0.0000 &   0.5305 f
  data arrival time                                                                    0.5305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                            -0.0046     0.3318
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.3318 r
  library hold time                                                         0.0175     0.3493
  data required time                                                                   0.3493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3493
  data arrival time                                                                   -0.5305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1790   0.0000   0.3489 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0312   0.2022   0.5511 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   3.0205   0.0000   0.5511 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5511 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   3.0205      0.0000     0.5511 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5511 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   3.0205   0.0000   0.5511 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0312   0.0000 &   0.5511 f
  data arrival time                                                                    0.5511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3555     0.3555
  clock reconvergence pessimism                                            -0.0033     0.3522
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3522 r
  library hold time                                                         0.0177     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.5511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1725   0.0000    0.3295 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0302    0.2009     0.5304 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.5835      0.0000     0.5304 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5304 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.5835              0.0000     0.5304 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5304 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.5835           0.0000     0.5304 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0302   0.0000 &   0.5304 f
  data arrival time                                                                    0.5304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3363     0.3363
  clock reconvergence pessimism                                            -0.0046     0.3317
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3317 r
  library hold time                                                         0.0175     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3492     0.3492
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1790   0.0000   0.3492 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0315   0.2026   0.5518 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   3.1858   0.0000   0.5518 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5518 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   3.1858      0.0000     0.5518 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5518 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   3.1858   0.0000   0.5518 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0315   0.0000 &   0.5518 f
  data arrival time                                                                    0.5518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3562     0.3562
  clock reconvergence pessimism                                            -0.0033     0.3529
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3529 r
  library hold time                                                         0.0176     0.3706
  data required time                                                                   0.3706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3706
  data arrival time                                                                   -0.5518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1770   0.0000    0.3696 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0306    0.2016     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.7779      0.0000     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5712 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.7779              0.0000     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.7779           0.0000     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0306  -0.0005 &   0.5708 f
  data arrival time                                                                    0.5708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                            -0.0053     0.3718
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3718 r
  library hold time                                                         0.0177     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.5708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1356   0.0000   0.3307 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0320   0.1992     0.5299 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   3.3300     0.0000     0.5299 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5299 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   3.3300   0.0000     0.5299 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5299 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   3.3300           0.0000     0.5299 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0320   0.0000 &   0.5300 f
  data arrival time                                                                    0.5300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3375     0.3375
  clock reconvergence pessimism                                            -0.0033     0.3342
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3342 r
  library hold time                                                         0.0145     0.3487
  data required time                                                                   0.3487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3487
  data arrival time                                                                   -0.5300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3345     0.3345
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1676   0.0000    0.3345 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0314    0.2015     0.5359 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.1110      0.0000     0.5359 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5359 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.1110    0.0000     0.5359 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5359 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.1110           0.0000     0.5359 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0314   0.0000 &   0.5360 f
  data arrival time                                                                    0.5360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  clock reconvergence pessimism                                            -0.0033     0.3378
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.3378 r
  library hold time                                                         0.0169     0.3547
  data required time                                                                   0.3547
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3547
  data arrival time                                                                   -0.5360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1769   0.0000    0.3692 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0301    0.2012     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   2.5576      0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5704 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    2.5576              0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   2.5576           0.0000     0.5704 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0301   0.0000 &   0.5704 f
  data arrival time                                                                    0.5704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                            -0.0053     0.3713
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3713 r
  library hold time                                                         0.0178     0.3891
  data required time                                                                   0.3891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3891
  data arrival time                                                                   -0.5704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3358     0.3358
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1677   0.0000   0.3358 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0316   0.2017     0.5375 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   3.2188     0.0000     0.5375 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5375 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   3.2188   0.0000     0.5375 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5375 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   3.2188           0.0000     0.5375 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0316   0.0000 &   0.5376 f
  data arrival time                                                                    0.5376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3428     0.3428
  clock reconvergence pessimism                                            -0.0033     0.3394
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3394 r
  library hold time                                                         0.0168     0.3563
  data required time                                                                   0.3563
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3563
  data arrival time                                                                   -0.5376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1765   0.0000    0.3685 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0305    0.2015     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   2.7523      0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5701 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   2.7523              0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   2.7523           0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0305  -0.0006 &   0.5694 f
  data arrival time                                                                    0.5694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3758     0.3758
  clock reconvergence pessimism                                            -0.0053     0.3705
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3705 r
  library hold time                                                         0.0177     0.3882
  data required time                                                                   0.3882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3882
  data arrival time                                                                   -0.5694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3011     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.2283   0.0000   0.3011 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0295   0.2052   0.5063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   2.3782   0.0000   0.5063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5063 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   2.3782       0.0000     0.5063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   2.3782   0.0000   0.5063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0295   0.0000 &   0.5063 f
  data arrival time                                                                    0.5063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  clock reconvergence pessimism                                            -0.0038     0.3034
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3034 r
  library hold time                                                         0.0216     0.3250
  data required time                                                                   0.3250
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3250
  data arrival time                                                                   -0.5063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.2025   0.0000   0.2919 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0529   0.1990     0.4909 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3   9.9683     0.0000     0.4909 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4909 r
  core/be/be_calculator/wb_pkt_o[58] (net)              9.9683              0.0000     0.4909 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4909 r
  core/be/wb_pkt[58] (net)                              9.9683              0.0000     0.4909 r
  core/be/icc_place43/INP (NBUFFX8)                               0.0529    0.0001 &   0.4910 r
  core/be/icc_place43/Z (NBUFFX8)                                 0.0460    0.0805 @   0.5715 r
  core/be/n43 (net)                             3      29.2950              0.0000     0.5715 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5715 r
  core/be/be_checker/wb_pkt_i[58] (net)                29.2950              0.0000     0.5715 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5715 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      29.2950              0.0000     0.5715 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5715 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  29.2950     0.0000     0.5715 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5715 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  29.2950   0.0000     0.5715 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0334  -0.0083 @   0.5632 r d 
  data arrival time                                                                    0.5632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1356   0.0000    0.3305 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0321    0.1993     0.5298 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   3.3880      0.0000     0.5298 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5298 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   3.3880   0.0000     0.5298 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5298 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   3.3880           0.0000     0.5298 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0321   0.0000 &   0.5299 f
  data arrival time                                                                    0.5299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                         0.0145     0.3485
  data required time                                                                   0.3485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3485
  data arrival time                                                                   -0.5299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1769   0.0000    0.3689 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0302    0.2013     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.5959      0.0000     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.5702 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.5959              0.0000     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.5959           0.0000     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0302   0.0000 &   0.5702 f
  data arrival time                                                                    0.5702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  clock reconvergence pessimism                                            -0.0053     0.3711
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.3711 r
  library hold time                                                         0.0178     0.3889
  data required time                                                                   0.3889
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3889
  data arrival time                                                                   -0.5702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3037     0.3037
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.2325   0.0000   0.3037 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0294   0.2054     0.5091 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.3128     0.0000     0.5091 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.5091 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.3128          0.0000     0.5091 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.5091 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.3128           0.0000     0.5091 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0294   0.0000 &   0.5092 f
  data arrival time                                                                    0.5092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3097     0.3097
  clock reconvergence pessimism                                            -0.0038     0.3059
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3059 r
  library hold time                                                         0.0219     0.3278
  data required time                                                                   0.3278
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3278
  data arrival time                                                                   -0.5092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1769   0.0000    0.3695 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0303    0.2014     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.6534      0.0000     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5709 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.6534              0.0000     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.6534           0.0000     0.5709 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0303   0.0000 &   0.5709 f
  data arrival time                                                                    0.5709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0053     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0178     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.5709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1626    0.0000     0.3426 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0319    0.2015     0.5441 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   3.3379        0.0000     0.5441 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.5441 f
  core/be/be_calculator/exc_stage_r[2] (net)            3.3379              0.0000     0.5441 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.5441 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   3.3379              0.0000     0.5441 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0319    0.0000 &   0.5441 f
  data arrival time                                                                    0.5441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  clock reconvergence pessimism                                            -0.0033     0.3462
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.3462 r
  library hold time                                                         0.0164     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1769   0.0000    0.3695 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0305    0.2015     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.7202      0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5711 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.7202              0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.7202           0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0305   0.0000 &   0.5711 f
  data arrival time                                                                    0.5711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                            -0.0053     0.3718
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3718 r
  library hold time                                                         0.0177     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.5711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1770   0.0000    0.3695 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0305    0.2015     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.7232      0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5711 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.7232              0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.7232           0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0305   0.0000 &   0.5711 f
  data arrival time                                                                    0.5711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0053     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0177     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.5711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1672   0.0000    0.3326 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0331    0.2028     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   3.8212      0.0000     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.5354 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   3.8212    0.0000     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   3.8212            0.0000     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0331    0.0001 &   0.5354 f
  data arrival time                                                                    0.5354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  clock reconvergence pessimism                                            -0.0033     0.3373
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.3373 r
  library hold time                                                         0.0165     0.3538
  data required time                                                                   0.3538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3538
  data arrival time                                                                   -0.5354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0322   0.2051     0.4972 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.5114     0.0000     0.4972 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4972 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.5114              0.0000     0.4972 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4972 f
  core/be/wb_pkt[60] (net)                              3.5114              0.0000     0.4972 f
  core/be/icc_place45/INP (NBUFFX8)                               0.0322    0.0000 &   0.4972 f
  core/be/icc_place45/Z (NBUFFX8)                                 0.0420    0.0721 @   0.5693 f
  core/be/n45 (net)                             5      33.3466              0.0000     0.5693 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5693 f
  core/be/be_checker/wb_pkt_i[60] (net)                33.3466              0.0000     0.5693 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5693 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      33.3466              0.0000     0.5693 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5693 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  33.3466     0.0000     0.5693 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5693 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  33.3466   0.0000     0.5693 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0306  -0.0058 @   0.5635 f d 
  data arrival time                                                                    0.5635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3296     0.3296
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1725   0.0000    0.3296 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0304    0.2011     0.5306 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.6724      0.0000     0.5306 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5306 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.6724              0.0000     0.5306 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5306 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.6724           0.0000     0.5306 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0304   0.0000 &   0.5306 f
  data arrival time                                                                    0.5306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3362     0.3362
  clock reconvergence pessimism                                            -0.0046     0.3316
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3316 r
  library hold time                                                         0.0175     0.3490
  data required time                                                                   0.3490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3490
  data arrival time                                                                   -0.5306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1732   0.0000    0.3301 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0304    0.2012     0.5313 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.6950      0.0000     0.5313 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5313 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.6950              0.0000     0.5313 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5313 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.6950           0.0000     0.5313 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0304   0.0000 &   0.5313 f
  data arrival time                                                                    0.5313

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                            -0.0046     0.3322
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3322 r
  library hold time                                                         0.0175     0.3496
  data required time                                                                   0.3496
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3496
  data arrival time                                                                   -0.5313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1769   0.0000    0.3693 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0301    0.2012     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.5602      0.0000     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5705 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.5602              0.0000     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.5602           0.0000     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0301   0.0000 &   0.5705 f
  data arrival time                                                                    0.5705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  clock reconvergence pessimism                                            -0.0053     0.3710
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3710 r
  library hold time                                                         0.0178     0.3888
  data required time                                                                   0.3888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3888
  data arrival time                                                                   -0.5705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1732   0.0000   0.3305 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0305   0.2012   0.5317 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.7222   0.0000   0.5317 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5317 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.7222      0.0000     0.5317 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5317 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.7222   0.0000   0.5317 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0305   0.0000 &   0.5317 f
  data arrival time                                                                    0.5317

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3372     0.3372
  clock reconvergence pessimism                                            -0.0046     0.3326
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.3326 r
  library hold time                                                         0.0174     0.3500
  data required time                                                                   0.3500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3500
  data arrival time                                                                   -0.5317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1765   0.0000    0.3683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0305    0.2015     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.7545      0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.5698 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.7545              0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.7545           0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0305   0.0000 &   0.5699 f
  data arrival time                                                                    0.5699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0053     0.3704
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.3704 r
  library hold time                                                         0.0177     0.3881
  data required time                                                                   0.3881
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3881
  data arrival time                                                                   -0.5699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1765   0.0000    0.3683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0301    0.2012     0.5694 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   2.5577      0.0000     0.5694 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5694 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    2.5577              0.0000     0.5694 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5694 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   2.5577           0.0000     0.5694 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0301   0.0000 &   0.5695 f
  data arrival time                                                                    0.5695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  clock reconvergence pessimism                                            -0.0053     0.3699
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3699 r
  library hold time                                                         0.0178     0.3877
  data required time                                                                   0.3877
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3877
  data arrival time                                                                   -0.5695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1676   0.0000    0.3339 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0352    0.2045     0.5385 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   4.7341      0.0000     0.5385 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5385 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   4.7341    0.0000     0.5385 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5385 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   4.7341           0.0000     0.5385 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0352  -0.0022 &   0.5363 f
  data arrival time                                                                    0.5363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3418     0.3418
  clock reconvergence pessimism                                            -0.0033     0.3385
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3385 r
  library hold time                                                         0.0160     0.3545
  data required time                                                                   0.3545
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3545
  data arrival time                                                                   -0.5363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.2025   0.0000   0.2919 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0340   0.2066     0.4985 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   4.2643     0.0000     0.4985 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4985 f
  core/be/be_calculator/wb_pkt_o[54] (net)              4.2643              0.0000     0.4985 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4985 f
  core/be/wb_pkt[54] (net)                              4.2643              0.0000     0.4985 f
  core/be/icc_place91/INP (NBUFFX8)                               0.0340    0.0000 &   0.4985 f
  core/be/icc_place91/Z (NBUFFX8)                                 0.0424    0.0724 @   0.5709 f
  core/be/n91 (net)                             5      33.1119              0.0000     0.5709 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5709 f
  core/be/be_checker/wb_pkt_i[54] (net)                33.1119              0.0000     0.5709 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5709 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      33.1119              0.0000     0.5709 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5709 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  33.1119     0.0000     0.5709 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5709 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  33.1119   0.0000     0.5709 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0308  -0.0056 @   0.5653 f d 
  data arrival time                                                                    0.5653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1725   0.0000    0.3298 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0306    0.2013     0.5310 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.7822      0.0000     0.5310 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5310 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.7822              0.0000     0.5310 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5310 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.7822           0.0000     0.5310 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0306   0.0000 &   0.5310 f
  data arrival time                                                                    0.5310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                            -0.0046     0.3318
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.3318 r
  library hold time                                                         0.0174     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.2324   0.0000   0.3032 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0302   0.2061     0.5092 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.6795     0.0000     0.5092 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.5092 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.6795          0.0000     0.5092 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.5092 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.6795           0.0000     0.5092 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0302   0.0000 &   0.5093 f
  data arrival time                                                                    0.5093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3093     0.3093
  clock reconvergence pessimism                                            -0.0038     0.3056
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.3056 r
  library hold time                                                         0.0217     0.3272
  data required time                                                                   0.3272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3272
  data arrival time                                                                   -0.5093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3347     0.3347
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1676   0.0000    0.3347 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0333    0.2030     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   3.9092      0.0000     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5377 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   3.9092    0.0000     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   3.9092           0.0000     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0333  -0.0004 &   0.5373 f
  data arrival time                                                                    0.5373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3420     0.3420
  clock reconvergence pessimism                                            -0.0033     0.3387
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.3387 r
  library hold time                                                         0.0164     0.3552
  data required time                                                                   0.3552
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3552
  data arrival time                                                                   -0.5373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1770   0.0000    0.3693 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0310    0.2020     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   2.9601      0.0000     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5712 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    2.9601              0.0000     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   2.9601           0.0000     0.5712 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0310   0.0000 &   0.5713 f
  data arrival time                                                                    0.5713

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0053     0.3715
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3715 r
  library hold time                                                         0.0176     0.3891
  data required time                                                                   0.3891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3891
  data arrival time                                                                   -0.5713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3392     0.3392
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1312   0.0000    0.3392 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0327    0.1994     0.5386 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   3.6304      0.0000     0.5386 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5386 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   3.6304   0.0000     0.5386 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5386 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   3.6304           0.0000     0.5386 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0327   0.0000 &   0.5387 f
  data arrival time                                                                    0.5387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0038     0.3425
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3425 r
  library hold time                                                         0.0140     0.3565
  data required time                                                                   0.3565
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3565
  data arrival time                                                                   -0.5387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1772   0.0000    0.3689 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0312    0.2022     0.5710 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   3.0487      0.0000     0.5710 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5710 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    3.0487              0.0000     0.5710 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5710 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   3.0487           0.0000     0.5710 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0312   0.0000 &   0.5711 f
  data arrival time                                                                    0.5711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                            -0.0053     0.3713
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3713 r
  library hold time                                                         0.0176     0.3889
  data required time                                                                   0.3889
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3889
  data arrival time                                                                   -0.5711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2967     0.2967
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.2210   0.0000   0.2967 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0375   0.2110   0.5077 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2   5.7899   0.0000   0.5077 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5077 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)   5.7899            0.0000     0.5077 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.5077 f
  core/be/be_checker/dispatch_pkt_o[35] (net)           5.7899              0.0000     0.5077 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.5077 f
  core/be/dispatch_pkt[35] (net)                        5.7899              0.0000     0.5077 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.5077 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)        5.7899              0.0000     0.5077 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.5077 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)   5.7899           0.0000     0.5077 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0375   0.0001 &   0.5077 f
  data arrival time                                                                    0.5077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3092     0.3092
  clock reconvergence pessimism                                            -0.0038     0.3055
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.3055 r
  library hold time                                                         0.0201     0.3255
  data required time                                                                   0.3255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3255
  data arrival time                                                                   -0.5077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.2324   0.0000   0.3032 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0304   0.2062     0.5094 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.7474     0.0000     0.5094 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.5094 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.7474          0.0000     0.5094 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.5094 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.7474           0.0000     0.5094 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0304   0.0000 &   0.5094 f
  data arrival time                                                                    0.5094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3093     0.3093
  clock reconvergence pessimism                                            -0.0038     0.3055
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.3055 r
  library hold time                                                         0.0217     0.3272
  data required time                                                                   0.3272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3272
  data arrival time                                                                   -0.5094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3030     0.3030
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.2324   0.0000    0.3030 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0313    0.2069     0.5100 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   3.1426      0.0000     0.5100 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.5100 f
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   3.1426          0.0000     0.5100 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.5100 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   3.1426           0.0000     0.5100 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0313  -0.0007 &   0.5093 f
  data arrival time                                                                    0.5093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3093     0.3093
  clock reconvergence pessimism                                            -0.0038     0.3055
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.3055 r
  library hold time                                                         0.0214     0.3270
  data required time                                                                   0.3270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3270
  data arrival time                                                                   -0.5093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1768   0.0000    0.3691 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0325    0.2031     0.5723 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   3.5806      0.0000     0.5723 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.5723 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   3.5806              0.0000     0.5723 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.5723 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   3.5806           0.0000     0.5723 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0325  -0.0014 &   0.5709 f
  data arrival time                                                                    0.5709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0053     0.3712
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.3712 r
  library hold time                                                         0.0173     0.3885
  data required time                                                                   0.3885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3885
  data arrival time                                                                   -0.5709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1676   0.0000    0.3339 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0327    0.2025     0.5364 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   3.6704      0.0000     0.5364 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5364 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   3.6704    0.0000     0.5364 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5364 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   3.6704           0.0000     0.5364 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0327   0.0000 &   0.5365 f
  data arrival time                                                                    0.5365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  clock reconvergence pessimism                                            -0.0033     0.3372
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.3372 r
  library hold time                                                         0.0166     0.3538
  data required time                                                                   0.3538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3538
  data arrival time                                                                   -0.5365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.2444   0.0000    0.3623 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0311    0.2078     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   3.0540      0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5701 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   3.0540   0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   3.0540           0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0311   0.0000 &   0.5701 f
  data arrival time                                                                    0.5701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                            -0.0046     0.3650
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3650 r
  library hold time                                                         0.0223     0.3873
  data required time                                                                   0.3873
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3873
  data arrival time                                                                   -0.5701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.2207   0.0000   0.2969 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0310   0.2057   0.5026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   3.0133   0.0000   0.5026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5026 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   3.0133       0.0000     0.5026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   3.0133   0.0000   0.5026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0310   0.0000 &   0.5027 f
  data arrival time                                                                    0.5027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3029     0.3029
  clock reconvergence pessimism                                            -0.0038     0.2991
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.2991 r
  library hold time                                                         0.0207     0.3198
  data required time                                                                   0.3198
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3198
  data arrival time                                                                   -0.5027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.2025   0.0000   0.2919 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0340   0.2066     0.4985 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   4.2643     0.0000     0.4985 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4985 f
  core/be/be_calculator/wb_pkt_o[54] (net)              4.2643              0.0000     0.4985 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4985 f
  core/be/wb_pkt[54] (net)                              4.2643              0.0000     0.4985 f
  core/be/icc_place91/INP (NBUFFX8)                               0.0340    0.0000 &   0.4985 f
  core/be/icc_place91/Z (NBUFFX8)                                 0.0424    0.0724 @   0.5709 f
  core/be/n91 (net)                             5      33.1119              0.0000     0.5709 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5709 f
  core/be/be_checker/wb_pkt_i[54] (net)                33.1119              0.0000     0.5709 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5709 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      33.1119              0.0000     0.5709 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5709 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  33.1119     0.0000     0.5709 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5709 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  33.1119   0.0000     0.5709 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0309  -0.0061 @   0.5648 f d 
  data arrival time                                                                    0.5648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1765   0.0000    0.3694 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0323    0.2029     0.5724 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   3.4910      0.0000     0.5724 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5724 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    3.4910              0.0000     0.5724 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5724 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   3.4910           0.0000     0.5724 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0323  -0.0005 &   0.5719 f
  data arrival time                                                                    0.5719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0053     0.3716
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3716 r
  library hold time                                                         0.0174     0.3889
  data required time                                                                   0.3889
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3889
  data arrival time                                                                   -0.5719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.1524   0.0000   0.3498 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0341   0.2024   0.5522 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2   4.2582   0.0000   0.5522 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5522 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)   4.2582            0.0000     0.5522 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_02_0)    0.0000     0.5522 f
  core/be/be_checker/dispatch_pkt_o[24] (net)           4.2582              0.0000     0.5522 f
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_02_0)            0.0000     0.5522 f
  core/be/dispatch_pkt[24] (net)                        4.2582              0.0000     0.5522 f
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_02_0)      0.0000     0.5522 f
  core/be/be_calculator/dispatch_pkt_i[24] (net)        4.2582              0.0000     0.5522 f
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.5522 f
  core/be/be_calculator/reservation_reg/data_i[24] (net)   4.2582           0.0000     0.5522 f
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0341   0.0000 &   0.5522 f
  data arrival time                                                                    0.5522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0038     0.3537
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.3537 r
  library hold time                                                         0.0152     0.3689
  data required time                                                                   0.3689
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3689
  data arrival time                                                                   -0.5522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3355     0.3355
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1676   0.0000   0.3355 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0328   0.2026     0.5381 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   3.7292     0.0000     0.5381 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5381 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   3.7292   0.0000     0.5381 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5381 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   3.7292           0.0000     0.5381 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0328   0.0000 &   0.5382 f
  data arrival time                                                                    0.5382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  clock reconvergence pessimism                                            -0.0033     0.3383
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3383 r
  library hold time                                                         0.0165     0.3548
  data required time                                                                   0.3548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3548
  data arrival time                                                                   -0.5382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3387     0.3387
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1311   0.0000   0.3387 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0337   0.2002     0.5389 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2   4.0559     0.0000     0.5389 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.5389 f
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)   4.0559             0.0000     0.5389 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.5389 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)   4.0559           0.0000     0.5389 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0337   0.0000 &   0.5389 f
  data arrival time                                                                    0.5389

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3455     0.3455
  clock reconvergence pessimism                                            -0.0038     0.3418
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.3418 r
  library hold time                                                         0.0138     0.3555
  data required time                                                                   0.3555
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3555
  data arrival time                                                                   -0.5389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1672   0.0000    0.3325 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0355    0.2048     0.5373 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   4.8867      0.0000     0.5373 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5373 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   4.8867    0.0000     0.5373 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5373 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   4.8867           0.0000     0.5373 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0355   0.0001 &   0.5374 f
  data arrival time                                                                    0.5374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3414     0.3414
  clock reconvergence pessimism                                            -0.0033     0.3380
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.3380 r
  library hold time                                                         0.0159     0.3539
  data required time                                                                   0.3539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3539
  data arrival time                                                                   -0.5374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0509   0.1979     0.4899 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     3   9.2288     0.0000     0.4899 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4899 r
  core/be/be_calculator/wb_pkt_o[59] (net)              9.2288              0.0000     0.4899 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4899 r
  core/be/wb_pkt[59] (net)                              9.2288              0.0000     0.4899 r
  core/be/icc_place109/INP (NBUFFX8)                              0.0509   -0.0006 &   0.4893 r
  core/be/icc_place109/Z (NBUFFX8)                                0.0474    0.0807 @   0.5700 r
  core/be/n142 (net)                            3      32.5109              0.0000     0.5700 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5700 r
  core/be/be_checker/wb_pkt_i[59] (net)                32.5109              0.0000     0.5700 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5700 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      32.5109              0.0000     0.5700 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5700 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  32.5109     0.0000     0.5700 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5700 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  32.5109   0.0000     0.5700 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0344  -0.0031 @   0.5669 r d 
  data arrival time                                                                    0.5669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1524   0.0000    0.3500 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0333    0.1826     0.5326 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.7346      0.0000     0.5326 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5326 r
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.7346              0.0000     0.5326 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5326 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.7346           0.0000     0.5326 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0333   0.0000 &   0.5326 r
  data arrival time                                                                    0.5326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0021     0.3745
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3745 r
  library hold time                                                        -0.0254     0.3491
  data required time                                                                   0.3491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3491
  data arrival time                                                                   -0.5326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1676   0.0000    0.3339 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0331    0.2029     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   3.8542      0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5367 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   3.8542    0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   3.8542           0.0000     0.5367 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0331   0.0000 &   0.5368 f
  data arrival time                                                                    0.5368

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3401     0.3401
  clock reconvergence pessimism                                            -0.0033     0.3368
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.3368 r
  library hold time                                                         0.0165     0.3532
  data required time                                                                   0.3532
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3532
  data arrival time                                                                   -0.5368
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_186_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3384     0.3384
  core/be/be_calculator/calc_stage_reg/data_r_reg_103_/CLK (DFFX1)   0.1311   0.0000   0.3384 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_103_/Q (DFFX1)   0.0701   0.2254     0.5638 f
  core/be/be_calculator/calc_stage_reg/data_o[103] (net)     5  20.1528     0.0000     0.5638 f
  core/be/be_calculator/calc_stage_reg/data_o[103] (bsg_dff_width_p415_0)   0.0000     0.5638 f
  core/be/be_calculator/calc_status_o[14] (net)        20.1528              0.0000     0.5638 f
  core/be/be_calculator/calc_stage_reg/data_i[186] (bsg_dff_width_p415_0)   0.0000     0.5638 f
  core/be/be_calculator/calc_stage_reg/data_i[186] (net)  20.1528           0.0000     0.5638 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_186_/D (DFFX1)   0.0701   0.0005 &   0.5643 f
  data arrival time                                                                    0.5643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                            -0.0031     0.3665
  core/be/be_calculator/calc_stage_reg/data_r_reg_186_/CLK (DFFX1)          0.0000     0.3665 r
  library hold time                                                         0.0140     0.3805
  data required time                                                                   0.3805
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3805
  data arrival time                                                                   -0.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.1473   0.0000   0.3604 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0342   0.2020   0.5623 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2   4.2790   0.0000   0.5623 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5623 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)   4.2790            0.0000     0.5623 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.5623 f
  core/be/be_checker/dispatch_pkt_o[40] (net)           4.2790              0.0000     0.5623 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.5623 f
  core/be/dispatch_pkt[40] (net)                        4.2790              0.0000     0.5623 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.5623 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)        4.2790              0.0000     0.5623 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.5623 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)   4.2790           0.0000     0.5623 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0342   0.0000 &   0.5624 f
  data arrival time                                                                    0.5624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                            -0.0038     0.3638
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.3638 r
  library hold time                                                         0.0148     0.3786
  data required time                                                                   0.3786
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3786
  data arrival time                                                                   -0.5624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1672   0.0000    0.3326 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0367    0.2057     0.5383 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   5.3901      0.0000     0.5383 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.5383 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   5.3901    0.0000     0.5383 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.5383 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   5.3901            0.0000     0.5383 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0367   -0.0033 &   0.5351 f
  data arrival time                                                                    0.5351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3389     0.3389
  clock reconvergence pessimism                                            -0.0033     0.3356
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.3356 r
  library hold time                                                         0.0156     0.3512
  data required time                                                                   0.3512
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3512
  data arrival time                                                                   -0.5351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.1473   0.0000   0.3594 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0349   0.2026   0.5620 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   4.5937   0.0000   0.5620 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5620 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   4.5937            0.0000     0.5620 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.5620 f
  core/be/be_checker/dispatch_pkt_o[50] (net)           4.5937              0.0000     0.5620 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.5620 f
  core/be/dispatch_pkt[50] (net)                        4.5937              0.0000     0.5620 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.5620 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)        4.5937              0.0000     0.5620 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.5620 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)   4.5937           0.0000     0.5620 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0349  -0.0005 &   0.5615 f
  data arrival time                                                                    0.5615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3668     0.3668
  clock reconvergence pessimism                                            -0.0038     0.3629
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.3629 r
  library hold time                                                         0.0146     0.3775
  data required time                                                                   0.3775
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3775
  data arrival time                                                                   -0.5615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/CLK (DFFX1)   0.1528   0.0000   0.3506 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/Q (DFFX1)   0.0342   0.2025   0.5530 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (net)     2   4.3032   0.0000   0.5530 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5530 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (net)   4.3032            0.0000     0.5530 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (bp_be_scheduler_02_0)    0.0000     0.5530 f
  core/be/be_checker/dispatch_pkt_o[19] (net)           4.3032              0.0000     0.5530 f
  core/be/be_checker/dispatch_pkt_o[19] (bp_be_checker_top_02_0)            0.0000     0.5530 f
  core/be/dispatch_pkt[19] (net)                        4.3032              0.0000     0.5530 f
  core/be/be_calculator/dispatch_pkt_i[19] (bp_be_calculator_top_02_0)      0.0000     0.5530 f
  core/be/be_calculator/dispatch_pkt_i[19] (net)        4.3032              0.0000     0.5530 f
  core/be/be_calculator/reservation_reg/data_i[19] (bsg_dff_width_p295_0)   0.0000     0.5530 f
  core/be/be_calculator/reservation_reg/data_i[19] (net)   4.3032           0.0000     0.5530 f
  core/be/be_calculator/reservation_reg/data_r_reg_19_/D (DFFX1)   0.0342   0.0000 &   0.5531 f
  data arrival time                                                                    0.5531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0038     0.3539
  core/be/be_calculator/reservation_reg/data_r_reg_19_/CLK (DFFX1)          0.0000     0.3539 r
  library hold time                                                         0.0152     0.3690
  data required time                                                                   0.3690
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3690
  data arrival time                                                                   -0.5531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/CLK (DFFX1)   0.1530   0.0000   0.3500 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/Q (DFFX1)   0.0346   0.2028   0.5528 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (net)     2   4.4916   0.0000   0.5528 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5528 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (net)   4.4916            0.0000     0.5528 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (bp_be_scheduler_02_0)    0.0000     0.5528 f
  core/be/be_checker/dispatch_pkt_o[25] (net)           4.4916              0.0000     0.5528 f
  core/be/be_checker/dispatch_pkt_o[25] (bp_be_checker_top_02_0)            0.0000     0.5528 f
  core/be/dispatch_pkt[25] (net)                        4.4916              0.0000     0.5528 f
  core/be/be_calculator/dispatch_pkt_i[25] (bp_be_calculator_top_02_0)      0.0000     0.5528 f
  core/be/be_calculator/dispatch_pkt_i[25] (net)        4.4916              0.0000     0.5528 f
  core/be/be_calculator/reservation_reg/data_i[25] (bsg_dff_width_p295_0)   0.0000     0.5528 f
  core/be/be_calculator/reservation_reg/data_i[25] (net)   4.4916           0.0000     0.5528 f
  core/be/be_calculator/reservation_reg/data_r_reg_25_/D (DFFX1)   0.0346   0.0000 &   0.5529 f
  data arrival time                                                                    0.5529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_calculator/reservation_reg/data_r_reg_25_/CLK (DFFX1)          0.0000     0.3538 r
  library hold time                                                         0.0150     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.5529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3346     0.3346
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1676   0.0000   0.3346 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0334   0.2031     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   3.9710     0.0000     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5377 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   3.9710    0.0000     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   3.9710           0.0000     0.5377 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0334   0.0001 &   0.5378 f
  data arrival time                                                                    0.5378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  clock reconvergence pessimism                                            -0.0033     0.3373
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.3373 r
  library hold time                                                         0.0164     0.3537
  data required time                                                                   0.3537
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3537
  data arrival time                                                                   -0.5378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.1472   0.0000   0.3573 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0349   0.2026   0.5599 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   4.5967   0.0000   0.5599 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5599 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   4.5967            0.0000     0.5599 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.5599 f
  core/be/be_checker/dispatch_pkt_o[53] (net)           4.5967              0.0000     0.5599 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.5599 f
  core/be/dispatch_pkt[53] (net)                        4.5967              0.0000     0.5599 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.5599 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)        4.5967              0.0000     0.5599 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.5599 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)   4.5967           0.0000     0.5599 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0349   0.0000 &   0.5599 f
  data arrival time                                                                    0.5599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  clock reconvergence pessimism                                            -0.0038     0.3612
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.3612 r
  library hold time                                                         0.0146     0.3758
  data required time                                                                   0.3758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3758
  data arrival time                                                                   -0.5599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0509   0.1979     0.4899 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     3   9.2288     0.0000     0.4899 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4899 r
  core/be/be_calculator/wb_pkt_o[59] (net)              9.2288              0.0000     0.4899 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4899 r
  core/be/wb_pkt[59] (net)                              9.2288              0.0000     0.4899 r
  core/be/icc_place109/INP (NBUFFX8)                              0.0509   -0.0006 &   0.4893 r
  core/be/icc_place109/Z (NBUFFX8)                                0.0474    0.0807 @   0.5700 r
  core/be/n142 (net)                            3      32.5109              0.0000     0.5700 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5700 r
  core/be/be_checker/wb_pkt_i[59] (net)                32.5109              0.0000     0.5700 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5700 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      32.5109              0.0000     0.5700 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5700 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  32.5109     0.0000     0.5700 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5700 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  32.5109   0.0000     0.5700 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0345  -0.0038 @   0.5662 r d 
  data arrival time                                                                    0.5662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.1900   0.0000   0.3658 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0342   0.2057   0.5715 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2   4.3473   0.0000   0.5715 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5715 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)   4.3473            0.0000     0.5715 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.5715 f
  core/be/be_checker/dispatch_pkt_o[43] (net)           4.3473              0.0000     0.5715 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.5715 f
  core/be/dispatch_pkt[43] (net)                        4.3473              0.0000     0.5715 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.5715 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)        4.3473              0.0000     0.5715 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.5715 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)   4.3473           0.0000     0.5715 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0342   0.0000 &   0.5715 f
  data arrival time                                                                    0.5715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                            -0.0038     0.3694
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                         0.0178     0.3872
  data required time                                                                   0.3872
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3872
  data arrival time                                                                   -0.5715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/CLK (DFFX1)   0.1524   0.0000   0.3496 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/Q (DFFX1)   0.0355   0.2035   0.5531 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (net)     2   4.8692   0.0000   0.5531 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5531 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (net)   4.8692            0.0000     0.5531 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (bp_be_scheduler_02_0)    0.0000     0.5531 f
  core/be/be_checker/dispatch_pkt_o[21] (net)           4.8692              0.0000     0.5531 f
  core/be/be_checker/dispatch_pkt_o[21] (bp_be_checker_top_02_0)            0.0000     0.5531 f
  core/be/dispatch_pkt[21] (net)                        4.8692              0.0000     0.5531 f
  core/be/be_calculator/dispatch_pkt_i[21] (bp_be_calculator_top_02_0)      0.0000     0.5531 f
  core/be/be_calculator/dispatch_pkt_i[21] (net)        4.8692              0.0000     0.5531 f
  core/be/be_calculator/reservation_reg/data_i[21] (bsg_dff_width_p295_0)   0.0000     0.5531 f
  core/be/be_calculator/reservation_reg/data_i[21] (net)   4.8692           0.0000     0.5531 f
  core/be/be_calculator/reservation_reg/data_r_reg_21_/D (DFFX1)   0.0355   0.0000 &   0.5532 f
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3577     0.3577
  clock reconvergence pessimism                                            -0.0038     0.3539
  core/be/be_calculator/reservation_reg/data_r_reg_21_/CLK (DFFX1)          0.0000     0.3539 r
  library hold time                                                         0.0149     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/CLK (DFFX1)   0.1527   0.0000   0.3505 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/Q (DFFX1)   0.0345   0.2027   0.5532 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (net)     2   4.4386   0.0000   0.5532 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5532 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (net)   4.4386            0.0000     0.5532 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (bp_be_scheduler_02_0)    0.0000     0.5532 f
  core/be/be_checker/dispatch_pkt_o[17] (net)           4.4386              0.0000     0.5532 f
  core/be/be_checker/dispatch_pkt_o[17] (bp_be_checker_top_02_0)            0.0000     0.5532 f
  core/be/dispatch_pkt[17] (net)                        4.4386              0.0000     0.5532 f
  core/be/be_calculator/dispatch_pkt_i[17] (bp_be_calculator_top_02_0)      0.0000     0.5532 f
  core/be/be_calculator/dispatch_pkt_i[17] (net)        4.4386              0.0000     0.5532 f
  core/be/be_calculator/reservation_reg/data_i[17] (bsg_dff_width_p295_0)   0.0000     0.5532 f
  core/be/be_calculator/reservation_reg/data_i[17] (net)   4.4386           0.0000     0.5532 f
  core/be/be_calculator/reservation_reg/data_r_reg_17_/D (DFFX1)   0.0345   0.0000 &   0.5532 f
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0038     0.3537
  core/be/be_calculator/reservation_reg/data_r_reg_17_/CLK (DFFX1)          0.0000     0.3537 r
  library hold time                                                         0.0151     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.1473   0.0000   0.3597 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0357   0.2032   0.5629 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2   4.9204   0.0000   0.5629 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5629 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)   4.9204            0.0000     0.5629 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.5629 f
  core/be/be_checker/dispatch_pkt_o[62] (net)           4.9204              0.0000     0.5629 f
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.5629 f
  core/be/dispatch_pkt[62] (net)                        4.9204              0.0000     0.5629 f
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.5629 f
  core/be/be_calculator/dispatch_pkt_i[62] (net)        4.9204              0.0000     0.5629 f
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.5629 f
  core/be/be_calculator/reservation_reg/data_i[62] (net)   4.9204           0.0000     0.5629 f
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0357  -0.0009 &   0.5620 f
  data arrival time                                                                    0.5620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                            -0.0038     0.3631
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                         0.0144     0.3776
  data required time                                                                   0.3776
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3776
  data arrival time                                                                   -0.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.1473   0.0000   0.3596 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0350   0.2026   0.5622 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   4.6192   0.0000   0.5622 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5622 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   4.6192            0.0000     0.5622 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.5622 f
  core/be/be_checker/dispatch_pkt_o[48] (net)           4.6192              0.0000     0.5622 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.5622 f
  core/be/dispatch_pkt[48] (net)                        4.6192              0.0000     0.5622 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.5622 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)        4.6192              0.0000     0.5622 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.5622 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)   4.6192           0.0000     0.5622 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0350   0.0000 &   0.5622 f
  data arrival time                                                                    0.5622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                            -0.0038     0.3631
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                         0.0146     0.3777
  data required time                                                                   0.3777
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3777
  data arrival time                                                                   -0.5622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)   0.1529   0.0000   0.3506 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)   0.0339   0.2023   0.5529 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)     2   4.1786   0.0000   0.5529 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5529 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (net)   4.1786            0.0000     0.5529 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (bp_be_scheduler_02_0)    0.0000     0.5529 f
  core/be/be_checker/dispatch_pkt_o[20] (net)           4.1786              0.0000     0.5529 f
  core/be/be_checker/dispatch_pkt_o[20] (bp_be_checker_top_02_0)            0.0000     0.5529 f
  core/be/dispatch_pkt[20] (net)                        4.1786              0.0000     0.5529 f
  core/be/be_calculator/dispatch_pkt_i[20] (bp_be_calculator_top_02_0)      0.0000     0.5529 f
  core/be/be_calculator/dispatch_pkt_i[20] (net)        4.1786              0.0000     0.5529 f
  core/be/be_calculator/reservation_reg/data_i[20] (bsg_dff_width_p295_0)   0.0000     0.5529 f
  core/be/be_calculator/reservation_reg/data_i[20] (net)   4.1786           0.0000     0.5529 f
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)   0.0339   0.0000 &   0.5529 f
  data arrival time                                                                    0.5529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0038     0.3531
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)          0.0000     0.3531 r
  library hold time                                                         0.0152     0.3683
  data required time                                                                   0.3683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3683
  data arrival time                                                                   -0.5529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3347     0.3347
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1676   0.0000    0.3347 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0354    0.2047     0.5394 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   4.8350      0.0000     0.5394 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5394 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   4.8350   0.0000     0.5394 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5394 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   4.8350           0.0000     0.5394 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0354   0.0001 &   0.5395 f
  data arrival time                                                                    0.5395

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3423     0.3423
  clock reconvergence pessimism                                            -0.0033     0.3389
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3389 r
  library hold time                                                         0.0159     0.3549
  data required time                                                                   0.3549
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3549
  data arrival time                                                                   -0.5395
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/CLK (DFFX1)   0.1527   0.0000   0.3505 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/Q (DFFX1)   0.0349   0.2030   0.5535 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (net)     2   4.5955   0.0000   0.5535 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5535 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (net)   4.5955            0.0000     0.5535 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (bp_be_scheduler_02_0)    0.0000     0.5535 f
  core/be/be_checker/dispatch_pkt_o[16] (net)           4.5955              0.0000     0.5535 f
  core/be/be_checker/dispatch_pkt_o[16] (bp_be_checker_top_02_0)            0.0000     0.5535 f
  core/be/dispatch_pkt[16] (net)                        4.5955              0.0000     0.5535 f
  core/be/be_calculator/dispatch_pkt_i[16] (bp_be_calculator_top_02_0)      0.0000     0.5535 f
  core/be/be_calculator/dispatch_pkt_i[16] (net)        4.5955              0.0000     0.5535 f
  core/be/be_calculator/reservation_reg/data_i[16] (bsg_dff_width_p295_0)   0.0000     0.5535 f
  core/be/be_calculator/reservation_reg/data_i[16] (net)   4.5955           0.0000     0.5535 f
  core/be/be_calculator/reservation_reg/data_r_reg_16_/D (DFFX1)   0.0349   0.0000 &   0.5535 f
  data arrival time                                                                    0.5535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0038     0.3539
  core/be/be_calculator/reservation_reg/data_r_reg_16_/CLK (DFFX1)          0.0000     0.3539 r
  library hold time                                                         0.0150     0.3689
  data required time                                                                   0.3689
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3689
  data arrival time                                                                   -0.5535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)   0.1527   0.0000   0.3504 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)   0.0350   0.2031   0.5535 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)     2   4.6354   0.0000   0.5535 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5535 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (net)   4.6354            0.0000     0.5535 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (bp_be_scheduler_02_0)    0.0000     0.5535 f
  core/be/be_checker/dispatch_pkt_o[14] (net)           4.6354              0.0000     0.5535 f
  core/be/be_checker/dispatch_pkt_o[14] (bp_be_checker_top_02_0)            0.0000     0.5535 f
  core/be/dispatch_pkt[14] (net)                        4.6354              0.0000     0.5535 f
  core/be/be_calculator/dispatch_pkt_i[14] (bp_be_calculator_top_02_0)      0.0000     0.5535 f
  core/be/be_calculator/dispatch_pkt_i[14] (net)        4.6354              0.0000     0.5535 f
  core/be/be_calculator/reservation_reg/data_i[14] (bsg_dff_width_p295_0)   0.0000     0.5535 f
  core/be/be_calculator/reservation_reg/data_i[14] (net)   4.6354           0.0000     0.5535 f
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)   0.0350   0.0000 &   0.5535 f
  data arrival time                                                                    0.5535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)          0.0000     0.3538 r
  library hold time                                                         0.0150     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.5535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.1473   0.0000   0.3597 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0351   0.2027   0.5624 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   4.6800   0.0000   0.5624 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5624 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   4.6800            0.0000     0.5624 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.5624 f
  core/be/be_checker/dispatch_pkt_o[56] (net)           4.6800              0.0000     0.5624 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.5624 f
  core/be/dispatch_pkt[56] (net)                        4.6800              0.0000     0.5624 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.5624 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)        4.6800              0.0000     0.5624 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.5624 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)   4.6800           0.0000     0.5624 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0351   0.0000 &   0.5624 f
  data arrival time                                                                    0.5624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3669     0.3669
  clock reconvergence pessimism                                            -0.0038     0.3631
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                         0.0146     0.3776
  data required time                                                                   0.3776
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3776
  data arrival time                                                                   -0.5624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.2026   0.0000   0.2917 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0543   0.1998     0.4914 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  10.5126     0.0000     0.4914 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4914 r
  core/be/be_calculator/wb_pkt_o[53] (net)             10.5126              0.0000     0.4914 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4914 r
  core/be/wb_pkt[53] (net)                             10.5126              0.0000     0.4914 r
  core/be/icc_place36/INP (NBUFFX8)                               0.0543    0.0001 &   0.4915 r
  core/be/icc_place36/Z (NBUFFX8)                                 0.0461    0.0812 @   0.5728 r
  core/be/n36 (net)                             3      30.5542              0.0000     0.5728 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5728 r
  core/be/be_checker/wb_pkt_i[53] (net)                30.5542              0.0000     0.5728 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5728 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      30.5542              0.0000     0.5728 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5728 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  30.5542     0.0000     0.5728 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5728 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  30.5542   0.0000     0.5728 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0334  -0.0045 @   0.5683 r d 
  data arrival time                                                                    0.5683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0567   0.2011     0.4931 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     3  11.4146     0.0000     0.4931 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4931 r
  core/be/be_calculator/wb_pkt_o[51] (net)             11.4146              0.0000     0.4931 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4931 r
  core/be/wb_pkt[51] (net)                             11.4146              0.0000     0.4931 r
  core/be/icc_place89/INP (NBUFFX8)                               0.0567   -0.0012 &   0.4919 r
  core/be/icc_place89/Z (NBUFFX8)                                 0.0483    0.0829 @   0.5748 r
  core/be/n89 (net)                             3      34.7043              0.0000     0.5748 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5748 r
  core/be/be_checker/wb_pkt_i[51] (net)                34.7043              0.0000     0.5748 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5748 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      34.7043              0.0000     0.5748 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5748 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  34.7043     0.0000     0.5748 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5748 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  34.7043   0.0000     0.5748 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0483  -0.0065 @   0.5683 r d 
  data arrival time                                                                    0.5683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/CLK (DFFX1)   0.1527   0.0000   0.3501 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/Q (DFFX1)   0.0352   0.2033   0.5534 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (net)     2   4.7322   0.0000   0.5534 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5534 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (net)   4.7322             0.0000     0.5534 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (bp_be_scheduler_02_0)     0.0000     0.5534 f
  core/be/be_checker/dispatch_pkt_o[8] (net)            4.7322              0.0000     0.5534 f
  core/be/be_checker/dispatch_pkt_o[8] (bp_be_checker_top_02_0)             0.0000     0.5534 f
  core/be/dispatch_pkt[8] (net)                         4.7322              0.0000     0.5534 f
  core/be/be_calculator/dispatch_pkt_i[8] (bp_be_calculator_top_02_0)       0.0000     0.5534 f
  core/be/be_calculator/dispatch_pkt_i[8] (net)         4.7322              0.0000     0.5534 f
  core/be/be_calculator/reservation_reg/data_i[8] (bsg_dff_width_p295_0)    0.0000     0.5534 f
  core/be/be_calculator/reservation_reg/data_i[8] (net)   4.7322            0.0000     0.5534 f
  core/be/be_calculator/reservation_reg/data_r_reg_8_/D (DFFX1)   0.0352    0.0000 &   0.5534 f
  data arrival time                                                                    0.5534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3574     0.3574
  clock reconvergence pessimism                                            -0.0038     0.3537
  core/be/be_calculator/reservation_reg/data_r_reg_8_/CLK (DFFX1)           0.0000     0.3537 r
  library hold time                                                         0.0149     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.5534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.1898   0.0000   0.3655 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0348   0.2061   0.5716 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2   4.5867   0.0000   0.5716 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5716 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)   4.5867            0.0000     0.5716 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_02_0)    0.0000     0.5716 f
  core/be/be_checker/dispatch_pkt_o[42] (net)           4.5867              0.0000     0.5716 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_02_0)            0.0000     0.5716 f
  core/be/dispatch_pkt[42] (net)                        4.5867              0.0000     0.5716 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_02_0)      0.0000     0.5716 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)        4.5867              0.0000     0.5716 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.5716 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)   4.5867           0.0000     0.5716 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0348   0.0000 &   0.5716 f
  data arrival time                                                                    0.5716

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3729     0.3729
  clock reconvergence pessimism                                            -0.0038     0.3691
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.3691 r
  library hold time                                                         0.0177     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.5716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_258_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)   0.1790   0.0000   0.3502 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/Q (DFFX1)   0.0351   0.2054     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (net)     2   4.7020     0.0000     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (bsg_dff_width_p415_0)   0.0000     0.5556 f
  core/be/be_calculator/calc_stage_r_2__instr_v_ (net)   4.7020             0.0000     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (bsg_dff_width_p415_0)   0.0000     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (net)   4.7020           0.0000     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/D (DFFX1)   0.0351   0.0000 &   0.5557 f
  data arrival time                                                                    0.5557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0033     0.3539
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/CLK (DFFX1)          0.0000     0.3539 r
  library hold time                                                         0.0168     0.3708
  data required time                                                                   0.3708
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3708
  data arrival time                                                                   -0.5557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/CLK (DFFX1)   0.1473   0.0000   0.3597 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/Q (DFFX1)   0.0353   0.2029   0.5626 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (net)     2   4.7594   0.0000   0.5626 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5626 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (net)   4.7594            0.0000     0.5626 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (bp_be_scheduler_02_0)    0.0000     0.5626 f
  core/be/be_checker/dispatch_pkt_o[63] (net)           4.7594              0.0000     0.5626 f
  core/be/be_checker/dispatch_pkt_o[63] (bp_be_checker_top_02_0)            0.0000     0.5626 f
  core/be/dispatch_pkt[63] (net)                        4.7594              0.0000     0.5626 f
  core/be/be_calculator/dispatch_pkt_i[63] (bp_be_calculator_top_02_0)      0.0000     0.5626 f
  core/be/be_calculator/dispatch_pkt_i[63] (net)        4.7594              0.0000     0.5626 f
  core/be/be_calculator/reservation_reg/data_i[63] (bsg_dff_width_p295_0)   0.0000     0.5626 f
  core/be/be_calculator/reservation_reg/data_i[63] (net)   4.7594           0.0000     0.5626 f
  core/be/be_calculator/reservation_reg/data_r_reg_63_/D (DFFX1)   0.0353   0.0000 &   0.5626 f
  data arrival time                                                                    0.5626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                            -0.0038     0.3631
  core/be/be_calculator/reservation_reg/data_r_reg_63_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                         0.0145     0.3776
  data required time                                                                   0.3776
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3776
  data arrival time                                                                   -0.5626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/CLK (DFFX1)   0.1528   0.0000   0.3498 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/Q (DFFX1)   0.0351   0.2032   0.5531 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (net)     2   4.6901   0.0000   0.5531 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5531 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (net)   4.6901            0.0000     0.5531 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (bp_be_scheduler_02_0)    0.0000     0.5531 f
  core/be/be_checker/dispatch_pkt_o[30] (net)           4.6901              0.0000     0.5531 f
  core/be/be_checker/dispatch_pkt_o[30] (bp_be_checker_top_02_0)            0.0000     0.5531 f
  core/be/dispatch_pkt[30] (net)                        4.6901              0.0000     0.5531 f
  core/be/be_calculator/dispatch_pkt_i[30] (bp_be_calculator_top_02_0)      0.0000     0.5531 f
  core/be/be_calculator/dispatch_pkt_i[30] (net)        4.6901              0.0000     0.5531 f
  core/be/be_calculator/reservation_reg/data_i[30] (bsg_dff_width_p295_0)   0.0000     0.5531 f
  core/be/be_calculator/reservation_reg/data_i[30] (net)   4.6901           0.0000     0.5531 f
  core/be/be_calculator/reservation_reg/data_r_reg_30_/D (DFFX1)   0.0351   0.0000 &   0.5531 f
  data arrival time                                                                    0.5531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0038     0.3532
  core/be/be_calculator/reservation_reg/data_r_reg_30_/CLK (DFFX1)          0.0000     0.3532 r
  library hold time                                                         0.0150     0.3681
  data required time                                                                   0.3681
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3681
  data arrival time                                                                   -0.5531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/CLK (DFFX1)   0.1524   0.0000   0.3498 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/Q (DFFX1)   0.0365   0.2043   0.5541 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (net)     2   5.2822   0.0000   0.5541 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5541 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (net)   5.2822            0.0000     0.5541 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (bp_be_scheduler_02_0)    0.0000     0.5541 f
  core/be/be_checker/dispatch_pkt_o[23] (net)           5.2822              0.0000     0.5541 f
  core/be/be_checker/dispatch_pkt_o[23] (bp_be_checker_top_02_0)            0.0000     0.5541 f
  core/be/dispatch_pkt[23] (net)                        5.2822              0.0000     0.5541 f
  core/be/be_calculator/dispatch_pkt_i[23] (bp_be_calculator_top_02_0)      0.0000     0.5541 f
  core/be/be_calculator/dispatch_pkt_i[23] (net)        5.2822              0.0000     0.5541 f
  core/be/be_calculator/reservation_reg/data_i[23] (bsg_dff_width_p295_0)   0.0000     0.5541 f
  core/be/be_calculator/reservation_reg/data_i[23] (net)   5.2822           0.0000     0.5541 f
  core/be/be_calculator/reservation_reg/data_r_reg_23_/D (DFFX1)   0.0365  -0.0004 &   0.5537 f
  data arrival time                                                                    0.5537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_calculator/reservation_reg/data_r_reg_23_/CLK (DFFX1)          0.0000     0.3538 r
  library hold time                                                         0.0146     0.3684
  data required time                                                                   0.3684
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3684
  data arrival time                                                                   -0.5537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3568     0.3568
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.1471   0.0000   0.3568 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0365   0.2039   0.5606 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   5.2827   0.0000   0.5606 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5606 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   5.2827            0.0000     0.5606 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.5606 f
  core/be/be_checker/dispatch_pkt_o[58] (net)           5.2827              0.0000     0.5606 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.5606 f
  core/be/dispatch_pkt[58] (net)                        5.2827              0.0000     0.5606 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.5606 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)        5.2827              0.0000     0.5606 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.5606 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)   5.2827           0.0000     0.5606 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0365   0.0000 &   0.5606 f
  data arrival time                                                                    0.5606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  clock reconvergence pessimism                                            -0.0038     0.3611
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.3611 r
  library hold time                                                         0.0142     0.3754
  data required time                                                                   0.3754
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3754
  data arrival time                                                                   -0.5606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3499     0.3499
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/CLK (DFFX1)   0.1529   0.0000   0.3499 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/Q (DFFX1)   0.0351   0.2032   0.5531 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (net)     2   4.6778   0.0000   0.5531 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5531 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (net)   4.6778            0.0000     0.5531 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (bp_be_scheduler_02_0)    0.0000     0.5531 f
  core/be/be_checker/dispatch_pkt_o[29] (net)           4.6778              0.0000     0.5531 f
  core/be/be_checker/dispatch_pkt_o[29] (bp_be_checker_top_02_0)            0.0000     0.5531 f
  core/be/dispatch_pkt[29] (net)                        4.6778              0.0000     0.5531 f
  core/be/be_calculator/dispatch_pkt_i[29] (bp_be_calculator_top_02_0)      0.0000     0.5531 f
  core/be/be_calculator/dispatch_pkt_i[29] (net)        4.6778              0.0000     0.5531 f
  core/be/be_calculator/reservation_reg/data_i[29] (bsg_dff_width_p295_0)   0.0000     0.5531 f
  core/be/be_calculator/reservation_reg/data_i[29] (net)   4.6778           0.0000     0.5531 f
  core/be/be_calculator/reservation_reg/data_r_reg_29_/D (DFFX1)   0.0351   0.0000 &   0.5532 f
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  clock reconvergence pessimism                                            -0.0038     0.3529
  core/be/be_calculator/reservation_reg/data_r_reg_29_/CLK (DFFX1)          0.0000     0.3529 r
  library hold time                                                         0.0149     0.3678
  data required time                                                                   0.3678
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3678
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.1902   0.0000   0.3659 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0352   0.2065   0.5724 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2   4.7904   0.0000   0.5724 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5724 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)   4.7904            0.0000     0.5724 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.5724 f
  core/be/be_checker/dispatch_pkt_o[39] (net)           4.7904              0.0000     0.5724 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.5724 f
  core/be/dispatch_pkt[39] (net)                        4.7904              0.0000     0.5724 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.5724 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)        4.7904              0.0000     0.5724 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.5724 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)   4.7904           0.0000     0.5724 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0352   0.0000 &   0.5725 f
  data arrival time                                                                    0.5725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3733     0.3733
  clock reconvergence pessimism                                            -0.0038     0.3695
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                         0.0176     0.3871
  data required time                                                                   0.3871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3871
  data arrival time                                                                   -0.5725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.2025   0.0000   0.2922 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0588   0.2023     0.4945 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     3  12.2450     0.0000     0.4945 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4945 r
  core/be/be_calculator/wb_pkt_o[48] (net)             12.2450              0.0000     0.4945 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4945 r
  core/be/wb_pkt[48] (net)                             12.2450              0.0000     0.4945 r
  core/be/icc_place77/INP (NBUFFX8)                               0.0588   -0.0016 &   0.4929 r
  core/be/icc_place77/Z (NBUFFX8)                                 0.0473    0.0831 @   0.5760 r
  core/be/n77 (net)                             3      32.9455              0.0000     0.5760 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5760 r
  core/be/be_checker/wb_pkt_i[48] (net)                32.9455              0.0000     0.5760 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5760 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      32.9455              0.0000     0.5760 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5760 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  32.9455     0.0000     0.5760 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5760 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  32.9455   0.0000     0.5760 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0473  -0.0071 @   0.5688 r d 
  data arrival time                                                                    0.5688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3347     0.3347
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1676   0.0000    0.3347 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0352    0.2045     0.5392 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   4.7322      0.0000     0.5392 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.5392 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   4.7322    0.0000     0.5392 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.5392 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   4.7322            0.0000     0.5392 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0352    0.0001 &   0.5393 f
  data arrival time                                                                    0.5393

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3412     0.3412
  clock reconvergence pessimism                                            -0.0033     0.3379
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.3379 r
  library hold time                                                         0.0160     0.3539
  data required time                                                                   0.3539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3539
  data arrival time                                                                   -0.5393
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3328     0.3328
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1672   0.0000    0.3328 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0364    0.2055     0.5383 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   5.2656      0.0000     0.5383 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5383 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   5.2656    0.0000     0.5383 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5383 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   5.2656            0.0000     0.5383 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0364    0.0001 &   0.5384 f
  data arrival time                                                                    0.5384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  clock reconvergence pessimism                                            -0.0033     0.3373
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.3373 r
  library hold time                                                         0.0157     0.3530
  data required time                                                                   0.3530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3530
  data arrival time                                                                   -0.5384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/CLK (DFFX1)   0.2205   0.0000   0.2968 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/Q (DFFX1)   0.0335   0.2078   0.5046 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (net)     2   4.0995   0.0000   0.5046 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5046 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (net)   4.0995             0.0000     0.5046 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (bp_be_scheduler_02_0)     0.0000     0.5046 f
  core/be/be_checker/dispatch_pkt_o[4] (net)            4.0995              0.0000     0.5046 f
  core/be/be_checker/dispatch_pkt_o[4] (bp_be_checker_top_02_0)             0.0000     0.5046 f
  core/be/dispatch_pkt[4] (net)                         4.0995              0.0000     0.5046 f
  core/be/be_calculator/dispatch_pkt_i[4] (bp_be_calculator_top_02_0)       0.0000     0.5046 f
  core/be/be_calculator/dispatch_pkt_i[4] (net)         4.0995              0.0000     0.5046 f
  core/be/be_calculator/reservation_reg/data_i[4] (bsg_dff_width_p295_0)    0.0000     0.5046 f
  core/be/be_calculator/reservation_reg/data_i[4] (net)   4.0995            0.0000     0.5046 f
  core/be/be_calculator/reservation_reg/data_r_reg_4_/D (DFFX1)   0.0335    0.0000 &   0.5046 f
  data arrival time                                                                    0.5046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3028     0.3028
  clock reconvergence pessimism                                            -0.0038     0.2990
  core/be/be_calculator/reservation_reg/data_r_reg_4_/CLK (DFFX1)           0.0000     0.2990 r
  library hold time                                                         0.0201     0.3192
  data required time                                                                   0.3192
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3192
  data arrival time                                                                   -0.5046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.1900   0.0000   0.3658 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0353   0.2066   0.5724 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2   4.8150   0.0000   0.5724 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5724 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)   4.8150            0.0000     0.5724 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.5724 f
  core/be/be_checker/dispatch_pkt_o[41] (net)           4.8150              0.0000     0.5724 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.5724 f
  core/be/dispatch_pkt[41] (net)                        4.8150              0.0000     0.5724 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.5724 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)        4.8150              0.0000     0.5724 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.5724 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)   4.8150           0.0000     0.5724 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0353   0.0000 &   0.5724 f
  data arrival time                                                                    0.5724

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                            -0.0038     0.3694
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                         0.0175     0.3870
  data required time                                                                   0.3870
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3870
  data arrival time                                                                   -0.5724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/CLK (DFFX1)   0.2204   0.0000   0.2969 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/Q (DFFX1)   0.0335   0.2077   0.5046 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (net)     2   4.0734   0.0000   0.5046 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5046 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (net)   4.0734            0.0000     0.5046 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (bp_be_scheduler_02_0)    0.0000     0.5046 f
  core/be/be_checker/dispatch_pkt_o[10] (net)           4.0734              0.0000     0.5046 f
  core/be/be_checker/dispatch_pkt_o[10] (bp_be_checker_top_02_0)            0.0000     0.5046 f
  core/be/dispatch_pkt[10] (net)                        4.0734              0.0000     0.5046 f
  core/be/be_calculator/dispatch_pkt_i[10] (bp_be_calculator_top_02_0)      0.0000     0.5046 f
  core/be/be_calculator/dispatch_pkt_i[10] (net)        4.0734              0.0000     0.5046 f
  core/be/be_calculator/reservation_reg/data_i[10] (bsg_dff_width_p295_0)   0.0000     0.5046 f
  core/be/be_calculator/reservation_reg/data_i[10] (net)   4.0734           0.0000     0.5046 f
  core/be/be_calculator/reservation_reg/data_r_reg_10_/D (DFFX1)   0.0335   0.0000 &   0.5046 f
  data arrival time                                                                    0.5046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3028     0.3028
  clock reconvergence pessimism                                            -0.0038     0.2990
  core/be/be_calculator/reservation_reg/data_r_reg_10_/CLK (DFFX1)          0.0000     0.2990 r
  library hold time                                                         0.0201     0.3191
  data required time                                                                   0.3191
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3191
  data arrival time                                                                   -0.5046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1790   0.0000    0.3495 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0357    0.2060     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2   4.9917      0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.5554 f
  core/be/be_calculator/calc_status_o[25] (net)         4.9917              0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)   4.9917           0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0357   0.0000 &   0.5555 f
  data arrival time                                                                    0.5555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  clock reconvergence pessimism                                            -0.0033     0.3533
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.3533 r
  library hold time                                                         0.0167     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.5555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1855


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0615   0.0000   0.3260 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0367   0.1729     0.4988 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.9188     0.0000     0.4988 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4988 r
  core/be/be_calculator/wb_pkt_o[45] (net)              3.9188              0.0000     0.4988 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4988 r
  core/be/wb_pkt[45] (net)                              3.9188              0.0000     0.4988 r
  core/be/icc_place65/INP (NBUFFX8)                               0.0367    0.0000 &   0.4989 r
  core/be/icc_place65/Z (NBUFFX8)                                 0.0440    0.0763 @   0.5751 r
  core/be/n65 (net)                             5      27.8716              0.0000     0.5751 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5751 r
  core/be/be_checker/wb_pkt_i[45] (net)                27.8716              0.0000     0.5751 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5751 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      27.8716              0.0000     0.5751 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5751 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  27.8716     0.0000     0.5751 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5751 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  27.8716   0.0000     0.5751 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0318  -0.0061 @   0.5691 r d 
  data arrival time                                                                    0.5691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1856


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/CLK (DFFX1)   0.1530   0.0000   0.3500 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/Q (DFFX1)   0.0357   0.2037   0.5537 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (net)     2   4.9376   0.0000   0.5537 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5537 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (net)   4.9376            0.0000     0.5537 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (bp_be_scheduler_02_0)    0.0000     0.5537 f
  core/be/be_checker/dispatch_pkt_o[27] (net)           4.9376              0.0000     0.5537 f
  core/be/be_checker/dispatch_pkt_o[27] (bp_be_checker_top_02_0)            0.0000     0.5537 f
  core/be/dispatch_pkt[27] (net)                        4.9376              0.0000     0.5537 f
  core/be/be_calculator/dispatch_pkt_i[27] (bp_be_calculator_top_02_0)      0.0000     0.5537 f
  core/be/be_calculator/dispatch_pkt_i[27] (net)        4.9376              0.0000     0.5537 f
  core/be/be_calculator/reservation_reg/data_i[27] (bsg_dff_width_p295_0)   0.0000     0.5537 f
  core/be/be_calculator/reservation_reg/data_i[27] (net)   4.9376           0.0000     0.5537 f
  core/be/be_calculator/reservation_reg/data_r_reg_27_/D (DFFX1)   0.0357   0.0000 &   0.5537 f
  data arrival time                                                                    0.5537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0038     0.3532
  core/be/be_calculator/reservation_reg/data_r_reg_27_/CLK (DFFX1)          0.0000     0.3532 r
  library hold time                                                         0.0148     0.3680
  data required time                                                                   0.3680
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3680
  data arrival time                                                                   -0.5537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.1473   0.0000   0.3603 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0361   0.2035   0.5638 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2   5.1025   0.0000   0.5638 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5638 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)   5.1025            0.0000     0.5638 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.5638 f
  core/be/be_checker/dispatch_pkt_o[46] (net)           5.1025              0.0000     0.5638 f
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.5638 f
  core/be/dispatch_pkt[46] (net)                        5.1025              0.0000     0.5638 f
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.5638 f
  core/be/be_calculator/dispatch_pkt_i[46] (net)        5.1025              0.0000     0.5638 f
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.5638 f
  core/be/be_calculator/reservation_reg/data_i[46] (net)   5.1025           0.0000     0.5638 f
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0361   0.0000 &   0.5638 f
  data arrival time                                                                    0.5638

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                            -0.0038     0.3638
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.3638 r
  library hold time                                                         0.0143     0.3782
  data required time                                                                   0.3782
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3782
  data arrival time                                                                   -0.5638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.1473   0.0000   0.3591 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0347   0.2024   0.5616 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   4.5102   0.0000   0.5616 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5616 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   4.5102            0.0000     0.5616 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.5616 f
  core/be/be_checker/dispatch_pkt_o[57] (net)           4.5102              0.0000     0.5616 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.5616 f
  core/be/dispatch_pkt[57] (net)                        4.5102              0.0000     0.5616 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.5616 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)        4.5102              0.0000     0.5616 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.5616 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)   4.5102           0.0000     0.5616 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0347   0.0000 &   0.5616 f
  data arrival time                                                                    0.5616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  clock reconvergence pessimism                                            -0.0038     0.3612
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.3612 r
  library hold time                                                         0.0147     0.3759
  data required time                                                                   0.3759
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3759
  data arrival time                                                                   -0.5616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3499     0.3499
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/CLK (DFFX1)   0.1529   0.0000   0.3499 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/Q (DFFX1)   0.0363   0.2042   0.5541 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (net)     2   5.2156   0.0000   0.5541 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5541 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (net)   5.2156            0.0000     0.5541 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (bp_be_scheduler_02_0)    0.0000     0.5541 f
  core/be/be_checker/dispatch_pkt_o[26] (net)           5.2156              0.0000     0.5541 f
  core/be/be_checker/dispatch_pkt_o[26] (bp_be_checker_top_02_0)            0.0000     0.5541 f
  core/be/dispatch_pkt[26] (net)                        5.2156              0.0000     0.5541 f
  core/be/be_calculator/dispatch_pkt_i[26] (bp_be_calculator_top_02_0)      0.0000     0.5541 f
  core/be/be_calculator/dispatch_pkt_i[26] (net)        5.2156              0.0000     0.5541 f
  core/be/be_calculator/reservation_reg/data_i[26] (bsg_dff_width_p295_0)   0.0000     0.5541 f
  core/be/be_calculator/reservation_reg/data_i[26] (net)   5.2156           0.0000     0.5541 f
  core/be/be_calculator/reservation_reg/data_r_reg_26_/D (DFFX1)   0.0363   0.0001 &   0.5542 f
  data arrival time                                                                    0.5542

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_calculator/reservation_reg/data_r_reg_26_/CLK (DFFX1)          0.0000     0.3538 r
  library hold time                                                         0.0146     0.3684
  data required time                                                                   0.3684
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3684
  data arrival time                                                                   -0.5542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0567   0.2011     0.4931 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     3  11.4146     0.0000     0.4931 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4931 r
  core/be/be_calculator/wb_pkt_o[51] (net)             11.4146              0.0000     0.4931 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4931 r
  core/be/wb_pkt[51] (net)                             11.4146              0.0000     0.4931 r
  core/be/icc_place89/INP (NBUFFX8)                               0.0567   -0.0012 &   0.4919 r
  core/be/icc_place89/Z (NBUFFX8)                                 0.0483    0.0829 @   0.5748 r
  core/be/n89 (net)                             3      34.7043              0.0000     0.5748 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5748 r
  core/be/be_checker/wb_pkt_i[51] (net)                34.7043              0.0000     0.5748 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5748 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      34.7043              0.0000     0.5748 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5748 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  34.7043     0.0000     0.5748 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5748 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  34.7043   0.0000     0.5748 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0483  -0.0071 @   0.5677 r d 
  data arrival time                                                                    0.5677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2965     0.2965
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/CLK (DFFX1)   0.2208   0.0000   0.2965 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/Q (DFFX1)   0.0340   0.2081   0.5047 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (net)     2   4.2928   0.0000   0.5047 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5047 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (net)   4.2928             0.0000     0.5047 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (bp_be_scheduler_02_0)     0.0000     0.5047 f
  core/be/be_checker/dispatch_pkt_o[9] (net)            4.2928              0.0000     0.5047 f
  core/be/be_checker/dispatch_pkt_o[9] (bp_be_checker_top_02_0)             0.0000     0.5047 f
  core/be/dispatch_pkt[9] (net)                         4.2928              0.0000     0.5047 f
  core/be/be_calculator/dispatch_pkt_i[9] (bp_be_calculator_top_02_0)       0.0000     0.5047 f
  core/be/be_calculator/dispatch_pkt_i[9] (net)         4.2928              0.0000     0.5047 f
  core/be/be_calculator/reservation_reg/data_i[9] (bsg_dff_width_p295_0)    0.0000     0.5047 f
  core/be/be_calculator/reservation_reg/data_i[9] (net)   4.2928            0.0000     0.5047 f
  core/be/be_calculator/reservation_reg/data_r_reg_9_/D (DFFX1)   0.0340    0.0000 &   0.5047 f
  data arrival time                                                                    0.5047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3026     0.3026
  clock reconvergence pessimism                                            -0.0038     0.2988
  core/be/be_calculator/reservation_reg/data_r_reg_9_/CLK (DFFX1)           0.0000     0.2988 r
  library hold time                                                         0.0200     0.3188
  data required time                                                                   0.3188
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3188
  data arrival time                                                                   -0.5047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1676   0.0000    0.3339 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0362    0.2053     0.5393 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   5.1634      0.0000     0.5393 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.5393 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   5.1634    0.0000     0.5393 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.5393 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   5.1634           0.0000     0.5393 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0362   0.0001 &   0.5394 f
  data arrival time                                                                    0.5394

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  clock reconvergence pessimism                                            -0.0033     0.3377
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.3377 r
  library hold time                                                         0.0158     0.3535
  data required time                                                                   0.3535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3535
  data arrival time                                                                   -0.5394
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.2026   0.0000   0.2917 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0543   0.1998     0.4914 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  10.5126     0.0000     0.4914 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4914 r
  core/be/be_calculator/wb_pkt_o[53] (net)             10.5126              0.0000     0.4914 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4914 r
  core/be/wb_pkt[53] (net)                             10.5126              0.0000     0.4914 r
  core/be/icc_place36/INP (NBUFFX8)                               0.0543    0.0001 &   0.4915 r
  core/be/icc_place36/Z (NBUFFX8)                                 0.0461    0.0812 @   0.5728 r
  core/be/n36 (net)                             3      30.5542              0.0000     0.5728 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5728 r
  core/be/be_checker/wb_pkt_i[53] (net)                30.5542              0.0000     0.5728 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5728 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      30.5542              0.0000     0.5728 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5728 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  30.5542     0.0000     0.5728 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5728 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  30.5542   0.0000     0.5728 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0334  -0.0050 @   0.5678 r d 
  data arrival time                                                                    0.5678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.1473   0.0000   0.3590 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0351   0.2027   0.5617 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2   4.6649   0.0000   0.5617 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5617 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)   4.6649            0.0000     0.5617 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.5617 f
  core/be/be_checker/dispatch_pkt_o[49] (net)           4.6649              0.0000     0.5617 f
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.5617 f
  core/be/dispatch_pkt[49] (net)                        4.6649              0.0000     0.5617 f
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.5617 f
  core/be/be_calculator/dispatch_pkt_i[49] (net)        4.6649              0.0000     0.5617 f
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.5617 f
  core/be/be_calculator/reservation_reg/data_i[49] (net)   4.6649           0.0000     0.5617 f
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0351   0.0000 &   0.5617 f
  data arrival time                                                                    0.5617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  clock reconvergence pessimism                                            -0.0038     0.3612
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.3612 r
  library hold time                                                         0.0146     0.3757
  data required time                                                                   0.3757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3757
  data arrival time                                                                   -0.5617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1860


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.2025   0.0000   0.2922 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0687   0.2076     0.4998 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     3  15.9695     0.0000     0.4998 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4998 r
  core/be/be_calculator/wb_pkt_o[56] (net)             15.9695              0.0000     0.4998 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4998 r
  core/be/wb_pkt[56] (net)                             15.9695              0.0000     0.4998 r
  core/be/icc_place48/INP (NBUFFX8)                               0.0687   -0.0117 &   0.4882 r
  core/be/icc_place48/Z (NBUFFX8)                                 0.0411    0.0821 @   0.5703 r
  core/be/n48 (net)                             3      18.9541              0.0000     0.5703 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5703 r
  core/be/be_checker/wb_pkt_i[56] (net)                18.9541              0.0000     0.5703 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5703 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      18.9541              0.0000     0.5703 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5703 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  18.9541     0.0000     0.5703 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5703 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  18.9541   0.0000     0.5703 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0296  -0.0008 @   0.5695 r d 
  data arrival time                                                                    0.5695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1860


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3351     0.3351
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1676   0.0000   0.3351 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0353   0.2047     0.5397 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   4.7995     0.0000     0.5397 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.5397 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   4.7995    0.0000     0.5397 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.5397 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   4.7995           0.0000     0.5397 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0353   0.0001 &   0.5398 f
  data arrival time                                                                    0.5398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  clock reconvergence pessimism                                            -0.0033     0.3378
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3378 r
  library hold time                                                         0.0159     0.3538
  data required time                                                                   0.3538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3538
  data arrival time                                                                   -0.5398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1861


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/CLK (DFFX1)   0.1528   0.0000   0.3505 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/Q (DFFX1)   0.0361   0.2040   0.5545 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (net)     2   5.1185   0.0000   0.5545 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5545 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (net)   5.1185            0.0000     0.5545 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (bp_be_scheduler_02_0)    0.0000     0.5545 f
  core/be/be_checker/dispatch_pkt_o[18] (net)           5.1185              0.0000     0.5545 f
  core/be/be_checker/dispatch_pkt_o[18] (bp_be_checker_top_02_0)            0.0000     0.5545 f
  core/be/dispatch_pkt[18] (net)                        5.1185              0.0000     0.5545 f
  core/be/be_calculator/dispatch_pkt_i[18] (bp_be_calculator_top_02_0)      0.0000     0.5545 f
  core/be/be_calculator/dispatch_pkt_i[18] (net)        5.1185              0.0000     0.5545 f
  core/be/be_calculator/reservation_reg/data_i[18] (bsg_dff_width_p295_0)   0.0000     0.5545 f
  core/be/be_calculator/reservation_reg/data_i[18] (net)   5.1185           0.0000     0.5545 f
  core/be/be_calculator/reservation_reg/data_r_reg_18_/D (DFFX1)   0.0361   0.0000 &   0.5546 f
  data arrival time                                                                    0.5546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_calculator/reservation_reg/data_r_reg_18_/CLK (DFFX1)          0.0000     0.3538 r
  library hold time                                                         0.0147     0.3685
  data required time                                                                   0.3685
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3685
  data arrival time                                                                   -0.5546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1861


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2964     0.2964
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.2207   0.0000   0.2964 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0345   0.2085   0.5049 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2   4.5057   0.0000   0.5049 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5049 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)   4.5057            0.0000     0.5049 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_02_0)    0.0000     0.5049 f
  core/be/be_checker/dispatch_pkt_o[31] (net)           4.5057              0.0000     0.5049 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_02_0)            0.0000     0.5049 f
  core/be/dispatch_pkt[31] (net)                        4.5057              0.0000     0.5049 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_02_0)      0.0000     0.5049 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)        4.5057              0.0000     0.5049 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.5049 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)   4.5057           0.0000     0.5049 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0345   0.0000 &   0.5050 f
  data arrival time                                                                    0.5050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3027     0.3027
  clock reconvergence pessimism                                            -0.0038     0.2990
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.2990 r
  library hold time                                                         0.0199     0.3189
  data required time                                                                   0.3189
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3189
  data arrival time                                                                   -0.5050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1861


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.1473   0.0000   0.3594 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0367   0.2040   0.5634 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2   5.3505   0.0000   0.5634 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5634 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)   5.3505            0.0000     0.5634 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.5634 f
  core/be/be_checker/dispatch_pkt_o[55] (net)           5.3505              0.0000     0.5634 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.5634 f
  core/be/dispatch_pkt[55] (net)                        5.3505              0.0000     0.5634 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.5634 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)        5.3505              0.0000     0.5634 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.5634 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)   5.3505           0.0000     0.5634 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0367   0.0001 &   0.5634 f
  data arrival time                                                                    0.5634

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3669     0.3669
  clock reconvergence pessimism                                            -0.0038     0.3630
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.3630 r
  library hold time                                                         0.0142     0.3772
  data required time                                                                   0.3772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3772
  data arrival time                                                                   -0.5634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1862


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.1473   0.0000   0.3604 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0365   0.2039   0.5642 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2   5.2965   0.0000   0.5642 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5642 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)   5.2965            0.0000     0.5642 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.5642 f
  core/be/be_checker/dispatch_pkt_o[45] (net)           5.2965              0.0000     0.5642 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.5642 f
  core/be/dispatch_pkt[45] (net)                        5.2965              0.0000     0.5642 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.5642 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)        5.2965              0.0000     0.5642 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.5642 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)   5.2965           0.0000     0.5642 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0365   0.0000 &   0.5643 f
  data arrival time                                                                    0.5643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                            -0.0038     0.3638
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.3638 r
  library hold time                                                         0.0142     0.3780
  data required time                                                                   0.3780
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3780
  data arrival time                                                                   -0.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1862


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3011     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.2283   0.0000   0.3011 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0296   0.2052   0.5063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   2.4053   0.0000   0.5063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.5063 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   2.4053       0.0000     0.5063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.5063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   2.4053   0.0000   0.5063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0296   0.0000 &   0.5064 f
  data arrival time                                                                    0.5064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3028     0.3028
  clock reconvergence pessimism                                            -0.0038     0.2990
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.2990 r
  library hold time                                                         0.0210     0.3200
  data required time                                                                   0.3200
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3200
  data arrival time                                                                   -0.5064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1863


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/CLK (DFFX1)   0.1524   0.0000   0.3495 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/Q (DFFX1)   0.0374   0.2050   0.5545 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (net)     2   5.6575   0.0000   0.5545 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5545 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (net)   5.6575            0.0000     0.5545 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (bp_be_scheduler_02_0)    0.0000     0.5545 f
  core/be/be_checker/dispatch_pkt_o[11] (net)           5.6575              0.0000     0.5545 f
  core/be/be_checker/dispatch_pkt_o[11] (bp_be_checker_top_02_0)            0.0000     0.5545 f
  core/be/dispatch_pkt[11] (net)                        5.6575              0.0000     0.5545 f
  core/be/be_calculator/dispatch_pkt_i[11] (bp_be_calculator_top_02_0)      0.0000     0.5545 f
  core/be/be_calculator/dispatch_pkt_i[11] (net)        5.6575              0.0000     0.5545 f
  core/be/be_calculator/reservation_reg/data_i[11] (bsg_dff_width_p295_0)   0.0000     0.5545 f
  core/be/be_calculator/reservation_reg/data_i[11] (net)   5.6575           0.0000     0.5545 f
  core/be/be_calculator/reservation_reg/data_r_reg_11_/D (DFFX1)   0.0374   0.0000 &   0.5546 f
  data arrival time                                                                    0.5546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_calculator/reservation_reg/data_r_reg_11_/CLK (DFFX1)          0.0000     0.3538 r
  library hold time                                                         0.0144     0.3682
  data required time                                                                   0.3682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3682
  data arrival time                                                                   -0.5546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1864


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)   0.2204   0.0000   0.2968 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)   0.0345   0.2085   0.5054 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)     2   4.5084   0.0000   0.5054 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5054 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (net)   4.5084             0.0000     0.5054 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (bp_be_scheduler_02_0)     0.0000     0.5054 f
  core/be/be_checker/dispatch_pkt_o[7] (net)            4.5084              0.0000     0.5054 f
  core/be/be_checker/dispatch_pkt_o[7] (bp_be_checker_top_02_0)             0.0000     0.5054 f
  core/be/dispatch_pkt[7] (net)                         4.5084              0.0000     0.5054 f
  core/be/be_calculator/dispatch_pkt_i[7] (bp_be_calculator_top_02_0)       0.0000     0.5054 f
  core/be/be_calculator/dispatch_pkt_i[7] (net)         4.5084              0.0000     0.5054 f
  core/be/be_calculator/reservation_reg/data_i[7] (bsg_dff_width_p295_0)    0.0000     0.5054 f
  core/be/be_calculator/reservation_reg/data_i[7] (net)   4.5084            0.0000     0.5054 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)   0.0345    0.0000 &   0.5054 f
  data arrival time                                                                    0.5054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3028     0.3028
  clock reconvergence pessimism                                            -0.0038     0.2990
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)           0.0000     0.2990 r
  library hold time                                                         0.0199     0.3189
  data required time                                                                   0.3189
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3189
  data arrival time                                                                   -0.5054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1865


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2964     0.2964
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.2207   0.0000   0.2964 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0346   0.2086   0.5050 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2   4.5410   0.0000   0.5050 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5050 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)   4.5410            0.0000     0.5050 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.5050 f
  core/be/be_checker/dispatch_pkt_o[32] (net)           4.5410              0.0000     0.5050 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.5050 f
  core/be/dispatch_pkt[32] (net)                        4.5410              0.0000     0.5050 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.5050 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)        4.5410              0.0000     0.5050 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.5050 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)   4.5410           0.0000     0.5050 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0346   0.0000 &   0.5050 f
  data arrival time                                                                    0.5050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3024     0.3024
  clock reconvergence pessimism                                            -0.0038     0.2987
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.2987 r
  library hold time                                                         0.0199     0.3185
  data required time                                                                   0.3185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3185
  data arrival time                                                                   -0.5050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1865


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.1473   0.0000   0.3593 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0376   0.2047   0.5640 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2   5.7390   0.0000   0.5640 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5640 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)   5.7390            0.0000     0.5640 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.5640 f
  core/be/be_checker/dispatch_pkt_o[59] (net)           5.7390              0.0000     0.5640 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.5640 f
  core/be/dispatch_pkt[59] (net)                        5.7390              0.0000     0.5640 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.5640 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)        5.7390              0.0000     0.5640 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.5640 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)   5.7390           0.0000     0.5640 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0376  -0.0006 &   0.5634 f
  data arrival time                                                                    0.5634

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3667     0.3667
  clock reconvergence pessimism                                            -0.0038     0.3628
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.3628 r
  library hold time                                                         0.0140     0.3768
  data required time                                                                   0.3768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3768
  data arrival time                                                                   -0.5634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1865


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2965     0.2965
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/CLK (DFFX1)   0.2208   0.0000   0.2965 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/Q (DFFX1)   0.0347   0.2087   0.5053 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (net)     2   4.6024   0.0000   0.5053 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5053 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (net)   4.6024            0.0000     0.5053 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (bp_be_scheduler_02_0)    0.0000     0.5053 f
  core/be/be_checker/dispatch_pkt_o[15] (net)           4.6024              0.0000     0.5053 f
  core/be/be_checker/dispatch_pkt_o[15] (bp_be_checker_top_02_0)            0.0000     0.5053 f
  core/be/dispatch_pkt[15] (net)                        4.6024              0.0000     0.5053 f
  core/be/be_calculator/dispatch_pkt_i[15] (bp_be_calculator_top_02_0)      0.0000     0.5053 f
  core/be/be_calculator/dispatch_pkt_i[15] (net)        4.6024              0.0000     0.5053 f
  core/be/be_calculator/reservation_reg/data_i[15] (bsg_dff_width_p295_0)   0.0000     0.5053 f
  core/be/be_calculator/reservation_reg/data_i[15] (net)   4.6024           0.0000     0.5053 f
  core/be/be_calculator/reservation_reg/data_r_reg_15_/D (DFFX1)   0.0347   0.0000 &   0.5053 f
  data arrival time                                                                    0.5053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3026     0.3026
  clock reconvergence pessimism                                            -0.0038     0.2988
  core/be/be_calculator/reservation_reg/data_r_reg_15_/CLK (DFFX1)          0.0000     0.2988 r
  library hold time                                                         0.0199     0.3187
  data required time                                                                   0.3187
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3187
  data arrival time                                                                   -0.5053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/CLK (DFFX1)   0.1530   0.0000   0.3504 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/Q (DFFX1)   0.0367   0.2045   0.5549 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (net)     2   5.3595   0.0000   0.5549 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5549 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (net)   5.3595            0.0000     0.5549 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (bp_be_scheduler_02_0)    0.0000     0.5549 f
  core/be/be_checker/dispatch_pkt_o[22] (net)           5.3595              0.0000     0.5549 f
  core/be/be_checker/dispatch_pkt_o[22] (bp_be_checker_top_02_0)            0.0000     0.5549 f
  core/be/dispatch_pkt[22] (net)                        5.3595              0.0000     0.5549 f
  core/be/be_calculator/dispatch_pkt_i[22] (bp_be_calculator_top_02_0)      0.0000     0.5549 f
  core/be/be_calculator/dispatch_pkt_i[22] (net)        5.3595              0.0000     0.5549 f
  core/be/be_calculator/reservation_reg/data_i[22] (bsg_dff_width_p295_0)   0.0000     0.5549 f
  core/be/be_calculator/reservation_reg/data_i[22] (net)   5.3595           0.0000     0.5549 f
  core/be/be_calculator/reservation_reg/data_r_reg_22_/D (DFFX1)   0.0367   0.0000 &   0.5549 f
  data arrival time                                                                    0.5549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_calculator/reservation_reg/data_r_reg_22_/CLK (DFFX1)          0.0000     0.3538 r
  library hold time                                                         0.0146     0.3683
  data required time                                                                   0.3683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3683
  data arrival time                                                                   -0.5549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3302     0.3302
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.1731   0.0000    0.3302 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0355    0.2052     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2   4.8645      0.0000     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.5354 f
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)   4.8645             0.0000     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)   4.8645           0.0000     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0355   0.0000 &   0.5354 f
  data arrival time                                                                    0.5354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3371     0.3371
  clock reconvergence pessimism                                            -0.0046     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.3325 r
  library hold time                                                         0.0163     0.3488
  data required time                                                                   0.3488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3488
  data arrival time                                                                   -0.5354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)   0.1789   0.0000   0.3489 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)   0.0368   0.2068     0.5558 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (net)     2   5.4551     0.0000     0.5558 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (bsg_dff_width_p415_0)   0.0000     0.5558 f
  core/be/be_calculator/calc_stage_r_2__mem_v_ (net)    5.4551              0.0000     0.5558 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (bsg_dff_width_p415_0)   0.0000     0.5558 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (net)   5.4551           0.0000     0.5558 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)   0.0368   0.0000 &   0.5558 f
  data arrival time                                                                    0.5558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3560     0.3560
  clock reconvergence pessimism                                            -0.0033     0.3526
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)          0.0000     0.3526 r
  library hold time                                                         0.0164     0.3691
  data required time                                                                   0.3691
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3691
  data arrival time                                                                   -0.5558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1867


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.1473   0.0000   0.3594 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0373   0.2045   0.5639 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   5.6328   0.0000   0.5639 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5639 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   5.6328            0.0000     0.5639 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.5639 f
  core/be/be_checker/dispatch_pkt_o[54] (net)           5.6328              0.0000     0.5639 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.5639 f
  core/be/dispatch_pkt[54] (net)                        5.6328              0.0000     0.5639 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.5639 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)        5.6328              0.0000     0.5639 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.5639 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)   5.6328           0.0000     0.5639 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0373   0.0001 &   0.5639 f
  data arrival time                                                                    0.5639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3669     0.3669
  clock reconvergence pessimism                                            -0.0038     0.3631
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                         0.0140     0.3771
  data required time                                                                   0.3771
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3771
  data arrival time                                                                   -0.5639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.1473   0.0000   0.3593 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0357   0.2032   0.5625 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   4.9328   0.0000   0.5625 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5625 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   4.9328            0.0000     0.5625 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.5625 f
  core/be/be_checker/dispatch_pkt_o[51] (net)           4.9328              0.0000     0.5625 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.5625 f
  core/be/dispatch_pkt[51] (net)                        4.9328              0.0000     0.5625 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.5625 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)        4.9328              0.0000     0.5625 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.5625 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)   4.9328           0.0000     0.5625 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0357   0.0000 &   0.5625 f
  data arrival time                                                                    0.5625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  clock reconvergence pessimism                                            -0.0038     0.3612
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.3612 r
  library hold time                                                         0.0144     0.3756
  data required time                                                                   0.3756
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3756
  data arrival time                                                                   -0.5625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1869


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.2025   0.0000   0.2922 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0588   0.2023     0.4945 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     3  12.2450     0.0000     0.4945 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4945 r
  core/be/be_calculator/wb_pkt_o[48] (net)             12.2450              0.0000     0.4945 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4945 r
  core/be/wb_pkt[48] (net)                             12.2450              0.0000     0.4945 r
  core/be/icc_place77/INP (NBUFFX8)                               0.0588   -0.0016 &   0.4929 r
  core/be/icc_place77/Z (NBUFFX8)                                 0.0473    0.0831 @   0.5760 r
  core/be/n77 (net)                             3      32.9455              0.0000     0.5760 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5760 r
  core/be/be_checker/wb_pkt_i[48] (net)                32.9455              0.0000     0.5760 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5760 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      32.9455              0.0000     0.5760 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5760 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  32.9455     0.0000     0.5760 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5760 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  32.9455   0.0000     0.5760 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0473  -0.0071 @   0.5688 r d 
  data arrival time                                                                    0.5688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1870


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/CLK (DFFX1)   0.1528   0.0000   0.3502 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/Q (DFFX1)   0.0373   0.2050   0.5552 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (net)     2   5.6287   0.0000   0.5552 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5552 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (net)   5.6287            0.0000     0.5552 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (bp_be_scheduler_02_0)    0.0000     0.5552 f
  core/be/be_checker/dispatch_pkt_o[28] (net)           5.6287              0.0000     0.5552 f
  core/be/be_checker/dispatch_pkt_o[28] (bp_be_checker_top_02_0)            0.0000     0.5552 f
  core/be/dispatch_pkt[28] (net)                        5.6287              0.0000     0.5552 f
  core/be/be_calculator/dispatch_pkt_i[28] (bp_be_calculator_top_02_0)      0.0000     0.5552 f
  core/be/be_calculator/dispatch_pkt_i[28] (net)        5.6287              0.0000     0.5552 f
  core/be/be_calculator/reservation_reg/data_i[28] (bsg_dff_width_p295_0)   0.0000     0.5552 f
  core/be/be_calculator/reservation_reg/data_i[28] (net)   5.6287           0.0000     0.5552 f
  core/be/be_calculator/reservation_reg/data_r_reg_28_/D (DFFX1)   0.0373   0.0000 &   0.5552 f
  data arrival time                                                                    0.5552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_calculator/reservation_reg/data_r_reg_28_/CLK (DFFX1)          0.0000     0.3538 r
  library hold time                                                         0.0144     0.3682
  data required time                                                                   0.3682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3682
  data arrival time                                                                   -0.5552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1870


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.1473   0.0000   0.3604 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0366   0.2040   0.5643 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2   5.3364   0.0000   0.5643 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5643 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)   5.3364            0.0000     0.5643 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.5643 f
  core/be/be_checker/dispatch_pkt_o[47] (net)           5.3364              0.0000     0.5643 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.5643 f
  core/be/dispatch_pkt[47] (net)                        5.3364              0.0000     0.5643 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.5643 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)        5.3364              0.0000     0.5643 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.5643 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)   5.3364           0.0000     0.5643 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0366   0.0000 &   0.5644 f
  data arrival time                                                                    0.5644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                            -0.0038     0.3631
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                         0.0142     0.3773
  data required time                                                                   0.3773
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3773
  data arrival time                                                                   -0.5644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1870


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0393   0.2108     0.5029 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   6.5363     0.0000     0.5029 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5029 f
  core/be/be_calculator/wb_pkt_o[57] (net)              6.5363              0.0000     0.5029 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5029 f
  core/be/wb_pkt[57] (net)                              6.5363              0.0000     0.5029 f
  core/be/icc_place39/INP (NBUFFX16)                              0.0393    0.0001 &   0.5029 f
  core/be/icc_place39/Z (NBUFFX16)                                0.0397    0.0711 @   0.5740 f
  core/be/n39 (net)                             5      40.2658              0.0000     0.5740 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5740 f
  core/be/be_checker/wb_pkt_i[57] (net)                40.2658              0.0000     0.5740 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5740 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      40.2658              0.0000     0.5740 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5740 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  40.2658     0.0000     0.5740 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5740 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  40.2658   0.0000     0.5740 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0397  -0.0035 @   0.5705 f d 
  data arrival time                                                                    0.5705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1871


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.2025   0.0000   0.2922 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0687   0.2076     0.4998 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     3  15.9695     0.0000     0.4998 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4998 r
  core/be/be_calculator/wb_pkt_o[56] (net)             15.9695              0.0000     0.4998 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4998 r
  core/be/wb_pkt[56] (net)                             15.9695              0.0000     0.4998 r
  core/be/icc_place48/INP (NBUFFX8)                               0.0687   -0.0117 &   0.4882 r
  core/be/icc_place48/Z (NBUFFX8)                                 0.0411    0.0821 @   0.5703 r
  core/be/n48 (net)                             3      18.9541              0.0000     0.5703 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5703 r
  core/be/be_checker/wb_pkt_i[56] (net)                18.9541              0.0000     0.5703 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5703 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      18.9541              0.0000     0.5703 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5703 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  18.9541     0.0000     0.5703 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5703 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  18.9541   0.0000     0.5703 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0296  -0.0013 @   0.5690 r d 
  data arrival time                                                                    0.5690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1871


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0615   0.0000   0.3260 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0367   0.1729     0.4988 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.9188     0.0000     0.4988 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4988 r
  core/be/be_calculator/wb_pkt_o[45] (net)              3.9188              0.0000     0.4988 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4988 r
  core/be/wb_pkt[45] (net)                              3.9188              0.0000     0.4988 r
  core/be/icc_place65/INP (NBUFFX8)                               0.0367    0.0000 &   0.4989 r
  core/be/icc_place65/Z (NBUFFX8)                                 0.0440    0.0763 @   0.5751 r
  core/be/n65 (net)                             5      27.8716              0.0000     0.5751 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5751 r
  core/be/be_checker/wb_pkt_i[45] (net)                27.8716              0.0000     0.5751 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5751 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      27.8716              0.0000     0.5751 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5751 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  27.8716     0.0000     0.5751 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5751 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  27.8716   0.0000     0.5751 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0318  -0.0061 @   0.5690 r d 
  data arrival time                                                                    0.5690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1871


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2964     0.2964
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)   0.2212   0.0000   0.2964 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)   0.0355   0.2094   0.5057 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (net)     2   4.9220   0.0000   0.5057 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5057 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (net)   4.9220            0.0000     0.5057 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (bp_be_scheduler_02_0)    0.0000     0.5057 f
  core/be/be_checker/dispatch_pkt_o[12] (net)           4.9220              0.0000     0.5057 f
  core/be/be_checker/dispatch_pkt_o[12] (bp_be_checker_top_02_0)            0.0000     0.5057 f
  core/be/dispatch_pkt[12] (net)                        4.9220              0.0000     0.5057 f
  core/be/be_calculator/dispatch_pkt_i[12] (bp_be_calculator_top_02_0)      0.0000     0.5057 f
  core/be/be_calculator/dispatch_pkt_i[12] (net)        4.9220              0.0000     0.5057 f
  core/be/be_calculator/reservation_reg/data_i[12] (bsg_dff_width_p295_0)   0.0000     0.5057 f
  core/be/be_calculator/reservation_reg/data_i[12] (net)   4.9220           0.0000     0.5057 f
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)   0.0355   0.0000 &   0.5057 f
  data arrival time                                                                    0.5057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3026     0.3026
  clock reconvergence pessimism                                            -0.0038     0.2988
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)          0.0000     0.2988 r
  library hold time                                                         0.0197     0.3185
  data required time                                                                   0.3185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3185
  data arrival time                                                                   -0.5057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1726   0.0000     0.3305 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)    0.0358    0.2054     0.5360 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)     2   4.9978       0.0000     0.5360 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (bsg_dff_width_p415_0)     0.0000     0.5360 f
  core/be/be_calculator/calc_stage_r_0__serial_v_ (net)   4.9978            0.0000     0.5360 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (bsg_dff_width_p415_0)    0.0000     0.5360 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (net)   4.9978            0.0000     0.5360 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)   0.0358    0.0000 &   0.5360 f
  data arrival time                                                                    0.5360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3372     0.3372
  clock reconvergence pessimism                                            -0.0046     0.3326
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)           0.0000     0.3326 r
  library hold time                                                         0.0162     0.3488
  data required time                                                                   0.3488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3488
  data arrival time                                                                   -0.5360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/CLK (DFFX1)   0.1790   0.0000    0.3495 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/Q (DFFX1)   0.0373    0.2072     0.5567 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (net)     2   5.6600      0.0000     0.5567 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (bsg_dff_width_p415_0)    0.0000     0.5567 f
  core/be/be_calculator/calc_status_o[12] (net)         5.6600              0.0000     0.5567 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (bsg_dff_width_p415_0)    0.0000     0.5567 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (net)   5.6600            0.0000     0.5567 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/D (DFFX1)   0.0373    0.0000 &   0.5568 f
  data arrival time                                                                    0.5568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  clock reconvergence pessimism                                            -0.0033     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)           0.0000     0.3532 r
  library hold time                                                         0.0163     0.3695
  data required time                                                                   0.3695
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3695
  data arrival time                                                                   -0.5568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1873


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.2204   0.0000   0.2968 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.0353   0.2092   0.5060 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2   4.8524   0.0000   0.5060 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5060 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)   4.8524             0.0000     0.5060 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_02_0)     0.0000     0.5060 f
  core/be/be_checker/dispatch_pkt_o[6] (net)            4.8524              0.0000     0.5060 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_02_0)             0.0000     0.5060 f
  core/be/dispatch_pkt[6] (net)                         4.8524              0.0000     0.5060 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_02_0)       0.0000     0.5060 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)         4.8524              0.0000     0.5060 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.5060 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)   4.8524            0.0000     0.5060 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.0353    0.0000 &   0.5060 f
  data arrival time                                                                    0.5060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3028     0.3028
  clock reconvergence pessimism                                            -0.0038     0.2990
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.2990 r
  library hold time                                                         0.0197     0.3188
  data required time                                                                   0.3188
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3188
  data arrival time                                                                   -0.5060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1873


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2965     0.2965
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)   0.2207   0.0000   0.2965 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)   0.0356   0.2094   0.5059 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)     2   4.9814   0.0000   0.5059 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5059 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (net)   4.9814             0.0000     0.5059 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (bp_be_scheduler_02_0)     0.0000     0.5059 f
  core/be/be_checker/dispatch_pkt_o[5] (net)            4.9814              0.0000     0.5059 f
  core/be/be_checker/dispatch_pkt_o[5] (bp_be_checker_top_02_0)             0.0000     0.5059 f
  core/be/dispatch_pkt[5] (net)                         4.9814              0.0000     0.5059 f
  core/be/be_calculator/dispatch_pkt_i[5] (bp_be_calculator_top_02_0)       0.0000     0.5059 f
  core/be/be_calculator/dispatch_pkt_i[5] (net)         4.9814              0.0000     0.5059 f
  core/be/be_calculator/reservation_reg/data_i[5] (bsg_dff_width_p295_0)    0.0000     0.5059 f
  core/be/be_calculator/reservation_reg/data_i[5] (net)   4.9814            0.0000     0.5059 f
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)   0.0356    0.0000 &   0.5059 f
  data arrival time                                                                    0.5059

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3025     0.3025
  clock reconvergence pessimism                                            -0.0038     0.2988
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)           0.0000     0.2988 r
  library hold time                                                         0.0197     0.3185
  data required time                                                                   0.3185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3185
  data arrival time                                                                   -0.5059
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1875


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/CLK (DFFX1)   0.2205   0.0000   0.2968 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/Q (DFFX1)   0.0355   0.2094   0.5062 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (net)     2   4.9580   0.0000   0.5062 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5062 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (net)   4.9580             0.0000     0.5062 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (bp_be_scheduler_02_0)     0.0000     0.5062 f
  core/be/be_checker/dispatch_pkt_o[3] (net)            4.9580              0.0000     0.5062 f
  core/be/be_checker/dispatch_pkt_o[3] (bp_be_checker_top_02_0)             0.0000     0.5062 f
  core/be/dispatch_pkt[3] (net)                         4.9580              0.0000     0.5062 f
  core/be/be_calculator/dispatch_pkt_i[3] (bp_be_calculator_top_02_0)       0.0000     0.5062 f
  core/be/be_calculator/dispatch_pkt_i[3] (net)         4.9580              0.0000     0.5062 f
  core/be/be_calculator/reservation_reg/data_i[3] (bsg_dff_width_p295_0)    0.0000     0.5062 f
  core/be/be_calculator/reservation_reg/data_i[3] (net)   4.9580            0.0000     0.5062 f
  core/be/be_calculator/reservation_reg/data_r_reg_3_/D (DFFX1)   0.0355    0.0000 &   0.5062 f
  data arrival time                                                                    0.5062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3028     0.3028
  clock reconvergence pessimism                                            -0.0038     0.2991
  core/be/be_calculator/reservation_reg/data_r_reg_3_/CLK (DFFX1)           0.0000     0.2991 r
  library hold time                                                         0.0197     0.3187
  data required time                                                                   0.3187
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3187
  data arrival time                                                                   -0.5062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1875


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.1473   0.0000   0.3602 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0374   0.2046   0.5647 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   5.6583   0.0000   0.5647 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5647 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   5.6583            0.0000     0.5647 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.5647 f
  core/be/be_checker/dispatch_pkt_o[61] (net)           5.6583              0.0000     0.5647 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.5647 f
  core/be/dispatch_pkt[61] (net)                        5.6583              0.0000     0.5647 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.5647 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)        5.6583              0.0000     0.5647 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.5647 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)   5.6583           0.0000     0.5647 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0374   0.0001 &   0.5648 f
  data arrival time                                                                    0.5648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                            -0.0038     0.3631
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                         0.0140     0.3772
  data required time                                                                   0.3772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3772
  data arrival time                                                                   -0.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1876


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0393   0.2108     0.5029 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   6.5363     0.0000     0.5029 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5029 f
  core/be/be_calculator/wb_pkt_o[57] (net)              6.5363              0.0000     0.5029 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5029 f
  core/be/wb_pkt[57] (net)                              6.5363              0.0000     0.5029 f
  core/be/icc_place39/INP (NBUFFX16)                              0.0393    0.0001 &   0.5029 f
  core/be/icc_place39/Z (NBUFFX16)                                0.0397    0.0711 @   0.5740 f
  core/be/n39 (net)                             5      40.2658              0.0000     0.5740 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5740 f
  core/be/be_checker/wb_pkt_i[57] (net)                40.2658              0.0000     0.5740 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5740 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      40.2658              0.0000     0.5740 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5740 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  40.2658     0.0000     0.5740 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5740 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  40.2658   0.0000     0.5740 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0397  -0.0042 @   0.5698 f d 
  data arrival time                                                                    0.5698

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1879


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_278_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3349     0.3349
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)   0.1675   0.0000   0.3349 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/Q (DFFX1)   0.0379   0.2067     0.5417 f
  core/be/be_calculator/calc_stage_reg/data_o[195] (net)     3   5.9160     0.0000     0.5417 f
  core/be/be_calculator/calc_stage_reg/data_o[195] (bsg_dff_width_p415_0)   0.0000     0.5417 f
  core/be/be_calculator/commit_pkt_o[17] (net)          5.9160              0.0000     0.5417 f
  core/be/be_calculator/calc_stage_reg/data_i[278] (bsg_dff_width_p415_0)   0.0000     0.5417 f
  core/be/be_calculator/calc_stage_reg/data_i[278] (net)   5.9160           0.0000     0.5417 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/D (DFFX1)   0.0379   0.0000 &   0.5417 f
  data arrival time                                                                    0.5417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3418     0.3418
  clock reconvergence pessimism                                            -0.0033     0.3385
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/CLK (DFFX1)          0.0000     0.3385 r
  library hold time                                                         0.0153     0.3538
  data required time                                                                   0.3538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3538
  data arrival time                                                                   -0.5417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1879


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.1473   0.0000   0.3602 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0386   0.2055   0.5658 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   6.1735   0.0000   0.5658 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5658 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   6.1735            0.0000     0.5658 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.5658 f
  core/be/be_checker/dispatch_pkt_o[52] (net)           6.1735              0.0000     0.5658 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.5658 f
  core/be/dispatch_pkt[52] (net)                        6.1735              0.0000     0.5658 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.5658 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)        6.1735              0.0000     0.5658 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.5658 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)   6.1735           0.0000     0.5658 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0386  -0.0010 &   0.5648 f
  data arrival time                                                                    0.5648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                            -0.0038     0.3631
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                         0.0137     0.3769
  data required time                                                                   0.3769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3769
  data arrival time                                                                   -0.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1879


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.2206   0.0000   0.2966 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0365   0.2101   0.5067 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2   5.3608   0.0000   0.5067 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5067 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)   5.3608            0.0000     0.5067 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.5067 f
  core/be/be_checker/dispatch_pkt_o[34] (net)           5.3608              0.0000     0.5067 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.5067 f
  core/be/dispatch_pkt[34] (net)                        5.3608              0.0000     0.5067 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.5067 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)        5.3608              0.0000     0.5067 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.5067 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)   5.3608           0.0000     0.5067 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0365   0.0000 &   0.5068 f
  data arrival time                                                                    0.5068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3026     0.3026
  clock reconvergence pessimism                                            -0.0038     0.2989
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.2989 r
  library hold time                                                         0.0195     0.3184
  data required time                                                                   0.3184
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3184
  data arrival time                                                                   -0.5068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1884


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.1473   0.0000   0.3603 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0403   0.2070   0.5672 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2   6.9180   0.0000   0.5672 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5672 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)   6.9180            0.0000     0.5672 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.5672 f
  core/be/be_checker/dispatch_pkt_o[60] (net)           6.9180              0.0000     0.5672 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.5672 f
  core/be/dispatch_pkt[60] (net)                        6.9180              0.0000     0.5672 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.5672 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)        6.9180              0.0000     0.5672 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.5672 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)   6.9180           0.0000     0.5672 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0403  -0.0022 &   0.5650 f
  data arrival time                                                                    0.5650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                            -0.0038     0.3631
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.3631 r
  library hold time                                                         0.0133     0.3764
  data required time                                                                   0.3764
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3764
  data arrival time                                                                   -0.5650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1886


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_259_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)   0.1790   0.0000   0.3495 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/Q (DFFX1)   0.0394   0.2089     0.5584 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (net)     3   6.5489     0.0000     0.5584 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (bsg_dff_width_p415_0)   0.0000     0.5584 f
  core/be/be_calculator/calc_status_o[38] (net)         6.5489              0.0000     0.5584 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (bsg_dff_width_p415_0)   0.0000     0.5584 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (net)   6.5489           0.0000     0.5584 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/D (DFFX1)   0.0394   0.0000 &   0.5584 f
  data arrival time                                                                    0.5584

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0033     0.3539
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/CLK (DFFX1)          0.0000     0.3539 r
  library hold time                                                         0.0158     0.3697
  data required time                                                                   0.3697
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3697
  data arrival time                                                                   -0.5584
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1887


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.2025   0.0000   0.2922 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0414   0.2126     0.5047 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     3   7.4590     0.0000     0.5047 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5047 f
  core/be/be_calculator/wb_pkt_o[50] (net)              7.4590              0.0000     0.5047 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5047 f
  core/be/wb_pkt[50] (net)                              7.4590              0.0000     0.5047 f
  core/be/icc_place119/INP (NBUFFX8)                              0.0414    0.0000 &   0.5048 f
  core/be/icc_place119/Z (NBUFFX8)                                0.0409    0.0733 @   0.5780 f
  core/be/n153 (net)                            3      29.1276              0.0000     0.5780 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5780 f
  core/be/be_checker/wb_pkt_i[50] (net)                29.1276              0.0000     0.5780 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5780 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      29.1276              0.0000     0.5780 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5780 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  29.1276     0.0000     0.5780 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5780 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  29.1276   0.0000     0.5780 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0298  -0.0057 @   0.5724 f d 
  data arrival time                                                                    0.5724

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1889


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3262     0.3262
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0615   0.0000   0.3262 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0381   0.1738     0.5000 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   4.4230     0.0000     0.5000 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5000 r
  core/be/be_calculator/wb_pkt_o[43] (net)              4.4230              0.0000     0.5000 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5000 r
  core/be/wb_pkt[43] (net)                              4.4230              0.0000     0.5000 r
  core/be/icc_place62/INP (NBUFFX8)                               0.0381    0.0000 &   0.5000 r
  core/be/icc_place62/Z (NBUFFX8)                                 0.0462    0.0777 @   0.5777 r
  core/be/n62 (net)                             5      32.6026              0.0000     0.5777 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5777 r
  core/be/be_checker/wb_pkt_i[43] (net)                32.6026              0.0000     0.5777 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5777 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      32.6026              0.0000     0.5777 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5777 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  32.6026     0.0000     0.5777 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5777 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  32.6026   0.0000     0.5777 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0334  -0.0051 @   0.5727 r d 
  data arrival time                                                                    0.5727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1892


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0419   0.2129     0.5049 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3   7.6737     0.0000     0.5049 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5049 f
  core/be/be_calculator/wb_pkt_o[49] (net)              7.6737              0.0000     0.5049 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5049 f
  core/be/wb_pkt[49] (net)                              7.6737              0.0000     0.5049 f
  core/be/icc_place81/INP (NBUFFX8)                               0.0419   -0.0008 &   0.5042 f
  core/be/icc_place81/Z (NBUFFX8)                                 0.0427    0.0747 @   0.5789 f
  core/be/n81 (net)                             3      33.5740              0.0000     0.5789 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5789 f
  core/be/be_checker/wb_pkt_i[49] (net)                33.5740              0.0000     0.5789 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5789 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      33.5740              0.0000     0.5789 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5789 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  33.5740     0.0000     0.5789 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5789 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  33.5740   0.0000     0.5789 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0427  -0.0061 @   0.5727 f d 
  data arrival time                                                                    0.5727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1893


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1726   0.0000    0.3305 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0381    0.1874     0.5179 r
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2   4.4550      0.0000     0.5179 r
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.5179 r
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)   4.4550            0.0000     0.5179 r
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.5179 r
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)   4.4550           0.0000     0.5179 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0381   0.0000 &   0.5180 r
  data arrival time                                                                    0.5180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0021     0.3555
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.3555 r
  library hold time                                                        -0.0268     0.3287
  data required time                                                                   0.3287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3287
  data arrival time                                                                   -0.5180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1893


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3262     0.3262
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0615   0.0000   0.3262 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0381   0.1738     0.5000 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   4.4230     0.0000     0.5000 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5000 r
  core/be/be_calculator/wb_pkt_o[43] (net)              4.4230              0.0000     0.5000 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5000 r
  core/be/wb_pkt[43] (net)                              4.4230              0.0000     0.5000 r
  core/be/icc_place62/INP (NBUFFX8)                               0.0381    0.0000 &   0.5000 r
  core/be/icc_place62/Z (NBUFFX8)                                 0.0462    0.0777 @   0.5777 r
  core/be/n62 (net)                             5      32.6026              0.0000     0.5777 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5777 r
  core/be/be_checker/wb_pkt_i[43] (net)                32.6026              0.0000     0.5777 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5777 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      32.6026              0.0000     0.5777 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5777 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  32.6026     0.0000     0.5777 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5777 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  32.6026   0.0000     0.5777 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0334  -0.0058 @   0.5719 r d 
  data arrival time                                                                    0.5719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0615   0.0000   0.3260 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0385   0.1741     0.5001 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   4.5727     0.0000     0.5001 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5001 r
  core/be/be_calculator/wb_pkt_o[40] (net)              4.5727              0.0000     0.5001 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5001 r
  core/be/wb_pkt[40] (net)                              4.5727              0.0000     0.5001 r
  core/be/icc_place59/INP (NBUFFX8)                               0.0385    0.0000 &   0.5001 r
  core/be/icc_place59/Z (NBUFFX8)                                 0.0461    0.0781 @   0.5782 r
  core/be/n59 (net)                             5      33.3240              0.0000     0.5782 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5782 r
  core/be/be_checker/wb_pkt_i[40] (net)                33.3240              0.0000     0.5782 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5782 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      33.3240              0.0000     0.5782 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5782 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  33.3240     0.0000     0.5782 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5782 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  33.3240   0.0000     0.5782 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0333  -0.0046 @   0.5735 r d 
  data arrival time                                                                    0.5735

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1901


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.2025   0.0000   0.2922 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0414   0.2126     0.5047 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     3   7.4590     0.0000     0.5047 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5047 f
  core/be/be_calculator/wb_pkt_o[50] (net)              7.4590              0.0000     0.5047 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5047 f
  core/be/wb_pkt[50] (net)                              7.4590              0.0000     0.5047 f
  core/be/icc_place119/INP (NBUFFX8)                              0.0414    0.0000 &   0.5048 f
  core/be/icc_place119/Z (NBUFFX8)                                0.0409    0.0733 @   0.5780 f
  core/be/n153 (net)                            3      29.1276              0.0000     0.5780 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5780 f
  core/be/be_checker/wb_pkt_i[50] (net)                29.1276              0.0000     0.5780 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5780 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      29.1276              0.0000     0.5780 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5780 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  29.1276     0.0000     0.5780 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5780 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  29.1276   0.0000     0.5780 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0298  -0.0060 @   0.5720 f d 
  data arrival time                                                                    0.5720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1901


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0615   0.0000   0.3258 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0391   0.1745     0.5003 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.8046     0.0000     0.5003 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5003 r
  core/be/be_calculator/wb_pkt_o[42] (net)              4.8046              0.0000     0.5003 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5003 r
  core/be/wb_pkt[42] (net)                              4.8046              0.0000     0.5003 r
  core/be/icc_place66/INP (NBUFFX8)                               0.0391   -0.0008 &   0.4995 r
  core/be/icc_place66/Z (NBUFFX8)                                 0.0504    0.0797 @   0.5792 r
  core/be/n66 (net)                             5      40.0538              0.0000     0.5792 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5792 r
  core/be/be_checker/wb_pkt_i[42] (net)                40.0538              0.0000     0.5792 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5792 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      40.0538              0.0000     0.5792 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5792 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  40.0538     0.0000     0.5792 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5792 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  40.0538   0.0000     0.5792 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0504  -0.0055 @   0.5737 r d 
  data arrival time                                                                    0.5737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1902


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0419   0.2129     0.5049 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3   7.6737     0.0000     0.5049 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5049 f
  core/be/be_calculator/wb_pkt_o[49] (net)              7.6737              0.0000     0.5049 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5049 f
  core/be/wb_pkt[49] (net)                              7.6737              0.0000     0.5049 f
  core/be/icc_place81/INP (NBUFFX8)                               0.0419   -0.0008 &   0.5042 f
  core/be/icc_place81/Z (NBUFFX8)                                 0.0427    0.0747 @   0.5789 f
  core/be/n81 (net)                             3      33.5740              0.0000     0.5789 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5789 f
  core/be/be_checker/wb_pkt_i[49] (net)                33.5740              0.0000     0.5789 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5789 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      33.5740              0.0000     0.5789 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5789 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  33.5740     0.0000     0.5789 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5789 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  33.5740   0.0000     0.5789 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0427  -0.0067 @   0.5722 f d 
  data arrival time                                                                    0.5722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1903


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)   0.1772   0.0000   0.3697 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/Q (DFFX1)   0.0391   0.2086     0.5783 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (net)     3   6.4453     0.0000     0.5783 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (bsg_dff_width_p415_0)   0.0000     0.5783 f
  core/be/be_calculator/commit_pkt_o[36] (net)          6.4453              0.0000     0.5783 f
  core/be/be_calculator/calc_stage_reg/data_i[214] (bsg_dff_width_p415_0)   0.0000     0.5783 f
  core/be/be_calculator/calc_stage_reg/data_i[214] (net)   6.4453           0.0000     0.5783 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/D (DFFX1)   0.0391   0.0000 &   0.5783 f
  data arrival time                                                                    0.5783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  clock reconvergence pessimism                                            -0.0053     0.3719
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)          0.0000     0.3719 r
  library hold time                                                         0.0157     0.3877
  data required time                                                                   0.3877
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3877
  data arrival time                                                                   -0.5783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1906


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2965     0.2965
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/CLK (DFFX1)   0.2209   0.0000   0.2965 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/Q (DFFX1)   0.0445   0.2163   0.5128 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (net)     2   8.8533   0.0000   0.5128 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5128 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (net)   8.8533            0.0000     0.5128 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (bp_be_scheduler_02_0)    0.0000     0.5128 f
  core/be/be_checker/dispatch_pkt_o[38] (net)           8.8533              0.0000     0.5128 f
  core/be/be_checker/dispatch_pkt_o[38] (bp_be_checker_top_02_0)            0.0000     0.5128 f
  core/be/dispatch_pkt[38] (net)                        8.8533              0.0000     0.5128 f
  core/be/be_calculator/dispatch_pkt_i[38] (bp_be_calculator_top_02_0)      0.0000     0.5128 f
  core/be/be_calculator/dispatch_pkt_i[38] (net)        8.8533              0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_i[38] (bsg_dff_width_p295_0)   0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_i[38] (net)   8.8533           0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_r_reg_38_/D (DFFX1)   0.0445   0.0002 &   0.5130 f
  data arrival time                                                                    0.5130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  clock reconvergence pessimism                                            -0.0038     0.3037
  core/be/be_calculator/reservation_reg/data_r_reg_38_/CLK (DFFX1)          0.0000     0.3037 r
  library hold time                                                         0.0185     0.3222
  data required time                                                                   0.3222
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3222
  data arrival time                                                                   -0.5130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1908


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0615   0.0000   0.3240 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0377   0.1736     0.4976 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   4.3047     0.0000     0.4976 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4976 r
  core/be/be_calculator/wb_pkt_o[47] (net)              4.3047              0.0000     0.4976 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4976 r
  core/be/wb_pkt[47] (net)                              4.3047              0.0000     0.4976 r
  core/be/icc_place70/INP (NBUFFX8)                               0.0377    0.0000 &   0.4976 r
  core/be/icc_place70/Z (NBUFFX8)                                 0.0435    0.0763 @   0.5740 r
  core/be/n70 (net)                             5      26.9414              0.0000     0.5740 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5740 r
  core/be/be_checker/wb_pkt_i[47] (net)                26.9414              0.0000     0.5740 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5740 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      26.9414              0.0000     0.5740 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5740 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  26.9414     0.0000     0.5740 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5740 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  26.9414   0.0000     0.5740 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0314   0.0005 @   0.5745 r d 
  data arrival time                                                                    0.5745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1910


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)   0.1771   0.0000   0.3697 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/Q (DFFX1)   0.0397   0.2091     0.5787 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (net)     3   6.7116     0.0000     0.5787 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (bsg_dff_width_p415_0)   0.0000     0.5787 f
  core/be/be_calculator/commit_pkt_o[34] (net)          6.7116              0.0000     0.5787 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (bsg_dff_width_p415_0)   0.0000     0.5787 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (net)   6.7116           0.0000     0.5787 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/D (DFFX1)   0.0397   0.0001 &   0.5788 f
  data arrival time                                                                    0.5788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  clock reconvergence pessimism                                            -0.0053     0.3720
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)          0.0000     0.3720 r
  library hold time                                                         0.0156     0.3876
  data required time                                                                   0.3876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3876
  data arrival time                                                                   -0.5788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1912


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/CLK (DFFX1)   0.2324   0.0000   0.3032 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/Q (DFFX1)   0.0388   0.2131   0.5162 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (net)     2   6.3906   0.0000   0.5162 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5162 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (net)   6.3906            0.0000     0.5162 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (bp_be_scheduler_02_0)    0.0000     0.5162 f
  core/be/be_checker/dispatch_pkt_o[36] (net)           6.3906              0.0000     0.5162 f
  core/be/be_checker/dispatch_pkt_o[36] (bp_be_checker_top_02_0)            0.0000     0.5162 f
  core/be/dispatch_pkt[36] (net)                        6.3906              0.0000     0.5162 f
  core/be/be_calculator/dispatch_pkt_i[36] (bp_be_calculator_top_02_0)      0.0000     0.5162 f
  core/be/be_calculator/dispatch_pkt_i[36] (net)        6.3906              0.0000     0.5162 f
  core/be/be_calculator/reservation_reg/data_i[36] (bsg_dff_width_p295_0)   0.0000     0.5162 f
  core/be/be_calculator/reservation_reg/data_i[36] (net)   6.3906           0.0000     0.5162 f
  core/be/be_calculator/reservation_reg/data_r_reg_36_/D (DFFX1)   0.0388   0.0001 &   0.5163 f
  data arrival time                                                                    0.5163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  clock reconvergence pessimism                                            -0.0038     0.3053
  core/be/be_calculator/reservation_reg/data_r_reg_36_/CLK (DFFX1)          0.0000     0.3053 r
  library hold time                                                         0.0198     0.3251
  data required time                                                                   0.3251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3251
  data arrival time                                                                   -0.5163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1912


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3251     0.3251
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0615   0.0000   0.3251 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0371   0.1732     0.4982 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   4.0725     0.0000     0.4982 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4982 r
  core/be/be_calculator/wb_pkt_o[44] (net)              4.0725              0.0000     0.4982 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4982 r
  core/be/wb_pkt[44] (net)                              4.0725              0.0000     0.4982 r
  core/be/icc_place63/INP (NBUFFX8)                               0.0371    0.0000 &   0.4983 r
  core/be/icc_place63/Z (NBUFFX8)                                 0.0436    0.0762 @   0.5745 r
  core/be/n63 (net)                             5      27.1701              0.0000     0.5745 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.5745 r
  core/be/be_checker/wb_pkt_i[44] (net)                27.1701              0.0000     0.5745 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.5745 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      27.1701              0.0000     0.5745 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.5745 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  27.1701     0.0000     0.5745 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5745 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  27.1701   0.0000     0.5745 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0315   0.0003 @   0.5748 r d 
  data arrival time                                                                    0.5748

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1913


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0615   0.0000   0.3264 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0355   0.1721     0.4984 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.4930     0.0000     0.4984 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4984 r
  core/be/be_calculator/wb_pkt_o[46] (net)              3.4930              0.0000     0.4984 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4984 r
  core/be/wb_pkt[46] (net)                              3.4930              0.0000     0.4984 r
  core/be/icc_place64/INP (NBUFFX8)                               0.0355    0.0000 &   0.4984 r
  core/be/icc_place64/Z (NBUFFX8)                                 0.0443    0.0762 @   0.5746 r
  core/be/n64 (net)                             5      28.7152              0.0000     0.5746 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5746 r
  core/be/be_checker/wb_pkt_i[46] (net)                28.7152              0.0000     0.5746 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5746 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      28.7152              0.0000     0.5746 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5746 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  28.7152     0.0000     0.5746 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5746 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  28.7152   0.0000     0.5746 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0320   0.0006 @   0.5752 r d 
  data arrival time                                                                    0.5752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/CLK (DFFX1)   0.2207   0.0000   0.2966 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/Q (DFFX1)   0.0472   0.2181   0.5147 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (net)     2  10.0671   0.0000   0.5147 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5147 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (net)  10.0671            0.0000     0.5147 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (bp_be_scheduler_02_0)    0.0000     0.5147 f
  core/be/be_checker/dispatch_pkt_o[33] (net)          10.0671              0.0000     0.5147 f
  core/be/be_checker/dispatch_pkt_o[33] (bp_be_checker_top_02_0)            0.0000     0.5147 f
  core/be/dispatch_pkt[33] (net)                       10.0671              0.0000     0.5147 f
  core/be/be_calculator/dispatch_pkt_i[33] (bp_be_calculator_top_02_0)      0.0000     0.5147 f
  core/be/be_calculator/dispatch_pkt_i[33] (net)       10.0671              0.0000     0.5147 f
  core/be/be_calculator/reservation_reg/data_i[33] (bsg_dff_width_p295_0)   0.0000     0.5147 f
  core/be/be_calculator/reservation_reg/data_i[33] (net)  10.0671           0.0000     0.5147 f
  core/be/be_calculator/reservation_reg/data_r_reg_33_/D (DFFX1)   0.0472  -0.0011 &   0.5136 f
  data arrival time                                                                    0.5136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  clock reconvergence pessimism                                            -0.0038     0.3037
  core/be/be_calculator/reservation_reg/data_r_reg_33_/CLK (DFFX1)          0.0000     0.3037 r
  library hold time                                                         0.0179     0.3216
  data required time                                                                   0.3216
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3216
  data arrival time                                                                   -0.5136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.2025   0.0000   0.2919 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0461   0.2158     0.5077 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3   9.5560     0.0000     0.5077 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5077 f
  core/be/be_calculator/wb_pkt_o[58] (net)              9.5560              0.0000     0.5077 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5077 f
  core/be/wb_pkt[58] (net)                              9.5560              0.0000     0.5077 f
  core/be/icc_place43/INP (NBUFFX8)                               0.0461    0.0001 &   0.5078 f
  core/be/icc_place43/Z (NBUFFX8)                                 0.0410    0.0745 @   0.5823 f
  core/be/n43 (net)                             3      29.2434              0.0000     0.5823 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5823 f
  core/be/be_checker/wb_pkt_i[58] (net)                29.2434              0.0000     0.5823 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5823 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      29.2434              0.0000     0.5823 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5823 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  29.2434     0.0000     0.5823 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5823 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  29.2434   0.0000     0.5823 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0298  -0.0068 @   0.5755 f d 
  data arrival time                                                                    0.5755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0615   0.0000   0.3240 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0377   0.1736     0.4976 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   4.3047     0.0000     0.4976 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4976 r
  core/be/be_calculator/wb_pkt_o[47] (net)              4.3047              0.0000     0.4976 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4976 r
  core/be/wb_pkt[47] (net)                              4.3047              0.0000     0.4976 r
  core/be/icc_place70/INP (NBUFFX8)                               0.0377    0.0000 &   0.4976 r
  core/be/icc_place70/Z (NBUFFX8)                                 0.0435    0.0763 @   0.5740 r
  core/be/n70 (net)                             5      26.9414              0.0000     0.5740 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5740 r
  core/be/be_checker/wb_pkt_i[47] (net)                26.9414              0.0000     0.5740 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5740 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      26.9414              0.0000     0.5740 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5740 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  26.9414     0.0000     0.5740 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5740 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  26.9414   0.0000     0.5740 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0314   0.0000 @   0.5739 r d 
  data arrival time                                                                    0.5739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3251     0.3251
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0615   0.0000   0.3251 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0371   0.1732     0.4982 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   4.0725     0.0000     0.4982 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4982 r
  core/be/be_calculator/wb_pkt_o[44] (net)              4.0725              0.0000     0.4982 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4982 r
  core/be/wb_pkt[44] (net)                              4.0725              0.0000     0.4982 r
  core/be/icc_place63/INP (NBUFFX8)                               0.0371    0.0000 &   0.4983 r
  core/be/icc_place63/Z (NBUFFX8)                                 0.0436    0.0762 @   0.5745 r
  core/be/n63 (net)                             5      27.1701              0.0000     0.5745 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.5745 r
  core/be/be_checker/wb_pkt_i[44] (net)                27.1701              0.0000     0.5745 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.5745 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      27.1701              0.0000     0.5745 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.5745 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  27.1701     0.0000     0.5745 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5745 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  27.1701   0.0000     0.5745 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0316  -0.0002 @   0.5743 r d 
  data arrival time                                                                    0.5743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1924


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.1790   0.0000   0.3505 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0424   0.2113     0.5618 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2   7.8758     0.0000     0.5618 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.5618 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)   7.8758            0.0000     0.5618 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.5618 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)   7.8758           0.0000     0.5618 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0424   0.0001 &   0.5618 f
  data arrival time                                                                    0.5618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0033     0.3543
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.3543 r
  library hold time                                                         0.0151     0.3694
  data required time                                                                   0.3694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3694
  data arrival time                                                                   -0.5618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1924


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0615   0.0000   0.3260 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0385   0.1741     0.5001 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   4.5727     0.0000     0.5001 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5001 r
  core/be/be_calculator/wb_pkt_o[40] (net)              4.5727              0.0000     0.5001 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5001 r
  core/be/wb_pkt[40] (net)                              4.5727              0.0000     0.5001 r
  core/be/icc_place59/INP (NBUFFX8)                               0.0385    0.0000 &   0.5001 r
  core/be/icc_place59/Z (NBUFFX8)                                 0.0461    0.0781 @   0.5782 r
  core/be/n59 (net)                             5      33.3240              0.0000     0.5782 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5782 r
  core/be/be_checker/wb_pkt_i[40] (net)                33.3240              0.0000     0.5782 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5782 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      33.3240              0.0000     0.5782 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5782 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  33.3240     0.0000     0.5782 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5782 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  33.3240   0.0000     0.5782 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0334  -0.0038 @   0.5744 r d 
  data arrival time                                                                    0.5744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1925


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0615   0.0000   0.3264 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0355   0.1721     0.4984 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.4930     0.0000     0.4984 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4984 r
  core/be/be_calculator/wb_pkt_o[46] (net)              3.4930              0.0000     0.4984 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4984 r
  core/be/wb_pkt[46] (net)                              3.4930              0.0000     0.4984 r
  core/be/icc_place64/INP (NBUFFX8)                               0.0355    0.0000 &   0.4984 r
  core/be/icc_place64/Z (NBUFFX8)                                 0.0443    0.0762 @   0.5746 r
  core/be/n64 (net)                             5      28.7152              0.0000     0.5746 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5746 r
  core/be/be_checker/wb_pkt_i[46] (net)                28.7152              0.0000     0.5746 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5746 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      28.7152              0.0000     0.5746 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5746 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  28.7152     0.0000     0.5746 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5746 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  28.7152   0.0000     0.5746 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0320   0.0000 @   0.5746 r d 
  data arrival time                                                                    0.5746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.1730   0.0000   0.3304 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0535   0.2183     0.5488 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2  12.8093     0.0000     0.5488 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.5488 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)  12.8093             0.0000     0.5488 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.5488 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)  12.8093           0.0000     0.5488 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0535  -0.0047 &   0.5441 f
  data arrival time                                                                    0.5441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3455     0.3455
  clock reconvergence pessimism                                            -0.0031     0.3424
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.3424 r
  library hold time                                                         0.0089     0.3513
  data required time                                                                   0.3513
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3513
  data arrival time                                                                   -0.5441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_264_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3347     0.3347
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)   0.1676   0.0000   0.3347 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/Q (DFFX1)   0.0436   0.2111     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_o[181] (net)     3   8.4117     0.0000     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_o[181] (bsg_dff_width_p415_0)   0.0000     0.5458 f
  core/be/be_calculator/commit_pkt_o[3] (net)           8.4117              0.0000     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_i[264] (bsg_dff_width_p415_0)   0.0000     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_i[264] (net)   8.4117           0.0000     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/D (DFFX1)   0.0436   0.0001 &   0.5459 f
  data arrival time                                                                    0.5459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  clock reconvergence pessimism                                            -0.0033     0.3388
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/CLK (DFFX1)          0.0000     0.3388 r
  library hold time                                                         0.0140     0.3528
  data required time                                                                   0.3528
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3528
  data arrival time                                                                   -0.5459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1931


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.2025   0.0000   0.2919 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0461   0.2158     0.5077 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3   9.5560     0.0000     0.5077 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5077 f
  core/be/be_calculator/wb_pkt_o[58] (net)              9.5560              0.0000     0.5077 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5077 f
  core/be/wb_pkt[58] (net)                              9.5560              0.0000     0.5077 f
  core/be/icc_place43/INP (NBUFFX8)                               0.0461    0.0001 &   0.5078 f
  core/be/icc_place43/Z (NBUFFX8)                                 0.0410    0.0745 @   0.5823 f
  core/be/n43 (net)                             3      29.2434              0.0000     0.5823 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5823 f
  core/be/be_checker/wb_pkt_i[58] (net)                29.2434              0.0000     0.5823 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5823 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      29.2434              0.0000     0.5823 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5823 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  29.2434     0.0000     0.5823 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5823 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  29.2434   0.0000     0.5823 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0298  -0.0073 @   0.5751 f d 
  data arrival time                                                                    0.5751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1932


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3383     0.3383
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)   0.1311   0.0000    0.3383 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/Q (DFFX1)   0.0449    0.2089     0.5472 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (net)     2   8.9193      0.0000     0.5472 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (bsg_dff_width_p415_0)    0.0000     0.5472 f
  core/be/be_calculator/calc_stage_r_1__pipe_mem_v_ (net)   8.9193          0.0000     0.5472 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (bsg_dff_width_p415_0)   0.0000     0.5472 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (net)   8.9193           0.0000     0.5472 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/D (DFFX2)   0.0449  -0.0019 &   0.5453 f
  data arrival time                                                                    0.5453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3450     0.3450
  clock reconvergence pessimism                                            -0.0038     0.3412
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/CLK (DFFX2)          0.0000     0.3412 r
  library hold time                                                         0.0109     0.3521
  data required time                                                                   0.3521
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3521
  data arrival time                                                                   -0.5453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1932


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0615   0.0000   0.3258 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0391   0.1745     0.5003 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.8046     0.0000     0.5003 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5003 r
  core/be/be_calculator/wb_pkt_o[42] (net)              4.8046              0.0000     0.5003 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5003 r
  core/be/wb_pkt[42] (net)                              4.8046              0.0000     0.5003 r
  core/be/icc_place66/INP (NBUFFX8)                               0.0391   -0.0008 &   0.4995 r
  core/be/icc_place66/Z (NBUFFX8)                                 0.0504    0.0797 @   0.5792 r
  core/be/n66 (net)                             5      40.0538              0.0000     0.5792 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5792 r
  core/be/be_checker/wb_pkt_i[42] (net)                40.0538              0.0000     0.5792 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5792 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      40.0538              0.0000     0.5792 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5792 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  40.0538     0.0000     0.5792 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5792 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  40.0538   0.0000     0.5792 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0504  -0.0040 @   0.5751 r d 
  data arrival time                                                                    0.5751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)   0.1768   0.0000   0.3694 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/Q (DFFX1)   0.0423   0.2110     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (net)     3   7.8064     0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (bsg_dff_width_p415_0)   0.0000     0.5804 f
  core/be/be_calculator/commit_pkt_o[38] (net)          7.8064              0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (bsg_dff_width_p415_0)   0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (net)   7.8064           0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/D (DFFX1)   0.0423   0.0001 &   0.5805 f
  data arrival time                                                                    0.5805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  clock reconvergence pessimism                                            -0.0053     0.3719
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)          0.0000     0.3719 r
  library hold time                                                         0.0150     0.3869
  data required time                                                                   0.3869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3869
  data arrival time                                                                   -0.5805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_224_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)   0.1765   0.0000   0.3683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/Q (DFFX1)   0.0439   0.2120     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_o[141] (net)     3   8.5133     0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_o[141] (bsg_dff_width_p415_0)   0.0000     0.5804 f
  core/be/be_calculator/commit_pkt_o[46] (net)          8.5133              0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_i[224] (bsg_dff_width_p415_0)   0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_i[224] (net)   8.5133           0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/D (DFFX1)   0.0439  -0.0005 &   0.5799 f
  data arrival time                                                                    0.5799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0053     0.3716
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/CLK (DFFX1)          0.0000     0.3716 r
  library hold time                                                         0.0146     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.5799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1937


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)   0.1770   0.0000   0.3696 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/Q (DFFX1)   0.0427   0.2113     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (net)     3   8.0138     0.0000     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (bsg_dff_width_p415_0)   0.0000     0.5809 f
  core/be/be_calculator/commit_pkt_o[45] (net)          8.0138              0.0000     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_i[223] (bsg_dff_width_p415_0)   0.0000     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_i[223] (net)   8.0138           0.0000     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/D (DFFX1)   0.0427   0.0000 &   0.5809 f
  data arrival time                                                                    0.5809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0053     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0149     0.3866
  data required time                                                                   0.3866
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3866
  data arrival time                                                                   -0.5809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1943


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_218_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)   0.1770   0.0000   0.3690 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/Q (DFFX1)   0.0449   0.2128     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_o[135] (net)     3   8.9783     0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_o[135] (bsg_dff_width_p415_0)   0.0000     0.5818 f
  core/be/be_calculator/commit_pkt_o[40] (net)          8.9783              0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_i[218] (bsg_dff_width_p415_0)   0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_i[218] (net)   8.9783           0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/D (DFFX1)   0.0449  -0.0013 &   0.5804 f
  data arrival time                                                                    0.5804

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0053     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0144     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.5804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_274_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3349     0.3349
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)   0.1676   0.0000   0.3349 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/Q (DFFX1)   0.0457   0.2125     0.5474 f
  core/be/be_calculator/calc_stage_reg/data_o[191] (net)     3   9.3092     0.0000     0.5474 f
  core/be/be_calculator/calc_stage_reg/data_o[191] (bsg_dff_width_p415_0)   0.0000     0.5474 f
  core/be/be_calculator/commit_pkt_o[13] (net)          9.3092              0.0000     0.5474 f
  core/be/be_calculator/calc_stage_reg/data_i[274] (bsg_dff_width_p415_0)   0.0000     0.5474 f
  core/be/be_calculator/calc_stage_reg/data_i[274] (net)   9.3092           0.0000     0.5474 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/D (DFFX1)   0.0457  -0.0010 &   0.5464 f
  data arrival time                                                                    0.5464

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3418     0.3418
  clock reconvergence pessimism                                            -0.0033     0.3385
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/CLK (DFFX1)          0.0000     0.3385 r
  library hold time                                                         0.0135     0.3520
  data required time                                                                   0.3520
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3520
  data arrival time                                                                   -0.5464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0615   0.0000   0.3263 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0367   0.1729     0.4992 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.9343     0.0000     0.4992 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4992 r
  core/be/be_calculator/wb_pkt_o[63] (net)              3.9343              0.0000     0.4992 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4992 r
  core/be/wb_pkt[63] (net)                              3.9343              0.0000     0.4992 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0367    0.0000 &   0.4993 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0475    0.0772 @   0.5765 r
  core/be/n44 (net)                             5      33.1494              0.0000     0.5765 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5765 r
  core/be/be_checker/wb_pkt_i[63] (net)                33.1494              0.0000     0.5765 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5765 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      33.1494              0.0000     0.5765 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5765 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  33.1494     0.0000     0.5765 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5765 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  33.1494   0.0000     0.5765 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0345   0.0016 @   0.5780 r d 
  data arrival time                                                                    0.5780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1945


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)   0.1772   0.0000   0.3694 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/Q (DFFX1)   0.0438   0.2120     0.5814 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (net)     3   8.4710     0.0000     0.5814 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (bsg_dff_width_p415_0)   0.0000     0.5814 f
  core/be/be_calculator/commit_pkt_o[41] (net)          8.4710              0.0000     0.5814 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (bsg_dff_width_p415_0)   0.0000     0.5814 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (net)   8.4710           0.0000     0.5814 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/D (DFFX1)   0.0438  -0.0006 &   0.5808 f
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0053     0.3716
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)          0.0000     0.3716 r
  library hold time                                                         0.0147     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1946


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0445   0.2147     0.5067 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     3   8.8166     0.0000     0.5067 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5067 f
  core/be/be_calculator/wb_pkt_o[59] (net)              8.8166              0.0000     0.5067 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5067 f
  core/be/wb_pkt[59] (net)                              8.8166              0.0000     0.5067 f
  core/be/icc_place109/INP (NBUFFX8)                              0.0445   -0.0005 &   0.5062 f
  core/be/icc_place109/Z (NBUFFX8)                                0.0423    0.0748 @   0.5810 f
  core/be/n142 (net)                            3      32.3385              0.0000     0.5810 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5810 f
  core/be/be_checker/wb_pkt_i[59] (net)                32.3385              0.0000     0.5810 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5810 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      32.3385              0.0000     0.5810 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5810 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  32.3385     0.0000     0.5810 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5810 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  32.3385   0.0000     0.5810 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0308  -0.0026 @   0.5784 f d 
  data arrival time                                                                    0.5784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3013     0.3013
  core/be/be_calculator/comp_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.2324   0.0000    0.3013 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0317    0.1879     0.4892 r
  core/be/be_calculator/comp_stage_reg/data_o[99] (net)     1   2.1065      0.0000     0.4892 r
  core/be/be_calculator/comp_stage_reg/data_o[99] (bsg_dff_width_p320_0)    0.0000     0.4892 r
  core/be/be_calculator/comp_stage_r_1__35_ (net)       2.1065              0.0000     0.4892 r
  core/be/be_calculator/comp_stage_mux/data0_i[163] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4892 r
  core/be/be_calculator/comp_stage_mux/data0_i[163] (net)   2.1065          0.0000     0.4892 r
  core/be/be_calculator/comp_stage_mux/U36/INP (NBUFFX2)          0.0317    0.0000 &   0.4892 r
  core/be/be_calculator/comp_stage_mux/U36/Z (NBUFFX2)            0.0283    0.0508     0.5399 r
  core/be/be_calculator/comp_stage_mux/data_o[163] (net)     3   6.1486     0.0000     0.5399 r
  core/be/be_calculator/comp_stage_mux/data_o[163] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5399 r
  core/be/be_calculator/comp_stage_n[99] (net)          6.1486              0.0000     0.5399 r
  core/be/be_calculator/comp_stage_reg/data_i[163] (bsg_dff_width_p320_0)   0.0000     0.5399 r
  core/be/be_calculator/comp_stage_reg/data_i[163] (net)   6.1486           0.0000     0.5399 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_163_/D (DFFX1)   0.0283   0.0000 &   0.5400 r
  data arrival time                                                                    0.5400

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  clock reconvergence pessimism                                            -0.0038     0.3692
  core/be/be_calculator/comp_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3692 r
  library hold time                                                        -0.0244     0.3449
  data required time                                                                   0.3449
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3449
  data arrival time                                                                   -0.5400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1951


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_273_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)   0.1675   0.0000   0.3333 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/Q (DFFX1)   0.0462   0.2129     0.5462 f
  core/be/be_calculator/calc_stage_reg/data_o[190] (net)     3   9.5392     0.0000     0.5462 f
  core/be/be_calculator/calc_stage_reg/data_o[190] (bsg_dff_width_p415_0)   0.0000     0.5462 f
  core/be/be_calculator/commit_pkt_o[12] (net)          9.5392              0.0000     0.5462 f
  core/be/be_calculator/calc_stage_reg/data_i[273] (bsg_dff_width_p415_0)   0.0000     0.5462 f
  core/be/be_calculator/calc_stage_reg/data_i[273] (net)   9.5392           0.0000     0.5462 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/D (DFFX1)   0.0462   0.0001 &   0.5462 f
  data arrival time                                                                    0.5462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  clock reconvergence pessimism                                            -0.0033     0.3377
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/CLK (DFFX1)          0.0000     0.3377 r
  library hold time                                                         0.0134     0.3511
  data required time                                                                   0.3511
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3511
  data arrival time                                                                   -0.5462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_217_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)   0.1765   0.0000   0.3678 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/Q (DFFX1)   0.0445   0.2125     0.5803 f
  core/be/be_calculator/calc_stage_reg/data_o[134] (net)     3   8.7869     0.0000     0.5803 f
  core/be/be_calculator/calc_stage_reg/data_o[134] (bsg_dff_width_p415_0)   0.0000     0.5803 f
  core/be/be_calculator/commit_pkt_o[39] (net)          8.7869              0.0000     0.5803 f
  core/be/be_calculator/calc_stage_reg/data_i[217] (bsg_dff_width_p415_0)   0.0000     0.5803 f
  core/be/be_calculator/calc_stage_reg/data_i[217] (net)   8.7869           0.0000     0.5803 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/D (DFFX1)   0.0445   0.0001 &   0.5803 f
  data arrival time                                                                    0.5803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3759     0.3759
  clock reconvergence pessimism                                            -0.0053     0.3706
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/CLK (DFFX1)          0.0000     0.3706 r
  library hold time                                                         0.0145     0.3851
  data required time                                                                   0.3851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3851
  data arrival time                                                                   -0.5803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_226_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)   0.1765   0.0000   0.3683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/Q (DFFX1)   0.0451   0.2129     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_o[143] (net)     3   9.0690     0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_o[143] (bsg_dff_width_p415_0)   0.0000     0.5812 f
  core/be/be_calculator/commit_pkt_o[48] (net)          9.0690              0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_i[226] (bsg_dff_width_p415_0)   0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_i[226] (net)   9.0690           0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/D (DFFX1)   0.0451   0.0001 &   0.5813 f
  data arrival time                                                                    0.5813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0053     0.3716
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/CLK (DFFX1)          0.0000     0.3716 r
  library hold time                                                         0.0143     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1953


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)   0.1771   0.0000   0.3693 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/Q (DFFX1)   0.0439   0.2121     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_o[128] (net)     3   8.5310     0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_o[128] (bsg_dff_width_p415_0)   0.0000     0.5815 f
  core/be/be_calculator/commit_pkt_o[33] (net)          8.5310              0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_i[211] (bsg_dff_width_p415_0)   0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_i[211] (net)   8.5310           0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/D (DFFX1)   0.0439   0.0000 &   0.5815 f
  data arrival time                                                                    0.5815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0053     0.3716
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)          0.0000     0.3716 r
  library hold time                                                         0.0146     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.5815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1953


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)   0.1770   0.0000   0.3696 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/Q (DFFX1)   0.0458   0.2134     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_o[154] (net)     3   9.3799     0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_o[154] (bsg_dff_width_p415_0)   0.0000     0.5830 f
  core/be/be_calculator/commit_pkt_o[59] (net)          9.3799              0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_i[237] (bsg_dff_width_p415_0)   0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_i[237] (net)   9.3799           0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/D (DFFX1)   0.0458  -0.0016 &   0.5814 f
  data arrival time                                                                    0.5814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                            -0.0053     0.3718
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)          0.0000     0.3718 r
  library hold time                                                         0.0142     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.5814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0615   0.0000   0.3263 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0367   0.1729     0.4992 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.9343     0.0000     0.4992 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4992 r
  core/be/be_calculator/wb_pkt_o[63] (net)              3.9343              0.0000     0.4992 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4992 r
  core/be/wb_pkt[63] (net)                              3.9343              0.0000     0.4992 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0367    0.0000 &   0.4993 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0475    0.0772 @   0.5765 r
  core/be/n44 (net)                             5      33.1494              0.0000     0.5765 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5765 r
  core/be/be_checker/wb_pkt_i[63] (net)                33.1494              0.0000     0.5765 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5765 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      33.1494              0.0000     0.5765 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5765 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  33.1494     0.0000     0.5765 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5765 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  33.1494   0.0000     0.5765 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0345   0.0010 @   0.5775 r d 
  data arrival time                                                                    0.5775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1956


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0445   0.2147     0.5067 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     3   8.8166     0.0000     0.5067 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5067 f
  core/be/be_calculator/wb_pkt_o[59] (net)              8.8166              0.0000     0.5067 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5067 f
  core/be/wb_pkt[59] (net)                              8.8166              0.0000     0.5067 f
  core/be/icc_place109/INP (NBUFFX8)                              0.0445   -0.0005 &   0.5062 f
  core/be/icc_place109/Z (NBUFFX8)                                0.0423    0.0748 @   0.5810 f
  core/be/n142 (net)                            3      32.3385              0.0000     0.5810 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5810 f
  core/be/be_checker/wb_pkt_i[59] (net)                32.3385              0.0000     0.5810 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5810 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      32.3385              0.0000     0.5810 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5810 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  32.3385     0.0000     0.5810 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5810 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  32.3385   0.0000     0.5810 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0309  -0.0034 @   0.5776 f d 
  data arrival time                                                                    0.5776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1957


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_275_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3343     0.3343
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)   0.1676   0.0000   0.3343 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/Q (DFFX1)   0.0459   0.2127     0.5470 f
  core/be/be_calculator/calc_stage_reg/data_o[192] (net)     3   9.4209     0.0000     0.5470 f
  core/be/be_calculator/calc_stage_reg/data_o[192] (bsg_dff_width_p415_0)   0.0000     0.5470 f
  core/be/be_calculator/commit_pkt_o[14] (net)          9.4209              0.0000     0.5470 f
  core/be/be_calculator/calc_stage_reg/data_i[275] (bsg_dff_width_p415_0)   0.0000     0.5470 f
  core/be/be_calculator/calc_stage_reg/data_i[275] (net)   9.4209           0.0000     0.5470 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_275_/D (DFFX1)   0.0459   0.0000 &   0.5471 f
  data arrival time                                                                    0.5471

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3412     0.3412
  clock reconvergence pessimism                                            -0.0033     0.3379
  core/be/be_calculator/calc_stage_reg/data_r_reg_275_/CLK (DFFX1)          0.0000     0.3379 r
  library hold time                                                         0.0135     0.3513
  data required time                                                                   0.3513
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3513
  data arrival time                                                                   -0.5471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1958


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)   0.1769   0.0000   0.3691 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/Q (DFFX1)   0.0446   0.2126     0.5817 f
  core/be/be_calculator/calc_stage_reg/data_o[130] (net)     3   8.8505     0.0000     0.5817 f
  core/be/be_calculator/calc_stage_reg/data_o[130] (bsg_dff_width_p415_0)   0.0000     0.5817 f
  core/be/be_calculator/commit_pkt_o[35] (net)          8.8505              0.0000     0.5817 f
  core/be/be_calculator/calc_stage_reg/data_i[213] (bsg_dff_width_p415_0)   0.0000     0.5817 f
  core/be/be_calculator/calc_stage_reg/data_i[213] (net)   8.8505           0.0000     0.5817 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/D (DFFX1)   0.0446   0.0000 &   0.5818 f
  data arrival time                                                                    0.5818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0053     0.3715
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)          0.0000     0.3715 r
  library hold time                                                         0.0145     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.5818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1958


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_266_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)   0.1675   0.0000   0.3338 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/Q (DFFX1)   0.0465   0.2131     0.5469 f
  core/be/be_calculator/calc_stage_reg/data_o[183] (net)     3   9.6961     0.0000     0.5469 f
  core/be/be_calculator/calc_stage_reg/data_o[183] (bsg_dff_width_p415_0)   0.0000     0.5469 f
  core/be/be_calculator/commit_pkt_o[5] (net)           9.6961              0.0000     0.5469 f
  core/be/be_calculator/calc_stage_reg/data_i[266] (bsg_dff_width_p415_0)   0.0000     0.5469 f
  core/be/be_calculator/calc_stage_reg/data_i[266] (net)   9.6961           0.0000     0.5469 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/D (DFFX1)   0.0465   0.0001 &   0.5470 f
  data arrival time                                                                    0.5470

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  clock reconvergence pessimism                                            -0.0033     0.3377
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/CLK (DFFX1)          0.0000     0.3377 r
  library hold time                                                         0.0133     0.3510
  data required time                                                                   0.3510
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3510
  data arrival time                                                                   -0.5470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)   0.1772   0.0000   0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/Q (DFFX1)   0.0461   0.2137     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_o[142] (net)     3   9.5329     0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_o[142] (bsg_dff_width_p415_0)   0.0000     0.5825 f
  core/be/be_calculator/commit_pkt_o[47] (net)          9.5329              0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_i[225] (bsg_dff_width_p415_0)   0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_i[225] (net)   9.5329           0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/D (DFFX1)   0.0461  -0.0006 &   0.5819 f
  data arrival time                                                                    0.5819

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0053     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0141     0.3858
  data required time                                                                   0.3858
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3858
  data arrival time                                                                   -0.5819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1961


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.2026   0.0000   0.2917 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0474   0.2166     0.5083 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  10.1003     0.0000     0.5083 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5083 f
  core/be/be_calculator/wb_pkt_o[53] (net)             10.1003              0.0000     0.5083 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5083 f
  core/be/wb_pkt[53] (net)                             10.1003              0.0000     0.5083 f
  core/be/icc_place36/INP (NBUFFX8)                               0.0474    0.0001 &   0.5084 f
  core/be/icc_place36/Z (NBUFFX8)                                 0.0410    0.0752 @   0.5836 f
  core/be/n36 (net)                             3      30.3818              0.0000     0.5836 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5836 f
  core/be/be_checker/wb_pkt_i[53] (net)                30.3818              0.0000     0.5836 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5836 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      30.3818              0.0000     0.5836 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5836 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  30.3818     0.0000     0.5836 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5836 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  30.3818   0.0000     0.5836 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0298  -0.0040 @   0.5796 f d 
  data arrival time                                                                    0.5796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1961


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_221_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)   0.1772   0.0000   0.3685 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/Q (DFFX1)   0.0448   0.2128     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_o[138] (net)     3   8.9524     0.0000     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_o[138] (bsg_dff_width_p415_0)   0.0000     0.5813 f
  core/be/be_calculator/commit_pkt_o[43] (net)          8.9524              0.0000     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_i[221] (bsg_dff_width_p415_0)   0.0000     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_i[221] (net)   8.9524           0.0000     0.5813 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/D (DFFX1)   0.0448   0.0001 &   0.5814 f
  data arrival time                                                                    0.5814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3759     0.3759
  clock reconvergence pessimism                                            -0.0053     0.3707
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/CLK (DFFX1)          0.0000     0.3707 r
  library hold time                                                         0.0144     0.3850
  data required time                                                                   0.3850
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3850
  data arrival time                                                                   -0.5814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0615   0.0000   0.3266 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0393   0.1746     0.5012 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   4.8526     0.0000     0.5012 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.5012 r
  core/be/be_calculator/wb_pkt_o[41] (net)              4.8526              0.0000     0.5012 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.5012 r
  core/be/wb_pkt[41] (net)                              4.8526              0.0000     0.5012 r
  core/be/icc_place57/INP (NBUFFX8)                               0.0393    0.0001 &   0.5013 r
  core/be/icc_place57/Z (NBUFFX8)                                 0.0473    0.0781 @   0.5794 r
  core/be/n57 (net)                             5      33.7316              0.0000     0.5794 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5794 r
  core/be/be_checker/wb_pkt_i[41] (net)                33.7316              0.0000     0.5794 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5794 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      33.7316              0.0000     0.5794 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5794 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  33.7316     0.0000     0.5794 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5794 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  33.7316   0.0000     0.5794 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0343   0.0006 @   0.5800 r d 
  data arrival time                                                                    0.5800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)   0.1772   0.0000   0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/Q (DFFX1)   0.0474   0.2145     0.5833 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (net)     3  10.0702     0.0000     0.5833 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (bsg_dff_width_p415_0)   0.0000     0.5833 f
  core/be/be_calculator/commit_pkt_o[44] (net)         10.0702              0.0000     0.5833 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (bsg_dff_width_p415_0)   0.0000     0.5833 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (net)  10.0702           0.0000     0.5833 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/D (DFFX1)   0.0474  -0.0013 &   0.5821 f
  data arrival time                                                                    0.5821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0053     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0138     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)   0.1765   0.0000   0.3690 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/Q (DFFX1)   0.0460   0.2135     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_o[147] (net)     3   9.4645     0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_o[147] (bsg_dff_width_p415_0)   0.0000     0.5825 f
  core/be/be_calculator/commit_pkt_o[52] (net)          9.4645              0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_i[230] (bsg_dff_width_p415_0)   0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_i[230] (net)   9.4645           0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/D (DFFX1)   0.0460   0.0001 &   0.5825 f
  data arrival time                                                                    0.5825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0053     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0141     0.3858
  data required time                                                                   0.3858
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3858
  data arrival time                                                                   -0.5825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)   0.1524   0.0000   0.3500 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/Q (DFFX1)   0.0471   0.2122     0.5622 f
  core/be/be_calculator/calc_stage_reg/data_o[153] (net)     3   9.9336     0.0000     0.5622 f
  core/be/be_calculator/calc_stage_reg/data_o[153] (bsg_dff_width_p415_0)   0.0000     0.5622 f
  core/be/be_calculator/commit_pkt_o[58] (net)          9.9336              0.0000     0.5622 f
  core/be/be_calculator/calc_stage_reg/data_i[236] (bsg_dff_width_p415_0)   0.0000     0.5622 f
  core/be/be_calculator/calc_stage_reg/data_i[236] (net)   9.9336           0.0000     0.5622 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/D (DFFX1)   0.0471   0.0001 &   0.5623 f
  data arrival time                                                                    0.5623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3571     0.3571
  clock reconvergence pessimism                                            -0.0038     0.3534
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)          0.0000     0.3534 r
  library hold time                                                         0.0120     0.3654
  data required time                                                                   0.3654
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3654
  data arrival time                                                                   -0.5623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1969


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0494   0.2180     0.5100 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     3  11.0024     0.0000     0.5100 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.5100 f
  core/be/be_calculator/wb_pkt_o[51] (net)             11.0024              0.0000     0.5100 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.5100 f
  core/be/wb_pkt[51] (net)                             11.0024              0.0000     0.5100 f
  core/be/icc_place89/INP (NBUFFX8)                               0.0494   -0.0011 &   0.5090 f
  core/be/icc_place89/Z (NBUFFX8)                                 0.0433    0.0769 @   0.5859 f
  core/be/n89 (net)                             3      34.6527              0.0000     0.5859 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5859 f
  core/be/be_checker/wb_pkt_i[51] (net)                34.6527              0.0000     0.5859 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5859 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      34.6527              0.0000     0.5859 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5859 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  34.6527     0.0000     0.5859 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5859 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  34.6527   0.0000     0.5859 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0433  -0.0055 @   0.5804 f d 
  data arrival time                                                                    0.5804

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1969


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0615   0.0000   0.3260 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0328   0.1887     0.5147 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.6437     0.0000     0.5147 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5147 f
  core/be/be_calculator/wb_pkt_o[45] (net)              3.6437              0.0000     0.5147 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5147 f
  core/be/wb_pkt[45] (net)                              3.6437              0.0000     0.5147 f
  core/be/icc_place65/INP (NBUFFX8)                               0.0328    0.0000 &   0.5147 f
  core/be/icc_place65/Z (NBUFFX8)                                 0.0389    0.0710 @   0.5857 f
  core/be/n65 (net)                             5      27.5620              0.0000     0.5857 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5857 f
  core/be/be_checker/wb_pkt_i[45] (net)                27.5620              0.0000     0.5857 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5857 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      27.5620              0.0000     0.5857 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5857 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  27.5620     0.0000     0.5857 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5857 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  27.5620   0.0000     0.5857 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0281  -0.0052 @   0.5805 f d 
  data arrival time                                                                    0.5805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1970


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.2026   0.0000   0.2917 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0474   0.2166     0.5083 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  10.1003     0.0000     0.5083 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5083 f
  core/be/be_calculator/wb_pkt_o[53] (net)             10.1003              0.0000     0.5083 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5083 f
  core/be/wb_pkt[53] (net)                             10.1003              0.0000     0.5083 f
  core/be/icc_place36/INP (NBUFFX8)                               0.0474    0.0001 &   0.5084 f
  core/be/icc_place36/Z (NBUFFX8)                                 0.0410    0.0752 @   0.5836 f
  core/be/n36 (net)                             3      30.3818              0.0000     0.5836 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5836 f
  core/be/be_checker/wb_pkt_i[53] (net)                30.3818              0.0000     0.5836 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5836 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      30.3818              0.0000     0.5836 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5836 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  30.3818     0.0000     0.5836 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5836 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  30.3818   0.0000     0.5836 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0298  -0.0045 @   0.5791 f d 
  data arrival time                                                                    0.5791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.2025   0.0000   0.2922 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0513   0.2193     0.5115 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     3  11.8328     0.0000     0.5115 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5115 f
  core/be/be_calculator/wb_pkt_o[48] (net)             11.8328              0.0000     0.5115 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5115 f
  core/be/wb_pkt[48] (net)                             11.8328              0.0000     0.5115 f
  core/be/icc_place77/INP (NBUFFX8)                               0.0513   -0.0014 &   0.5101 f
  core/be/icc_place77/Z (NBUFFX8)                                 0.0423    0.0769 @   0.5871 f
  core/be/n77 (net)                             3      32.7731              0.0000     0.5871 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5871 f
  core/be/be_checker/wb_pkt_i[48] (net)                32.7731              0.0000     0.5871 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5871 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      32.7731              0.0000     0.5871 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5871 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  32.7731     0.0000     0.5871 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5871 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  32.7731   0.0000     0.5871 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0423  -0.0062 @   0.5808 f d 
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_261_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3346     0.3346
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)   0.1676   0.0000   0.3346 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/Q (DFFX1)   0.0483   0.2143     0.5489 f
  core/be/be_calculator/calc_stage_reg/data_o[178] (net)     3  10.4587     0.0000     0.5489 f
  core/be/be_calculator/calc_stage_reg/data_o[178] (bsg_dff_width_p415_0)   0.0000     0.5489 f
  core/be/be_calculator/commit_pkt_o[0] (net)          10.4587              0.0000     0.5489 f
  core/be/be_calculator/calc_stage_reg/data_i[261] (bsg_dff_width_p415_0)   0.0000     0.5489 f
  core/be/be_calculator/calc_stage_reg/data_i[261] (net)  10.4587           0.0000     0.5489 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_261_/D (DFFX1)   0.0483   0.0001 &   0.5491 f
  data arrival time                                                                    0.5491

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3420     0.3420
  clock reconvergence pessimism                                            -0.0033     0.3387
  core/be/be_calculator/calc_stage_reg/data_r_reg_261_/CLK (DFFX1)          0.0000     0.3387 r
  library hold time                                                         0.0129     0.3516
  data required time                                                                   0.3516
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3516
  data arrival time                                                                   -0.5491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3266     0.3266
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0615   0.0000   0.3266 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0393   0.1746     0.5012 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   4.8526     0.0000     0.5012 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.5012 r
  core/be/be_calculator/wb_pkt_o[41] (net)              4.8526              0.0000     0.5012 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.5012 r
  core/be/wb_pkt[41] (net)                              4.8526              0.0000     0.5012 r
  core/be/icc_place57/INP (NBUFFX8)                               0.0393    0.0001 &   0.5013 r
  core/be/icc_place57/Z (NBUFFX8)                                 0.0473    0.0781 @   0.5794 r
  core/be/n57 (net)                             5      33.7316              0.0000     0.5794 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5794 r
  core/be/be_checker/wb_pkt_i[41] (net)                33.7316              0.0000     0.5794 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5794 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      33.7316              0.0000     0.5794 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5794 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  33.7316     0.0000     0.5794 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5794 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  33.7316   0.0000     0.5794 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0344   0.0000 @   0.5794 r d 
  data arrival time                                                                    0.5794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)   0.1765   0.0000   0.3689 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/Q (DFFX1)   0.0463   0.2137     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (net)     3   9.6116     0.0000     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (bsg_dff_width_p415_0)   0.0000     0.5827 f
  core/be/be_calculator/commit_pkt_o[54] (net)          9.6116              0.0000     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_i[232] (bsg_dff_width_p415_0)   0.0000     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_i[232] (net)   9.6116           0.0000     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/D (DFFX1)   0.0463   0.0000 &   0.5827 f
  data arrival time                                                                    0.5827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  clock reconvergence pessimism                                            -0.0053     0.3711
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)          0.0000     0.3711 r
  library hold time                                                         0.0140     0.3851
  data required time                                                                   0.3851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3851
  data arrival time                                                                   -0.5827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3309     0.3309
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)   0.1356   0.0000   0.3309 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/Q (DFFX1)   0.0481   0.2114     0.5423 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (net)     3  10.3333     0.0000     0.5423 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (bsg_dff_width_p415_0)   0.0000     0.5423 f
  core/be/be_calculator/commit_pkt_o[22] (net)         10.3333              0.0000     0.5423 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (bsg_dff_width_p415_0)   0.0000     0.5423 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (net)  10.3333           0.0000     0.5423 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/D (DFFX1)   0.0481   0.0000 &   0.5423 f
  data arrival time                                                                    0.5423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3375     0.3375
  clock reconvergence pessimism                                            -0.0033     0.3342
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)          0.0000     0.3342 r
  library hold time                                                         0.0106     0.3447
  data required time                                                                   0.3447
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3447
  data arrival time                                                                   -0.5423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_220_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)   0.1769   0.0000   0.3690 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/Q (DFFX1)   0.0476   0.2146     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_o[137] (net)     3  10.1566     0.0000     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_o[137] (bsg_dff_width_p415_0)   0.0000     0.5836 f
  core/be/be_calculator/commit_pkt_o[42] (net)         10.1566              0.0000     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_i[220] (bsg_dff_width_p415_0)   0.0000     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_i[220] (net)  10.1566           0.0000     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/D (DFFX1)   0.0476  -0.0010 &   0.5826 f
  data arrival time                                                                    0.5826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0053     0.3712
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/CLK (DFFX1)          0.0000     0.3712 r
  library hold time                                                         0.0138     0.3850
  data required time                                                                   0.3850
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3850
  data arrival time                                                                   -0.5826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_262_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)   0.1676   0.0000   0.3338 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/Q (DFFX1)   0.0485   0.2144     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_o[179] (net)     3  10.5686     0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_o[179] (bsg_dff_width_p415_0)   0.0000     0.5483 f
  core/be/be_calculator/commit_pkt_o[1] (net)          10.5686              0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_i[262] (bsg_dff_width_p415_0)   0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_i[262] (net)  10.5686           0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/D (DFFX1)   0.0485   0.0000 &   0.5483 f
  data arrival time                                                                    0.5483

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  clock reconvergence pessimism                                            -0.0033     0.3377
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/CLK (DFFX1)          0.0000     0.3377 r
  library hold time                                                         0.0128     0.3505
  data required time                                                                   0.3505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3505
  data arrival time                                                                   -0.5483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3023     0.3023
  core/be/be_calculator/comp_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.2324   0.0000    0.3023 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0328    0.1886     0.4910 r
  core/be/be_calculator/comp_stage_reg/data_o[68] (net)     1   2.4999      0.0000     0.4910 r
  core/be/be_calculator/comp_stage_reg/data_o[68] (bsg_dff_width_p320_0)    0.0000     0.4910 r
  core/be/be_calculator/comp_stage_r_1__4_ (net)        2.4999              0.0000     0.4910 r
  core/be/be_calculator/comp_stage_mux/data0_i[132] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4910 r
  core/be/be_calculator/comp_stage_mux/data0_i[132] (net)   2.4999          0.0000     0.4910 r
  core/be/be_calculator/comp_stage_mux/U5/INP (NBUFFX2)           0.0328    0.0000 &   0.4910 r
  core/be/be_calculator/comp_stage_mux/U5/Z (NBUFFX2)             0.0286    0.0512     0.5422 r
  core/be/be_calculator/comp_stage_mux/data_o[132] (net)     3   6.3711     0.0000     0.5422 r
  core/be/be_calculator/comp_stage_mux/data_o[132] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5422 r
  core/be/be_calculator/comp_stage_n[68] (net)          6.3711              0.0000     0.5422 r
  core/be/be_calculator/comp_stage_reg/data_i[132] (bsg_dff_width_p320_0)   0.0000     0.5422 r
  core/be/be_calculator/comp_stage_reg/data_i[132] (net)   6.3711           0.0000     0.5422 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_132_/D (DFFX1)   0.0286   0.0000 &   0.5422 r
  data arrival time                                                                    0.5422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3726     0.3726
  clock reconvergence pessimism                                            -0.0038     0.3688
  core/be/be_calculator/comp_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                        -0.0244     0.3444
  data required time                                                                   0.3444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3444
  data arrival time                                                                   -0.5422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.2025   0.0000   0.2920 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0494   0.2180     0.5100 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     3  11.0024     0.0000     0.5100 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.5100 f
  core/be/be_calculator/wb_pkt_o[51] (net)             11.0024              0.0000     0.5100 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.5100 f
  core/be/wb_pkt[51] (net)                             11.0024              0.0000     0.5100 f
  core/be/icc_place89/INP (NBUFFX8)                               0.0494   -0.0011 &   0.5090 f
  core/be/icc_place89/Z (NBUFFX8)                                 0.0433    0.0769 @   0.5859 f
  core/be/n89 (net)                             3      34.6527              0.0000     0.5859 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5859 f
  core/be/be_checker/wb_pkt_i[51] (net)                34.6527              0.0000     0.5859 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5859 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      34.6527              0.0000     0.5859 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5859 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  34.6527     0.0000     0.5859 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5859 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  34.6527   0.0000     0.5859 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0433  -0.0061 @   0.5798 f d 
  data arrival time                                                                    0.5798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_263_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)   0.1675   0.0000   0.3334 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/Q (DFFX1)   0.0490   0.2148     0.5482 f
  core/be/be_calculator/calc_stage_reg/data_o[180] (net)     3  10.7962     0.0000     0.5482 f
  core/be/be_calculator/calc_stage_reg/data_o[180] (bsg_dff_width_p415_0)   0.0000     0.5482 f
  core/be/be_calculator/commit_pkt_o[2] (net)          10.7962              0.0000     0.5482 f
  core/be/be_calculator/calc_stage_reg/data_i[263] (bsg_dff_width_p415_0)   0.0000     0.5482 f
  core/be/be_calculator/calc_stage_reg/data_i[263] (net)  10.7962           0.0000     0.5482 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/D (DFFX1)   0.0490   0.0001 &   0.5482 f
  data arrival time                                                                    0.5482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3409     0.3409
  clock reconvergence pessimism                                            -0.0033     0.3376
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/CLK (DFFX1)          0.0000     0.3376 r
  library hold time                                                         0.0127     0.3503
  data required time                                                                   0.3503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3503
  data arrival time                                                                   -0.5482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)   0.1527   0.0000   0.3502 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/Q (DFFX1)   0.0537   0.2167     0.5669 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (net)     3  12.8772     0.0000     0.5669 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (bsg_dff_width_p415_0)   0.0000     0.5669 f
  core/be/be_calculator/commit_pkt_o[61] (net)         12.8772              0.0000     0.5669 f
  core/be/be_calculator/calc_stage_reg/data_i[239] (bsg_dff_width_p415_0)   0.0000     0.5669 f
  core/be/be_calculator/calc_stage_reg/data_i[239] (net)  12.8772           0.0000     0.5669 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/D (DFFX1)   0.0537  -0.0045 &   0.5624 f
  data arrival time                                                                    0.5624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3577     0.3577
  clock reconvergence pessimism                                            -0.0038     0.3539
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)          0.0000     0.3539 r
  library hold time                                                         0.0105     0.3644
  data required time                                                                   0.3644
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3644
  data arrival time                                                                   -0.5624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1980


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3499     0.3499
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)   0.1794   0.0000    0.3499 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/Q (DFFX1)   0.0476    0.2148     0.5647 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (net)     2  10.1653      0.0000     0.5647 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (bsg_dff_width_p415_0)    0.0000     0.5647 f
  core/be/be_calculator/calc_stage_r_1__mem_v_ (net)   10.1653              0.0000     0.5647 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (bsg_dff_width_p415_0)   0.0000     0.5647 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (net)  10.1653           0.0000     0.5647 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/D (DFFX1)   0.0476   0.0002 &   0.5648 f
  data arrival time                                                                    0.5648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3560     0.3560
  clock reconvergence pessimism                                            -0.0033     0.3526
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)          0.0000     0.3526 r
  library hold time                                                         0.0139     0.3666
  data required time                                                                   0.3666
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3666
  data arrival time                                                                   -0.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.2025   0.0000   0.2922 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0597   0.2249     0.5171 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     3  15.5573     0.0000     0.5171 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.5171 f
  core/be/be_calculator/wb_pkt_o[56] (net)             15.5573              0.0000     0.5171 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.5171 f
  core/be/wb_pkt[56] (net)                             15.5573              0.0000     0.5171 f
  core/be/icc_place48/INP (NBUFFX8)                               0.0597   -0.0103 &   0.5068 f
  core/be/icc_place48/Z (NBUFFX8)                                 0.0357    0.0754 @   0.5822 f
  core/be/n48 (net)                             3      18.7817              0.0000     0.5822 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5822 f
  core/be/be_checker/wb_pkt_i[56] (net)                18.7817              0.0000     0.5822 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5822 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      18.7817              0.0000     0.5822 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5822 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  18.7817     0.0000     0.5822 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5822 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  18.7817   0.0000     0.5822 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0258  -0.0005 @   0.5818 f d 
  data arrival time                                                                    0.5818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_328_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.1728   0.0000   0.3301 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0470   0.2138     0.5440 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (net)     4   9.8856     0.0000     0.5440 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (bsg_dff_width_p415_0)   0.0000     0.5440 f
  core/be/be_calculator/commit_pkt_o[106] (net)         9.8856              0.0000     0.5440 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (bsg_dff_width_p415_0)   0.0000     0.5440 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (net)   9.8856           0.0000     0.5440 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/D (DFFX1)   0.0470   0.0000 &   0.5440 f
  data arrival time                                                                    0.5440

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3367     0.3367
  clock reconvergence pessimism                                            -0.0046     0.3321
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/CLK (DFFX1)          0.0000     0.3321 r
  library hold time                                                         0.0136     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.5440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_293_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/CLK (DFFX1)   0.1765   0.0000   0.3699 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/Q (DFFX1)   0.0473   0.2144     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (net)     4  10.0467     0.0000     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (bsg_dff_width_p415_0)   0.0000     0.5843 f
  core/be/be_calculator/commit_pkt_o[71] (net)         10.0467              0.0000     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (bsg_dff_width_p415_0)   0.0000     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (net)  10.0467           0.0000     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/D (DFFX1)   0.0473   0.0000 &   0.5843 f
  data arrival time                                                                    0.5843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  clock reconvergence pessimism                                            -0.0053     0.3721
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/CLK (DFFX1)          0.0000     0.3721 r
  library hold time                                                         0.0138     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.5843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1984


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3031     0.3031
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.2324   0.0000   0.3031 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0448   0.2175   0.5206 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2   9.0154   0.0000   0.5206 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5206 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)   9.0154            0.0000     0.5206 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.5206 f
  core/be/be_checker/dispatch_pkt_o[37] (net)           9.0154              0.0000     0.5206 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.5206 f
  core/be/dispatch_pkt[37] (net)                        9.0154              0.0000     0.5206 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.5206 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)        9.0154              0.0000     0.5206 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.5206 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)   9.0154           0.0000     0.5206 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0448  -0.0005 &   0.5201 f
  data arrival time                                                                    0.5201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  clock reconvergence pessimism                                            -0.0038     0.3031
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.3031 r
  library hold time                                                         0.0185     0.3216
  data required time                                                                   0.3216
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3216
  data arrival time                                                                   -0.5201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1790   0.0000     0.3495 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/Q (DFFX1)    0.0491    0.2158     0.5653 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (net)     2  10.8509       0.0000     0.5653 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (bsg_dff_width_p415_0)     0.0000     0.5653 f
  core/be/be_calculator/calc_stage_r_0__mem_v_ (net)   10.8509              0.0000     0.5653 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (bsg_dff_width_p415_0)    0.0000     0.5653 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (net)  10.8509            0.0000     0.5653 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/D (DFFX1)   0.0491    0.0003 &   0.5656 f
  data arrival time                                                                    0.5656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0033     0.3536
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)           0.0000     0.3536 r
  library hold time                                                         0.0136     0.3672
  data required time                                                                   0.3672
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3672
  data arrival time                                                                   -0.5656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0615   0.0000   0.3260 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0328   0.1887     0.5147 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.6437     0.0000     0.5147 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5147 f
  core/be/be_calculator/wb_pkt_o[45] (net)              3.6437              0.0000     0.5147 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5147 f
  core/be/wb_pkt[45] (net)                              3.6437              0.0000     0.5147 f
  core/be/icc_place65/INP (NBUFFX8)                               0.0328    0.0000 &   0.5147 f
  core/be/icc_place65/Z (NBUFFX8)                                 0.0389    0.0710 @   0.5857 f
  core/be/n65 (net)                             5      27.5620              0.0000     0.5857 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5857 f
  core/be/be_checker/wb_pkt_i[45] (net)                27.5620              0.0000     0.5857 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5857 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      27.5620              0.0000     0.5857 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5857 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  27.5620     0.0000     0.5857 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5857 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  27.5620   0.0000     0.5857 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0281  -0.0053 @   0.5804 f d 
  data arrival time                                                                    0.5804

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.2025   0.0000   0.2922 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0513   0.2193     0.5115 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     3  11.8328     0.0000     0.5115 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5115 f
  core/be/be_calculator/wb_pkt_o[48] (net)             11.8328              0.0000     0.5115 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5115 f
  core/be/wb_pkt[48] (net)                             11.8328              0.0000     0.5115 f
  core/be/icc_place77/INP (NBUFFX8)                               0.0513   -0.0014 &   0.5101 f
  core/be/icc_place77/Z (NBUFFX8)                                 0.0423    0.0769 @   0.5871 f
  core/be/n77 (net)                             3      32.7731              0.0000     0.5871 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5871 f
  core/be/be_checker/wb_pkt_i[48] (net)                32.7731              0.0000     0.5871 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5871 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      32.7731              0.0000     0.5871 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5871 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  32.7731     0.0000     0.5871 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5871 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  32.7731   0.0000     0.5871 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0423  -0.0063 @   0.5808 f d 
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_297_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)   0.1772   0.0000   0.3698 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/Q (DFFX1)   0.0479   0.2148     0.5846 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (net)     4  10.3102     0.0000     0.5846 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (bsg_dff_width_p415_0)   0.0000     0.5846 f
  core/be/be_calculator/commit_pkt_o[75] (net)         10.3102              0.0000     0.5846 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (bsg_dff_width_p415_0)   0.0000     0.5846 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (net)  10.3102           0.0000     0.5846 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/D (DFFX1)   0.0479   0.0000 &   0.5846 f
  data arrival time                                                                    0.5846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  clock reconvergence pessimism                                            -0.0053     0.3720
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/CLK (DFFX1)          0.0000     0.3720 r
  library hold time                                                         0.0137     0.3856
  data required time                                                                   0.3856
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3856
  data arrival time                                                                   -0.5846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3021     0.3021
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.2324   0.0000   0.3021 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/Q (DFFX1)   0.1074   0.2290     0.5312 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (net)     4  30.3164     0.0000     0.5312 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (bsg_dff_width_p320_0)   0.0000     0.5312 r
  core/be/be_calculator/wb_pkt_o[26] (net)             30.3164              0.0000     0.5312 r
  core/be/be_calculator/wb_pkt_o[26] (bp_be_calculator_top_02_0)            0.0000     0.5312 r
  core/be/wb_pkt[26] (net)                             30.3164              0.0000     0.5312 r
  core/be/be_checker/wb_pkt_i[26] (bp_be_checker_top_02_0)                  0.0000     0.5312 r
  core/be/be_checker/wb_pkt_i[26] (net)                30.3164              0.0000     0.5312 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (bp_be_scheduler_02_0)          0.0000     0.5312 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (net)      30.3164              0.0000     0.5312 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (bp_be_regfile_02_0)   0.0000   0.5312 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (net)  30.3164     0.0000     0.5312 r
  core/be/be_checker/scheduler/int_regfile/icc_place77/INP (NBUFFX2)   0.1074  -0.0166 &   0.5145 r
  core/be/be_checker/scheduler/int_regfile/icc_place77/Z (NBUFFX2)   0.0424   0.0745   0.5890 r
  core/be/be_checker/scheduler/int_regfile/n160 (net)     2  13.1657        0.0000     0.5890 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5890 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (net)  13.1657   0.0000     0.5890 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[26] (saed90_64x32_2P)   0.0424  -0.0058 &   0.5832 r d 
  data arrival time                                                                    0.5832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0031     0.3342
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3342 r
  library hold time                                                         0.0500     0.3842
  data required time                                                                   0.3842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3842
  data arrival time                                                                   -0.5832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_324_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3290     0.3290
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.1725   0.0000   0.3290 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0462   0.2133     0.5423 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (net)     4   9.5698     0.0000     0.5423 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (bsg_dff_width_p415_0)   0.0000     0.5423 f
  core/be/be_calculator/commit_pkt_o[102] (net)         9.5698              0.0000     0.5423 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (bsg_dff_width_p415_0)   0.0000     0.5423 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (net)   9.5698           0.0000     0.5423 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/D (DFFX1)   0.0462   0.0000 &   0.5424 f
  data arrival time                                                                    0.5424

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3342     0.3342
  clock reconvergence pessimism                                            -0.0046     0.3296
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/CLK (DFFX1)          0.0000     0.3296 r
  library hold time                                                         0.0137     0.3433
  data required time                                                                   0.3433
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3433
  data arrival time                                                                   -0.5424
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_318_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.1529   0.0000   0.3506 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0502   0.2143     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (net)     4  11.2896     0.0000     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (bsg_dff_width_p415_0)   0.0000     0.5649 f
  core/be/be_calculator/commit_pkt_o[96] (net)         11.2896              0.0000     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (bsg_dff_width_p415_0)   0.0000     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (net)  11.2896           0.0000     0.5649 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/D (DFFX1)   0.0502  -0.0006 &   0.5644 f
  data arrival time                                                                    0.5644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3577     0.3577
  clock reconvergence pessimism                                            -0.0038     0.3539
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/CLK (DFFX1)          0.0000     0.3539 r
  library hold time                                                         0.0114     0.3653
  data required time                                                                   0.3653
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3653
  data arrival time                                                                   -0.5644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3499     0.3499
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)   0.1528   0.0000   0.3499 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/Q (DFFX1)   0.0594   0.2206     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_o[144] (net)     3  15.4222     0.0000     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_o[144] (bsg_dff_width_p415_0)   0.0000     0.5705 f
  core/be/be_calculator/commit_pkt_o[49] (net)         15.4222              0.0000     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_i[227] (bsg_dff_width_p415_0)   0.0000     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_i[227] (net)  15.4222           0.0000     0.5705 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/D (DFFX1)   0.0594  -0.0090 &   0.5616 f
  data arrival time                                                                    0.5616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0038     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)          0.0000     0.3532 r
  library hold time                                                         0.0091     0.3623
  data required time                                                                   0.3623
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3623
  data arrival time                                                                   -0.5616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.2025   0.0000   0.2922 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0597   0.2249     0.5171 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     3  15.5573     0.0000     0.5171 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.5171 f
  core/be/be_calculator/wb_pkt_o[56] (net)             15.5573              0.0000     0.5171 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.5171 f
  core/be/wb_pkt[56] (net)                             15.5573              0.0000     0.5171 f
  core/be/icc_place48/INP (NBUFFX8)                               0.0597   -0.0103 &   0.5068 f
  core/be/icc_place48/Z (NBUFFX8)                                 0.0357    0.0754 @   0.5822 f
  core/be/n48 (net)                             3      18.7817              0.0000     0.5822 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5822 f
  core/be/be_checker/wb_pkt_i[56] (net)                18.7817              0.0000     0.5822 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5822 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      18.7817              0.0000     0.5822 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5822 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  18.7817     0.0000     0.5822 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5822 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  18.7817   0.0000     0.5822 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0258  -0.0010 @   0.5812 f d 
  data arrival time                                                                    0.5812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_128_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2997     0.2997
  core/be/be_calculator/comp_stage_reg/data_r_reg_128_/CLK (DFFX1)   0.2323   0.0000   0.2997 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_128_/Q (DFFX1)   0.0287   0.2048     0.5044 f
  core/be/be_calculator/comp_stage_reg/data_o[128] (net)     1   2.0052     0.0000     0.5044 f
  core/be/be_calculator/comp_stage_reg/data_o[128] (bsg_dff_width_p320_0)   0.0000     0.5044 f
  core/be/be_calculator/comp_stage_r_2__0_ (net)        2.0052              0.0000     0.5044 f
  core/be/be_calculator/comp_stage_mux/data0_i[192] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5044 f
  core/be/be_calculator/comp_stage_mux/data0_i[192] (net)   2.0052          0.0000     0.5044 f
  core/be/be_calculator/comp_stage_mux/U135/IN1 (MUX21X1)         0.0287    0.0000 &   0.5045 f
  core/be/be_calculator/comp_stage_mux/U135/Q (MUX21X1)           0.0584    0.0809     0.5854 f
  core/be/be_calculator/comp_stage_mux/data_o[192] (net)     3  10.7676     0.0000     0.5854 f
  core/be/be_calculator/comp_stage_mux/data_o[192] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5854 f
  core/be/be_calculator/comp_stage_n[128] (net)        10.7676              0.0000     0.5854 f
  core/be/be_calculator/comp_stage_reg/data_i[192] (bsg_dff_width_p320_0)   0.0000     0.5854 f
  core/be/be_calculator/comp_stage_reg/data_i[192] (net)  10.7676           0.0000     0.5854 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_192_/D (DFFX1)   0.0584  -0.0047 &   0.5807 f
  data arrival time                                                                    0.5807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3726     0.3726
  clock reconvergence pessimism                                            -0.0038     0.3688
  core/be/be_calculator/comp_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                         0.0122     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.5807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_326_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.1728   0.0000   0.3304 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0485   0.2149     0.5453 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (net)     4  10.5872     0.0000     0.5453 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (bsg_dff_width_p415_0)   0.0000     0.5453 f
  core/be/be_calculator/commit_pkt_o[104] (net)        10.5872              0.0000     0.5453 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (bsg_dff_width_p415_0)   0.0000     0.5453 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (net)  10.5872           0.0000     0.5453 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/D (DFFX1)   0.0485   0.0000 &   0.5453 f
  data arrival time                                                                    0.5453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3370     0.3370
  clock reconvergence pessimism                                            -0.0046     0.3324
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/CLK (DFFX1)          0.0000     0.3324 r
  library hold time                                                         0.0132     0.3456
  data required time                                                                   0.3456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3456
  data arrival time                                                                   -0.5453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_299_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.1771   0.0000   0.3697 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0491   0.2157     0.5854 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (net)     4  10.8544     0.0000     0.5854 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (bsg_dff_width_p415_0)   0.0000     0.5854 f
  core/be/be_calculator/commit_pkt_o[77] (net)         10.8544              0.0000     0.5854 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (bsg_dff_width_p415_0)   0.0000     0.5854 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (net)  10.8544           0.0000     0.5854 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/D (DFFX1)   0.0491   0.0001 &   0.5854 f
  data arrival time                                                                    0.5854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  clock reconvergence pessimism                                            -0.0053     0.3719
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/CLK (DFFX1)          0.0000     0.3719 r
  library hold time                                                         0.0134     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.5854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_146_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_210_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3008     0.3008
  core/be/be_calculator/comp_stage_reg/data_r_reg_146_/CLK (DFFX1)   0.2323   0.0000   0.3008 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_146_/Q (DFFX1)   0.0289   0.2050     0.5058 f
  core/be/be_calculator/comp_stage_reg/data_o[146] (net)     1   2.1206     0.0000     0.5058 f
  core/be/be_calculator/comp_stage_reg/data_o[146] (bsg_dff_width_p320_0)   0.0000     0.5058 f
  core/be/be_calculator/comp_stage_r_2__18_ (net)       2.1206              0.0000     0.5058 f
  core/be/be_calculator/comp_stage_mux/data0_i[210] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5058 f
  core/be/be_calculator/comp_stage_mux/data0_i[210] (net)   2.1206          0.0000     0.5058 f
  core/be/be_calculator/comp_stage_mux/U154/IN1 (MUX21X1)         0.0289    0.0000 &   0.5058 f
  core/be/be_calculator/comp_stage_mux/U154/Q (MUX21X1)           0.0529    0.0771     0.5829 f
  core/be/be_calculator/comp_stage_mux/data_o[210] (net)     3   8.7320     0.0000     0.5829 f
  core/be/be_calculator/comp_stage_mux/data_o[210] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5829 f
  core/be/be_calculator/comp_stage_n[146] (net)         8.7320              0.0000     0.5829 f
  core/be/be_calculator/comp_stage_reg/data_i[210] (bsg_dff_width_p320_0)   0.0000     0.5829 f
  core/be/be_calculator/comp_stage_reg/data_i[210] (net)   8.7320           0.0000     0.5829 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/D (DFFX1)   0.0529   0.0002 &   0.5831 f
  data arrival time                                                                    0.5831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                            -0.0038     0.3694
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                         0.0135     0.3829
  data required time                                                                   0.3829
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3829
  data arrival time                                                                   -0.5831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3241     0.3241
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0615   0.0000   0.3241 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0504   0.1816     0.5057 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3   8.9501     0.0000     0.5057 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5057 r
  core/be/be_calculator/wb_pkt_o[62] (net)              8.9501              0.0000     0.5057 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5057 r
  core/be/wb_pkt[62] (net)                              8.9501              0.0000     0.5057 r
  core/be/icc_place117/INP (NBUFFX8)                              0.0504    0.0001 &   0.5058 r
  core/be/icc_place117/Z (NBUFFX8)                                0.0415    0.0778 @   0.5836 r
  core/be/n151 (net)                            3      20.6171              0.0000     0.5836 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5836 r
  core/be/be_checker/wb_pkt_i[62] (net)                20.6171              0.0000     0.5836 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5836 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      20.6171              0.0000     0.5836 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5836 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  20.6171     0.0000     0.5836 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5836 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  20.6171   0.0000     0.5836 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0299   0.0001 @   0.5837 r d 
  data arrival time                                                                    0.5837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_325_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.1728   0.0000   0.3304 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0492   0.2153     0.5457 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (net)     4  10.8676     0.0000     0.5457 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (bsg_dff_width_p415_0)   0.0000     0.5457 f
  core/be/be_calculator/commit_pkt_o[103] (net)        10.8676              0.0000     0.5457 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (bsg_dff_width_p415_0)   0.0000     0.5457 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (net)  10.8676           0.0000     0.5457 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/D (DFFX1)   0.0492   0.0000 &   0.5457 f
  data arrival time                                                                    0.5457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3370     0.3370
  clock reconvergence pessimism                                            -0.0046     0.3324
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/CLK (DFFX1)          0.0000     0.3324 r
  library hold time                                                         0.0131     0.3455
  data required time                                                                   0.3455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3455
  data arrival time                                                                   -0.5457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3021     0.3021
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.2324   0.0000   0.3021 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/Q (DFFX1)   0.1074   0.2290     0.5312 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (net)     4  30.3164     0.0000     0.5312 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (bsg_dff_width_p320_0)   0.0000     0.5312 r
  core/be/be_calculator/wb_pkt_o[26] (net)             30.3164              0.0000     0.5312 r
  core/be/be_calculator/wb_pkt_o[26] (bp_be_calculator_top_02_0)            0.0000     0.5312 r
  core/be/wb_pkt[26] (net)                             30.3164              0.0000     0.5312 r
  core/be/be_checker/wb_pkt_i[26] (bp_be_checker_top_02_0)                  0.0000     0.5312 r
  core/be/be_checker/wb_pkt_i[26] (net)                30.3164              0.0000     0.5312 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (bp_be_scheduler_02_0)          0.0000     0.5312 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (net)      30.3164              0.0000     0.5312 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (bp_be_regfile_02_0)   0.0000   0.5312 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (net)  30.3164     0.0000     0.5312 r
  core/be/be_checker/scheduler/int_regfile/icc_place77/INP (NBUFFX2)   0.1074  -0.0166 &   0.5145 r
  core/be/be_checker/scheduler/int_regfile/icc_place77/Z (NBUFFX2)   0.0424   0.0745   0.5890 r
  core/be/be_checker/scheduler/int_regfile/n160 (net)     2  13.1657        0.0000     0.5890 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5890 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (net)  13.1657   0.0000     0.5890 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[26] (saed90_64x32_2P)   0.0424  -0.0061 &   0.5829 r d 
  data arrival time                                                                    0.5829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0031     0.3326
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3326 r
  library hold time                                                         0.0500     0.3826
  data required time                                                                   0.3826
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3826
  data arrival time                                                                   -0.5829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3262     0.3262
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0615   0.0000   0.3262 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0340   0.1897     0.5159 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   4.1479     0.0000     0.5159 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5159 f
  core/be/be_calculator/wb_pkt_o[43] (net)              4.1479              0.0000     0.5159 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5159 f
  core/be/wb_pkt[43] (net)                              4.1479              0.0000     0.5159 f
  core/be/icc_place62/INP (NBUFFX8)                               0.0340    0.0000 &   0.5159 f
  core/be/icc_place62/Z (NBUFFX8)                                 0.0410    0.0724 @   0.5883 f
  core/be/n62 (net)                             5      32.2930              0.0000     0.5883 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5883 f
  core/be/be_checker/wb_pkt_i[43] (net)                32.2930              0.0000     0.5883 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5883 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      32.2930              0.0000     0.5883 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5883 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  32.2930     0.0000     0.5883 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5883 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  32.2930   0.0000     0.5883 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0297  -0.0045 @   0.5838 f d 
  data arrival time                                                                    0.5838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_305_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.1769   0.0000   0.3695 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0493   0.2158     0.5853 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (net)     4  10.9396     0.0000     0.5853 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (bsg_dff_width_p415_0)   0.0000     0.5853 f
  core/be/be_calculator/commit_pkt_o[83] (net)         10.9396              0.0000     0.5853 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (bsg_dff_width_p415_0)   0.0000     0.5853 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (net)  10.9396           0.0000     0.5853 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/D (DFFX1)   0.0493   0.0001 &   0.5854 f
  data arrival time                                                                    0.5854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0053     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0134     0.3851
  data required time                                                                   0.3851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3851
  data arrival time                                                                   -0.5854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_327_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3300     0.3300
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.1729   0.0000   0.3300 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0494   0.2155     0.5455 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (net)     4  10.9700     0.0000     0.5455 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (bsg_dff_width_p415_0)   0.0000     0.5455 f
  core/be/be_calculator/commit_pkt_o[105] (net)        10.9700              0.0000     0.5455 f
  core/be/be_calculator/calc_stage_reg/data_i[327] (bsg_dff_width_p415_0)   0.0000     0.5455 f
  core/be/be_calculator/calc_stage_reg/data_i[327] (net)  10.9700           0.0000     0.5455 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/D (DFFX1)   0.0494   0.0000 &   0.5455 f
  data arrival time                                                                    0.5455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                            -0.0046     0.3321
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/CLK (DFFX1)          0.0000     0.3321 r
  library hold time                                                         0.0130     0.3452
  data required time                                                                   0.3452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3452
  data arrival time                                                                   -0.5455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_152_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3008     0.3008
  core/be/be_calculator/comp_stage_reg/data_r_reg_152_/CLK (DFFX1)   0.2323   0.0000   0.3008 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_152_/Q (DFFX1)   0.0314   0.2070     0.5079 f
  core/be/be_calculator/comp_stage_reg/data_o[152] (net)     1   3.1918     0.0000     0.5079 f
  core/be/be_calculator/comp_stage_reg/data_o[152] (bsg_dff_width_p320_0)   0.0000     0.5079 f
  core/be/be_calculator/comp_stage_r_2__24_ (net)       3.1918              0.0000     0.5079 f
  core/be/be_calculator/comp_stage_mux/data0_i[216] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5079 f
  core/be/be_calculator/comp_stage_mux/data0_i[216] (net)   3.1918          0.0000     0.5079 f
  core/be/be_calculator/comp_stage_mux/U161/IN1 (MUX21X1)         0.0314   -0.0020 &   0.5059 f
  core/be/be_calculator/comp_stage_mux/U161/Q (MUX21X1)           0.0539    0.0783     0.5842 f
  core/be/be_calculator/comp_stage_mux/data_o[216] (net)     3   9.1112     0.0000     0.5842 f
  core/be/be_calculator/comp_stage_mux/data_o[216] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5842 f
  core/be/be_calculator/comp_stage_n[152] (net)         9.1112              0.0000     0.5842 f
  core/be/be_calculator/comp_stage_reg/data_i[216] (bsg_dff_width_p320_0)   0.0000     0.5842 f
  core/be/be_calculator/comp_stage_reg/data_i[216] (net)   9.1112           0.0000     0.5842 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/D (DFFX1)   0.0539  -0.0009 &   0.5834 f
  data arrival time                                                                    0.5834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                            -0.0038     0.3695
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                         0.0132     0.3827
  data required time                                                                   0.3827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3827
  data arrival time                                                                   -0.5834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3380     0.3380
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_87_/CLK (DFFX1)   0.1311   0.0000   0.3380 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_87_/Q (DFFX1)   0.0912   0.2380   0.5760 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[87] (net)    10  29.4248   0.0000   0.5760 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[87] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5760 f
  core/be/be_checker/scheduler/isd_status_o[9] (net)   29.4248              0.0000     0.5760 f
  core/be/be_checker/scheduler/isd_status_o[9] (bp_be_scheduler_02_0)       0.0000     0.5760 f
  core/be/be_checker/isd_status[8] (net)               29.4248              0.0000     0.5760 f
  core/be/be_checker/dispatch_pkt_o[239] (bp_be_checker_top_02_0)           0.0000     0.5760 f
  core/be/n105 (net)                                   29.4248              0.0000     0.5760 f
  core/be/be_calculator/IN23 (bp_be_calculator_top_02_0)                    0.0000     0.5760 f
  core/be/be_calculator/IN23 (net)                     29.4248              0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_i[29] (bsg_dff_width_p415_0)    0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_i[29] (net)  29.4248            0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/D (DFFX1)   0.0912    0.0011 &   0.5771 f
  data arrival time                                                                    0.5771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                            -0.0031     0.3665
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)           0.0000     0.3665 r
  library hold time                                                         0.0099     0.3764
  data required time                                                                   0.3764
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3764
  data arrival time                                                                   -0.5771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_312_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3300     0.3300
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.1731   0.0000   0.3300 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0497   0.2157     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (net)     4  11.1129     0.0000     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (bsg_dff_width_p415_0)   0.0000     0.5458 f
  core/be/be_calculator/commit_pkt_o[90] (net)         11.1129              0.0000     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (bsg_dff_width_p415_0)   0.0000     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (net)  11.1129           0.0000     0.5458 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/D (DFFX1)   0.0497   0.0001 &   0.5458 f
  data arrival time                                                                    0.5458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3367     0.3367
  clock reconvergence pessimism                                            -0.0046     0.3321
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/CLK (DFFX1)          0.0000     0.3321 r
  library hold time                                                         0.0130     0.3450
  data required time                                                                   0.3450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3450
  data arrival time                                                                   -0.5458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_144_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3003     0.3003
  core/be/be_calculator/comp_stage_reg/data_r_reg_144_/CLK (DFFX1)   0.2323   0.0000   0.3003 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_144_/Q (DFFX1)   0.0293   0.2053     0.5056 f
  core/be/be_calculator/comp_stage_reg/data_o[144] (net)     1   2.2887     0.0000     0.5056 f
  core/be/be_calculator/comp_stage_reg/data_o[144] (bsg_dff_width_p320_0)   0.0000     0.5056 f
  core/be/be_calculator/comp_stage_r_2__16_ (net)       2.2887              0.0000     0.5056 f
  core/be/be_calculator/comp_stage_mux/data0_i[208] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5056 f
  core/be/be_calculator/comp_stage_mux/data0_i[208] (net)   2.2887          0.0000     0.5056 f
  core/be/be_calculator/comp_stage_mux/U152/IN1 (MUX21X1)         0.0293    0.0000 &   0.5056 f
  core/be/be_calculator/comp_stage_mux/U152/Q (MUX21X1)           0.0581    0.0808     0.5865 f
  core/be/be_calculator/comp_stage_mux/data_o[208] (net)     3  10.6481     0.0000     0.5865 f
  core/be/be_calculator/comp_stage_mux/data_o[208] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5865 f
  core/be/be_calculator/comp_stage_n[144] (net)        10.6481              0.0000     0.5865 f
  core/be/be_calculator/comp_stage_reg/data_i[208] (bsg_dff_width_p320_0)   0.0000     0.5865 f
  core/be/be_calculator/comp_stage_reg/data_i[208] (net)  10.6481           0.0000     0.5865 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_208_/D (DFFX1)   0.0581  -0.0043 &   0.5822 f
  data arrival time                                                                    0.5822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3726     0.3726
  clock reconvergence pessimism                                            -0.0038     0.3688
  core/be/be_calculator/comp_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                         0.0123     0.3812
  data required time                                                                   0.3812
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3812
  data arrival time                                                                   -0.5822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2010


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1360   0.0000    0.3305 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0318    0.1803     0.5108 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   2.2000      0.0000     0.5108 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5108 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   2.2000   0.0000     0.5108 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5108 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   2.2000           0.0000     0.5108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0318   0.0000 &   0.5108 r
  data arrival time                                                                    0.5108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3340
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3340 r
  library hold time                                                        -0.0243     0.3098
  data required time                                                                   0.3098
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3098
  data arrival time                                                                   -0.5108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2010


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3262     0.3262
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0615   0.0000   0.3262 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0340   0.1897     0.5159 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   4.1479     0.0000     0.5159 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5159 f
  core/be/be_calculator/wb_pkt_o[43] (net)              4.1479              0.0000     0.5159 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5159 f
  core/be/wb_pkt[43] (net)                              4.1479              0.0000     0.5159 f
  core/be/icc_place62/INP (NBUFFX8)                               0.0340    0.0000 &   0.5159 f
  core/be/icc_place62/Z (NBUFFX8)                                 0.0410    0.0724 @   0.5883 f
  core/be/n62 (net)                             5      32.2930              0.0000     0.5883 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5883 f
  core/be/be_checker/wb_pkt_i[43] (net)                32.2930              0.0000     0.5883 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5883 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      32.2930              0.0000     0.5883 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5883 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  32.2930     0.0000     0.5883 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5883 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  32.2930   0.0000     0.5883 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0297  -0.0053 @   0.5831 f d 
  data arrival time                                                                    0.5831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2012


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0615   0.0000   0.3260 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0343   0.1900     0.5160 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   4.2975     0.0000     0.5160 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5160 f
  core/be/be_calculator/wb_pkt_o[40] (net)              4.2975              0.0000     0.5160 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5160 f
  core/be/wb_pkt[40] (net)                              4.2975              0.0000     0.5160 f
  core/be/icc_place59/INP (NBUFFX8)                               0.0343    0.0000 &   0.5160 f
  core/be/icc_place59/Z (NBUFFX8)                                 0.0410    0.0728 @   0.5888 f
  core/be/n59 (net)                             5      33.0144              0.0000     0.5888 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5888 f
  core/be/be_checker/wb_pkt_i[40] (net)                33.0144              0.0000     0.5888 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5888 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      33.0144              0.0000     0.5888 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5888 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  33.0144     0.0000     0.5888 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5888 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  33.0144   0.0000     0.5888 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0296  -0.0041 @   0.5847 f d 
  data arrival time                                                                    0.5847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2012


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3241     0.3241
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0615   0.0000   0.3241 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0504   0.1816     0.5057 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3   8.9501     0.0000     0.5057 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5057 r
  core/be/be_calculator/wb_pkt_o[62] (net)              8.9501              0.0000     0.5057 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5057 r
  core/be/wb_pkt[62] (net)                              8.9501              0.0000     0.5057 r
  core/be/icc_place117/INP (NBUFFX8)                              0.0504    0.0001 &   0.5058 r
  core/be/icc_place117/Z (NBUFFX8)                                0.0415    0.0778 @   0.5836 r
  core/be/n151 (net)                            3      20.6171              0.0000     0.5836 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5836 r
  core/be/be_checker/wb_pkt_i[62] (net)                20.6171              0.0000     0.5836 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5836 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      20.6171              0.0000     0.5836 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5836 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  20.6171     0.0000     0.5836 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5836 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  20.6171   0.0000     0.5836 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0299  -0.0004 @   0.5832 r d 
  data arrival time                                                                    0.5832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)   0.1524   0.0000   0.3496 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/Q (DFFX1)   0.0532   0.2164     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_o[150] (net)     3  12.6476     0.0000     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_o[150] (bsg_dff_width_p415_0)   0.0000     0.5659 f
  core/be/be_calculator/commit_pkt_o[55] (net)         12.6476              0.0000     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_i[233] (bsg_dff_width_p415_0)   0.0000     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_i[233] (net)  12.6476           0.0000     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/D (DFFX1)   0.0532  -0.0009 &   0.5650 f
  data arrival time                                                                    0.5650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0038     0.3531
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)          0.0000     0.3531 r
  library hold time                                                         0.0106     0.3638
  data required time                                                                   0.3638
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3638
  data arrival time                                                                   -0.5650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_331_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3296     0.3296
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.1725   0.0000   0.3296 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0530   0.2179     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_o[248] (net)     4  12.5634     0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_o[248] (bsg_dff_width_p415_0)   0.0000     0.5475 f
  core/be/be_calculator/commit_pkt_o[109] (net)        12.5634              0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_i[331] (bsg_dff_width_p415_0)   0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_i[331] (net)  12.5634           0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_331_/D (DFFX1)   0.0530  -0.0017 &   0.5458 f
  data arrival time                                                                    0.5458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3369     0.3369
  clock reconvergence pessimism                                            -0.0046     0.3323
  core/be/be_calculator/calc_stage_reg/data_r_reg_331_/CLK (DFFX1)          0.0000     0.3323 r
  library hold time                                                         0.0122     0.3445
  data required time                                                                   0.3445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3445
  data arrival time                                                                   -0.5458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_164_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3009     0.3009
  core/be/be_calculator/comp_stage_reg/data_r_reg_164_/CLK (DFFX1)   0.2323   0.0000   0.3009 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_164_/Q (DFFX1)   0.0316   0.2072     0.5080 f
  core/be/be_calculator/comp_stage_reg/data_o[164] (net)     1   3.2587     0.0000     0.5080 f
  core/be/be_calculator/comp_stage_reg/data_o[164] (bsg_dff_width_p320_0)   0.0000     0.5080 f
  core/be/be_calculator/comp_stage_r_2__36_ (net)       3.2587              0.0000     0.5080 f
  core/be/be_calculator/comp_stage_mux/data0_i[228] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5080 f
  core/be/be_calculator/comp_stage_mux/data0_i[228] (net)   3.2587          0.0000     0.5080 f
  core/be/be_calculator/comp_stage_mux/U174/IN1 (MUX21X1)         0.0316   -0.0008 &   0.5072 f
  core/be/be_calculator/comp_stage_mux/U174/Q (MUX21X1)           0.0522    0.0772     0.5844 f
  core/be/be_calculator/comp_stage_mux/data_o[228] (net)     3   8.4996     0.0000     0.5844 f
  core/be/be_calculator/comp_stage_mux/data_o[228] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5844 f
  core/be/be_calculator/comp_stage_n[164] (net)         8.4996              0.0000     0.5844 f
  core/be/be_calculator/comp_stage_reg/data_i[228] (bsg_dff_width_p320_0)   0.0000     0.5844 f
  core/be/be_calculator/comp_stage_reg/data_i[228] (net)   8.4996           0.0000     0.5844 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/D (DFFX1)   0.0522   0.0002 &   0.5846 f
  data arrival time                                                                    0.5846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                            -0.0038     0.3695
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                         0.0136     0.3831
  data required time                                                                   0.3831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3831
  data arrival time                                                                   -0.5846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0615   0.0000   0.3258 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0349   0.1904     0.5162 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.5295     0.0000     0.5162 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5162 f
  core/be/be_calculator/wb_pkt_o[42] (net)              4.5295              0.0000     0.5162 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5162 f
  core/be/wb_pkt[42] (net)                              4.5295              0.0000     0.5162 f
  core/be/icc_place66/INP (NBUFFX8)                               0.0349   -0.0007 &   0.5155 f
  core/be/icc_place66/Z (NBUFFX8)                                 0.0451    0.0744 @   0.5899 f
  core/be/n66 (net)                             5      39.7443              0.0000     0.5899 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5899 f
  core/be/be_checker/wb_pkt_i[42] (net)                39.7443              0.0000     0.5899 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5899 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      39.7443              0.0000     0.5899 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5899 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  39.7443     0.0000     0.5899 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5899 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  39.7443   0.0000     0.5899 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0451  -0.0049 @   0.5850 f d 
  data arrival time                                                                    0.5850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0615   0.0000   0.3240 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0337   0.1895     0.5135 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   4.0296     0.0000     0.5135 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5135 f
  core/be/be_calculator/wb_pkt_o[47] (net)              4.0296              0.0000     0.5135 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5135 f
  core/be/wb_pkt[47] (net)                              4.0296              0.0000     0.5135 f
  core/be/icc_place70/INP (NBUFFX8)                               0.0337    0.0000 &   0.5135 f
  core/be/icc_place70/Z (NBUFFX8)                                 0.0383    0.0710 @   0.5845 f
  core/be/n70 (net)                             5      26.6318              0.0000     0.5845 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5845 f
  core/be/be_checker/wb_pkt_i[47] (net)                26.6318              0.0000     0.5845 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5845 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      26.6318              0.0000     0.5845 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5845 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  26.6318     0.0000     0.5845 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5845 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  26.6318   0.0000     0.5845 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0276   0.0005 @   0.5850 f d 
  data arrival time                                                                    0.5850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_303_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.1769   0.0000   0.3691 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0507   0.2167     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (net)     4  11.5399     0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (bsg_dff_width_p415_0)   0.0000     0.5858 f
  core/be/be_calculator/commit_pkt_o[81] (net)         11.5399              0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (bsg_dff_width_p415_0)   0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (net)  11.5399           0.0000     0.5858 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/D (DFFX1)   0.0507   0.0000 &   0.5858 f
  data arrival time                                                                    0.5858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  clock reconvergence pessimism                                            -0.0053     0.3712
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/CLK (DFFX1)          0.0000     0.3712 r
  library hold time                                                         0.0130     0.3842
  data required time                                                                   0.3842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3842
  data arrival time                                                                   -0.5858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3391     0.3391
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1317   0.0000   0.3391 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0325   0.1804     0.5196 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.4601     0.0000     0.5196 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5196 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.4601   0.0000     0.5196 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5196 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.4601           0.0000     0.5196 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0325   0.0000 &   0.5196 r
  data arrival time                                                                    0.5196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3460     0.3460
  clock reconvergence pessimism                                            -0.0038     0.3422
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3422 r
  library hold time                                                        -0.0244     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.5196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2017


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1360   0.0000    0.3305 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0326    0.1808     0.5114 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.4724      0.0000     0.5114 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5114 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.4724   0.0000     0.5114 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5114 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.4724           0.0000     0.5114 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0326   0.0000 &   0.5114 r
  data arrival time                                                                    0.5114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                        -0.0245     0.3096
  data required time                                                                   0.3096
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3096
  data arrival time                                                                   -0.5114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2018


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3391     0.3391
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1317   0.0000    0.3391 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0327    0.1806     0.5197 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.5338      0.0000     0.5197 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5197 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.5338    0.0000     0.5197 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5197 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.5338           0.0000     0.5197 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0327   0.0000 &   0.5197 r
  data arrival time                                                                    0.5197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3461     0.3461
  clock reconvergence pessimism                                            -0.0038     0.3423
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3423 r
  library hold time                                                        -0.0245     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.5197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3251     0.3251
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0615   0.0000   0.3251 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0331   0.1890     0.5141 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   3.7974     0.0000     0.5141 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.5141 f
  core/be/be_calculator/wb_pkt_o[44] (net)              3.7974              0.0000     0.5141 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.5141 f
  core/be/wb_pkt[44] (net)                              3.7974              0.0000     0.5141 f
  core/be/icc_place63/INP (NBUFFX8)                               0.0331    0.0000 &   0.5142 f
  core/be/icc_place63/Z (NBUFFX8)                                 0.0385    0.0709 @   0.5851 f
  core/be/n63 (net)                             5      26.8606              0.0000     0.5851 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.5851 f
  core/be/be_checker/wb_pkt_i[44] (net)                26.8606              0.0000     0.5851 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.5851 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      26.8606              0.0000     0.5851 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.5851 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  26.8606     0.0000     0.5851 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5851 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  26.8606   0.0000     0.5851 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0278   0.0004 @   0.5855 f d 
  data arrival time                                                                    0.5855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_310_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3499     0.3499
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.1524   0.0000   0.3499 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0528   0.2161     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (net)     4  12.4464     0.0000     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (bsg_dff_width_p415_0)   0.0000     0.5659 f
  core/be/be_calculator/commit_pkt_o[88] (net)         12.4464              0.0000     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (bsg_dff_width_p415_0)   0.0000     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (net)  12.4464           0.0000     0.5659 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/D (DFFX1)   0.0528   0.0001 &   0.5660 f
  data arrival time                                                                    0.5660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0038     0.3533
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/CLK (DFFX1)          0.0000     0.3533 r
  library hold time                                                         0.0107     0.3640
  data required time                                                                   0.3640
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3640
  data arrival time                                                                   -0.5660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1356   0.0000   0.3307 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0326   0.1808     0.5115 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.4879     0.0000     0.5115 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5115 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.4879   0.0000     0.5115 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5115 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.4879           0.0000     0.5115 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0326   0.0000 &   0.5115 r
  data arrival time                                                                    0.5115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                        -0.0245     0.3095
  data required time                                                                   0.3095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3095
  data arrival time                                                                   -0.5115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_228_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)   0.1769   0.0000   0.3690 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/Q (DFFX1)   0.0519   0.2176     0.5866 f
  core/be/be_calculator/calc_stage_reg/data_o[145] (net)     3  12.0975     0.0000     0.5866 f
  core/be/be_calculator/calc_stage_reg/data_o[145] (bsg_dff_width_p415_0)   0.0000     0.5866 f
  core/be/be_calculator/commit_pkt_o[50] (net)         12.0975              0.0000     0.5866 f
  core/be/be_calculator/calc_stage_reg/data_i[228] (bsg_dff_width_p415_0)   0.0000     0.5866 f
  core/be/be_calculator/calc_stage_reg/data_i[228] (net)  12.0975           0.0000     0.5866 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/D (DFFX1)   0.0519  -0.0006 &   0.5860 f
  data arrival time                                                                    0.5860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0053     0.3712
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/CLK (DFFX1)          0.0000     0.3712 r
  library hold time                                                         0.0127     0.3840
  data required time                                                                   0.3840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3840
  data arrival time                                                                   -0.5860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: clint/resp_buffer/head_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/resp_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                        0.2274    0.0000     0.3827 r
  clint/resp_buffer/head_r_reg/QN (DFFX1)                         0.0468    0.1480     0.5307 f
  clint/resp_buffer/n10 (net)                   1       2.7135              0.0000     0.5307 f
  clint/resp_buffer/U11/IN4 (OA221X1)                             0.0468    0.0000 &   0.5308 f
  clint/resp_buffer/U11/Q (OA221X1)                               0.0347    0.0784     0.6091 f
  clint/resp_buffer/n14 (net)                   1       2.2954              0.0000     0.6091 f
  clint/resp_buffer/head_r_reg/D (DFFX1)                          0.0347    0.0000 &   0.6091 f
  data arrival time                                                                    0.6091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  clock reconvergence pessimism                                            -0.0037     0.3867
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                                  0.0000     0.3867 r
  library hold time                                                         0.0203     0.4071
  data required time                                                                   0.4071
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4071
  data arrival time                                                                   -0.6091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_329_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3303     0.3303
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.1728   0.0000   0.3303 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0528   0.2178     0.5482 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (net)     4  12.4746     0.0000     0.5482 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (bsg_dff_width_p415_0)   0.0000     0.5482 f
  core/be/be_calculator/commit_pkt_o[107] (net)        12.4746              0.0000     0.5482 f
  core/be/be_calculator/calc_stage_reg/data_i[329] (bsg_dff_width_p415_0)   0.0000     0.5482 f
  core/be/be_calculator/calc_stage_reg/data_i[329] (net)  12.4746           0.0000     0.5482 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/D (DFFX1)   0.0528  -0.0014 &   0.5467 f
  data arrival time                                                                    0.5467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3370     0.3370
  clock reconvergence pessimism                                            -0.0046     0.3324
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/CLK (DFFX1)          0.0000     0.3324 r
  library hold time                                                         0.0122     0.3446
  data required time                                                                   0.3446
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3446
  data arrival time                                                                   -0.5467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2021


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_317_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.1529   0.0000   0.3506 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0530   0.2162     0.5669 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (net)     4  12.5397     0.0000     0.5669 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (bsg_dff_width_p415_0)   0.0000     0.5669 f
  core/be/be_calculator/commit_pkt_o[95] (net)         12.5397              0.0000     0.5669 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (bsg_dff_width_p415_0)   0.0000     0.5669 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (net)  12.5397           0.0000     0.5669 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/D (DFFX1)   0.0530   0.0001 &   0.5670 f
  data arrival time                                                                    0.5670

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  clock reconvergence pessimism                                            -0.0038     0.3542
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/CLK (DFFX1)          0.0000     0.3542 r
  library hold time                                                         0.0106     0.3648
  data required time                                                                   0.3648
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3648
  data arrival time                                                                   -0.5670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2022


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3394     0.3394
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1312   0.0000   0.3394 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0331   0.1808     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   2.6620     0.0000     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5202 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   2.6620   0.0000     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   2.6620           0.0000     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0331   0.0000 &   0.5202 r
  data arrival time                                                                    0.5202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0038     0.3426
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3426 r
  library hold time                                                        -0.0246     0.3179
  data required time                                                                   0.3179
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3179
  data arrival time                                                                   -0.5202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3392     0.3392
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1312   0.0000   0.3392 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0333   0.1809     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.7530     0.0000     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5202 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.7530    0.0000     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.7530           0.0000     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0333   0.0000 &   0.5202 r
  data arrival time                                                                    0.5202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  clock reconvergence pessimism                                            -0.0038     0.3424
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3424 r
  library hold time                                                        -0.0247     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.5202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0615   0.0000   0.3264 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0318   0.1879     0.5143 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.2179     0.0000     0.5143 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.5143 f
  core/be/be_calculator/wb_pkt_o[46] (net)              3.2179              0.0000     0.5143 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.5143 f
  core/be/wb_pkt[46] (net)                              3.2179              0.0000     0.5143 f
  core/be/icc_place64/INP (NBUFFX8)                               0.0318    0.0000 &   0.5143 f
  core/be/icc_place64/Z (NBUFFX8)                                 0.0391    0.0710 @   0.5853 f
  core/be/n64 (net)                             5      28.4056              0.0000     0.5853 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5853 f
  core/be/be_checker/wb_pkt_i[46] (net)                28.4056              0.0000     0.5853 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5853 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      28.4056              0.0000     0.5853 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5853 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  28.4056     0.0000     0.5853 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5853 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  28.4056   0.0000     0.5853 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0283   0.0007 @   0.5859 f d 
  data arrival time                                                                    0.5859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_156_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_220_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_calculator/comp_stage_reg/data_r_reg_156_/CLK (DFFX1)   0.2323   0.0000   0.3010 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_156_/Q (DFFX1)   0.0303   0.2062     0.5072 f
  core/be/be_calculator/comp_stage_reg/data_o[156] (net)     1   2.7235     0.0000     0.5072 f
  core/be/be_calculator/comp_stage_reg/data_o[156] (bsg_dff_width_p320_0)   0.0000     0.5072 f
  core/be/be_calculator/comp_stage_r_2__28_ (net)       2.7235              0.0000     0.5072 f
  core/be/be_calculator/comp_stage_mux/data0_i[220] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5072 f
  core/be/be_calculator/comp_stage_mux/data0_i[220] (net)   2.7235          0.0000     0.5072 f
  core/be/be_calculator/comp_stage_mux/U165/IN1 (MUX21X1)         0.0303   -0.0007 &   0.5064 f
  core/be/be_calculator/comp_stage_mux/U165/Q (MUX21X1)           0.0561    0.0797     0.5861 f
  core/be/be_calculator/comp_stage_mux/data_o[220] (net)     3   9.9229     0.0000     0.5861 f
  core/be/be_calculator/comp_stage_mux/data_o[220] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5861 f
  core/be/be_calculator/comp_stage_n[156] (net)         9.9229              0.0000     0.5861 f
  core/be/be_calculator/comp_stage_reg/data_i[220] (bsg_dff_width_p320_0)   0.0000     0.5861 f
  core/be/be_calculator/comp_stage_reg/data_i[220] (net)   9.9229           0.0000     0.5861 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/D (DFFX1)   0.0561  -0.0014 &   0.5847 f
  data arrival time                                                                    0.5847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                            -0.0038     0.3695
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                         0.0127     0.3822
  data required time                                                                   0.3822
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3822
  data arrival time                                                                   -0.5847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  core/be/be_calculator/comp_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.0615   0.0000    0.3270 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0329    0.1704     0.4974 r
  core/be/be_calculator/comp_stage_reg/data_o[98] (net)     1   2.5732      0.0000     0.4974 r
  core/be/be_calculator/comp_stage_reg/data_o[98] (bsg_dff_width_p320_0)    0.0000     0.4974 r
  core/be/be_calculator/comp_stage_r_1__34_ (net)       2.5732              0.0000     0.4974 r
  core/be/be_calculator/comp_stage_mux/data0_i[162] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4974 r
  core/be/be_calculator/comp_stage_mux/data0_i[162] (net)   2.5732          0.0000     0.4974 r
  core/be/be_calculator/comp_stage_mux/U35/INP (NBUFFX2)          0.0329    0.0000 &   0.4974 r
  core/be/be_calculator/comp_stage_mux/U35/Z (NBUFFX2)            0.0277    0.0506     0.5480 r
  core/be/be_calculator/comp_stage_mux/data_o[162] (net)     3   5.7050     0.0000     0.5480 r
  core/be/be_calculator/comp_stage_mux/data_o[162] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5480 r
  core/be/be_calculator/comp_stage_n[98] (net)          5.7050              0.0000     0.5480 r
  core/be/be_calculator/comp_stage_reg/data_i[162] (bsg_dff_width_p320_0)   0.0000     0.5480 r
  core/be/be_calculator/comp_stage_reg/data_i[162] (net)   5.7050           0.0000     0.5480 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_162_/D (DFFX1)   0.0277   0.0000 &   0.5481 r
  data arrival time                                                                    0.5481

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                            -0.0031     0.3697
  core/be/be_calculator/comp_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3697 r
  library hold time                                                        -0.0242     0.3455
  data required time                                                                   0.3455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3455
  data arrival time                                                                   -0.5481
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3393     0.3393
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1312   0.0000    0.3393 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0335    0.1810     0.5203 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   2.7950      0.0000     0.5203 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5203 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   2.7950    0.0000     0.5203 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5203 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   2.7950           0.0000     0.5203 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0335   0.0000 &   0.5204 r
  data arrival time                                                                    0.5204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0038     0.3425
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3425 r
  library hold time                                                        -0.0247     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.5204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1356   0.0000   0.3307 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0332   0.1812     0.5119 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   2.6999     0.0000     0.5119 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5119 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   2.6999   0.0000     0.5119 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5119 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   2.6999           0.0000     0.5119 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0332   0.0000 &   0.5119 r
  data arrival time                                                                    0.5119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                        -0.0247     0.3093
  data required time                                                                   0.3093
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3093
  data arrival time                                                                   -0.5119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0615   0.0000   0.3240 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0337   0.1895     0.5135 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   4.0296     0.0000     0.5135 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5135 f
  core/be/be_calculator/wb_pkt_o[47] (net)              4.0296              0.0000     0.5135 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5135 f
  core/be/wb_pkt[47] (net)                              4.0296              0.0000     0.5135 f
  core/be/icc_place70/INP (NBUFFX8)                               0.0337    0.0000 &   0.5135 f
  core/be/icc_place70/Z (NBUFFX8)                                 0.0383    0.0710 @   0.5845 f
  core/be/n70 (net)                             5      26.6318              0.0000     0.5845 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5845 f
  core/be/be_checker/wb_pkt_i[47] (net)                26.6318              0.0000     0.5845 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5845 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      26.6318              0.0000     0.5845 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5845 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  26.6318     0.0000     0.5845 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5845 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  26.6318   0.0000     0.5845 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0276   0.0000 @   0.5845 f d 
  data arrival time                                                                    0.5845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_127_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  core/be/be_calculator/comp_stage_reg/data_r_reg_127_/CLK (DFFX1)   0.0615   0.0000   0.3263 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_127_/Q (DFFX1)   0.0319   0.1697     0.4960 r
  core/be/be_calculator/comp_stage_reg/data_o[127] (net)     1   2.1915     0.0000     0.4960 r
  core/be/be_calculator/comp_stage_reg/data_o[127] (bsg_dff_width_p320_0)   0.0000     0.4960 r
  core/be/be_calculator/comp_stage_r_1__63_ (net)       2.1915              0.0000     0.4960 r
  core/be/be_calculator/comp_stage_mux/data0_i[191] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4960 r
  core/be/be_calculator/comp_stage_mux/data0_i[191] (net)   2.1915          0.0000     0.4960 r
  core/be/be_calculator/comp_stage_mux/U64/INP (NBUFFX2)          0.0319    0.0000 &   0.4960 r
  core/be/be_calculator/comp_stage_mux/U64/Z (NBUFFX2)            0.0295    0.0516     0.5476 r
  core/be/be_calculator/comp_stage_mux/data_o[191] (net)     3   7.0144     0.0000     0.5476 r
  core/be/be_calculator/comp_stage_mux/data_o[191] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5476 r
  core/be/be_calculator/comp_stage_n[127] (net)         7.0144              0.0000     0.5476 r
  core/be/be_calculator/comp_stage_reg/data_i[191] (bsg_dff_width_p320_0)   0.0000     0.5476 r
  core/be/be_calculator/comp_stage_reg/data_i[191] (net)   7.0144           0.0000     0.5476 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_191_/D (DFFX1)   0.0295   0.0001 &   0.5477 r
  data arrival time                                                                    0.5477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                            -0.0031     0.3697
  core/be/be_calculator/comp_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3697 r
  library hold time                                                        -0.0246     0.3450
  data required time                                                                   0.3450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3450
  data arrival time                                                                   -0.5477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_307_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/CLK (DFFX1)   0.1768   0.0000   0.3694 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/Q (DFFX1)   0.0531   0.2183     0.5878 f
  core/be/be_calculator/calc_stage_reg/data_o[224] (net)     4  12.6136     0.0000     0.5878 f
  core/be/be_calculator/calc_stage_reg/data_o[224] (bsg_dff_width_p415_0)   0.0000     0.5878 f
  core/be/be_calculator/commit_pkt_o[85] (net)         12.6136              0.0000     0.5878 f
  core/be/be_calculator/calc_stage_reg/data_i[307] (bsg_dff_width_p415_0)   0.0000     0.5878 f
  core/be/be_calculator/calc_stage_reg/data_i[307] (net)  12.6136           0.0000     0.5878 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/D (DFFX1)   0.0531  -0.0009 &   0.5868 f
  data arrival time                                                                    0.5868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0053     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0125     0.3841
  data required time                                                                   0.3841
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3841
  data arrival time                                                                   -0.5868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3391     0.3391
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1317   0.0000    0.3391 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0334    0.1811     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.7905      0.0000     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5202 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.7905   0.0000     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.7905           0.0000     0.5202 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0334   0.0000 &   0.5202 r
  data arrival time                                                                    0.5202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3460     0.3460
  clock reconvergence pessimism                                            -0.0038     0.3422
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3422 r
  library hold time                                                        -0.0247     0.3175
  data required time                                                                   0.3175
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3175
  data arrival time                                                                   -0.5202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_151_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_215_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3004     0.3004
  core/be/be_calculator/comp_stage_reg/data_r_reg_151_/CLK (DFFX1)   0.2323   0.0000   0.3004 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_151_/Q (DFFX1)   0.0295   0.2055     0.5059 f
  core/be/be_calculator/comp_stage_reg/data_o[151] (net)     1   2.3688     0.0000     0.5059 f
  core/be/be_calculator/comp_stage_reg/data_o[151] (bsg_dff_width_p320_0)   0.0000     0.5059 f
  core/be/be_calculator/comp_stage_r_2__23_ (net)       2.3688              0.0000     0.5059 f
  core/be/be_calculator/comp_stage_mux/data0_i[215] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5059 f
  core/be/be_calculator/comp_stage_mux/data0_i[215] (net)   2.3688          0.0000     0.5059 f
  core/be/be_calculator/comp_stage_mux/U160/IN1 (MUX21X1)         0.0295    0.0000 &   0.5059 f
  core/be/be_calculator/comp_stage_mux/U160/Q (MUX21X1)           0.0601    0.0823     0.5882 f
  core/be/be_calculator/comp_stage_mux/data_o[215] (net)     3  11.3940     0.0000     0.5882 f
  core/be/be_calculator/comp_stage_mux/data_o[215] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5882 f
  core/be/be_calculator/comp_stage_n[151] (net)        11.3940              0.0000     0.5882 f
  core/be/be_calculator/comp_stage_reg/data_i[215] (bsg_dff_width_p320_0)   0.0000     0.5882 f
  core/be/be_calculator/comp_stage_reg/data_i[215] (net)  11.3940           0.0000     0.5882 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_215_/D (DFFX1)   0.0601  -0.0041 &   0.5841 f
  data arrival time                                                                    0.5841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                            -0.0038     0.3694
  core/be/be_calculator/comp_stage_reg/data_r_reg_215_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                         0.0119     0.3812
  data required time                                                                   0.3812
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3812
  data arrival time                                                                   -0.5841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1356   0.0000   0.3307 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0336   0.1815     0.5121 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.8347     0.0000     0.5121 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5121 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.8347   0.0000     0.5121 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5121 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.8347           0.0000     0.5121 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0336   0.0000 &   0.5122 r
  data arrival time                                                                    0.5122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                        -0.0248     0.3092
  data required time                                                                   0.3092
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3092
  data arrival time                                                                   -0.5122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1524   0.0000    0.3495 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0320    0.1818     0.5312 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.2761      0.0000     0.5312 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5312 r
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.2761              0.0000     0.5312 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5312 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.2761           0.0000     0.5312 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0320   0.0000 &   0.5312 r
  data arrival time                                                                    0.5312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  clock reconvergence pessimism                                            -0.0038     0.3529
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3529 r
  library hold time                                                        -0.0246     0.3283
  data required time                                                                   0.3283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3283
  data arrival time                                                                   -0.5312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1527   0.0000    0.3500 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0321    0.1819     0.5318 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.3152      0.0000     0.5318 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5318 r
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.3152              0.0000     0.5318 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5318 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.3152           0.0000     0.5318 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0321   0.0000 &   0.5319 r
  data arrival time                                                                    0.5319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0038     0.3535
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.3535 r
  library hold time                                                        -0.0247     0.3289
  data required time                                                                   0.3289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3289
  data arrival time                                                                   -0.5319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3251     0.3251
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0615   0.0000   0.3251 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0331   0.1890     0.5141 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   3.7974     0.0000     0.5141 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.5141 f
  core/be/be_calculator/wb_pkt_o[44] (net)              3.7974              0.0000     0.5141 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.5141 f
  core/be/wb_pkt[44] (net)                              3.7974              0.0000     0.5141 f
  core/be/icc_place63/INP (NBUFFX8)                               0.0331    0.0000 &   0.5142 f
  core/be/icc_place63/Z (NBUFFX8)                                 0.0385    0.0709 @   0.5851 f
  core/be/n63 (net)                             5      26.8606              0.0000     0.5851 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.5851 f
  core/be/be_checker/wb_pkt_i[44] (net)                26.8606              0.0000     0.5851 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.5851 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      26.8606              0.0000     0.5851 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.5851 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  26.8606     0.0000     0.5851 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5851 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  26.8606   0.0000     0.5851 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0278  -0.0001 @   0.5849 f d 
  data arrival time                                                                    0.5849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_295_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)   0.1765   0.0000   0.3698 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/Q (DFFX1)   0.0523   0.2178     0.5876 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (net)     4  12.2601     0.0000     0.5876 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (bsg_dff_width_p415_0)   0.0000     0.5876 f
  core/be/be_calculator/commit_pkt_o[73] (net)         12.2601              0.0000     0.5876 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (bsg_dff_width_p415_0)   0.0000     0.5876 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (net)  12.2601           0.0000     0.5876 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/D (DFFX1)   0.0523   0.0001 &   0.5877 f
  data arrival time                                                                    0.5877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  clock reconvergence pessimism                                            -0.0053     0.3721
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/CLK (DFFX1)          0.0000     0.3721 r
  library hold time                                                         0.0126     0.3847
  data required time                                                                   0.3847
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3847
  data arrival time                                                                   -0.5877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: clint/cmd_buffer/head_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/cmd_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3818     0.3818
  clint/cmd_buffer/head_r_reg/CLK (DFFX1)                         0.2274    0.0000     0.3818 r
  clint/cmd_buffer/head_r_reg/QN (DFFX1)                          0.0475    0.1487     0.5304 f
  clint/cmd_buffer/n9 (net)                     1       2.9934              0.0000     0.5304 f
  clint/cmd_buffer/U10/IN4 (OA221X1)                              0.0475    0.0000 &   0.5305 f
  clint/cmd_buffer/U10/Q (OA221X1)                                0.0349    0.0787     0.6092 f
  clint/cmd_buffer/n11 (net)                    1       2.3808              0.0000     0.6092 f
  clint/cmd_buffer/head_r_reg/D (DFFX1)                           0.0349    0.0000 &   0.6092 f
  data arrival time                                                                    0.6092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  clock reconvergence pessimism                                            -0.0037     0.3858
  clint/cmd_buffer/head_r_reg/CLK (DFFX1)                                   0.0000     0.3858 r
  library hold time                                                         0.0203     0.4061
  data required time                                                                   0.4061
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4061
  data arrival time                                                                   -0.6092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1356   0.0000   0.3307 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0338   0.1816     0.5123 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   2.9165     0.0000     0.5123 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5123 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   2.9165   0.0000     0.5123 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5123 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   2.9165           0.0000     0.5123 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0338   0.0000 &   0.5124 r
  data arrival time                                                                    0.5124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3375     0.3375
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                        -0.0249     0.3092
  data required time                                                                   0.3092
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3092
  data arrival time                                                                   -0.5124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_330_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3302     0.3302
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.1728   0.0000   0.3302 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0544   0.2189     0.5491 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (net)     4  13.2000     0.0000     0.5491 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (bsg_dff_width_p415_0)   0.0000     0.5491 f
  core/be/be_calculator/commit_pkt_o[108] (net)        13.2000              0.0000     0.5491 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (bsg_dff_width_p415_0)   0.0000     0.5491 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (net)  13.2000           0.0000     0.5491 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/D (DFFX1)   0.0544  -0.0018 &   0.5474 f
  data arrival time                                                                    0.5474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3370     0.3370
  clock reconvergence pessimism                                            -0.0046     0.3324
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/CLK (DFFX1)          0.0000     0.3324 r
  library hold time                                                         0.0118     0.3442
  data required time                                                                   0.3442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3442
  data arrival time                                                                   -0.5474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_248_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)   0.1725   0.0000   0.3295 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/Q (DFFX1)   0.0576   0.2211     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_o[165] (net)     3  14.6146     0.0000     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_o[165] (bsg_dff_width_p415_0)   0.0000     0.5506 f
  core/be/be_calculator/commit_pkt_o[70] (net)         14.6146              0.0000     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_i[248] (bsg_dff_width_p415_0)   0.0000     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_i[248] (net)  14.6146           0.0000     0.5506 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/D (DFFX1)   0.0576  -0.0047 &   0.5459 f
  data arrival time                                                                    0.5459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3362     0.3362
  clock reconvergence pessimism                                            -0.0046     0.3316
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/CLK (DFFX1)          0.0000     0.3316 r
  library hold time                                                         0.0111     0.3427
  data required time                                                                   0.3427
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3427
  data arrival time                                                                   -0.5459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1356   0.0000    0.3307 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0339    0.1817     0.5124 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   2.9653      0.0000     0.5124 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5124 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   2.9653   0.0000     0.5124 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5124 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   2.9653           0.0000     0.5124 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0339   0.0000 &   0.5124 r
  data arrival time                                                                    0.5124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3340
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3340 r
  library hold time                                                        -0.0250     0.3091
  data required time                                                                   0.3091
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3091
  data arrival time                                                                   -0.5124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2033


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3023     0.3023
  core/be/be_calculator/comp_stage_reg/data_r_reg_140_/CLK (DFFX1)   0.2324   0.0000   0.3023 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_140_/Q (DFFX1)   0.0292   0.2052     0.5076 f
  core/be/be_calculator/comp_stage_reg/data_o[140] (net)     1   2.2286     0.0000     0.5076 f
  core/be/be_calculator/comp_stage_reg/data_o[140] (bsg_dff_width_p320_0)   0.0000     0.5076 f
  core/be/be_calculator/comp_stage_r_2__12_ (net)       2.2286              0.0000     0.5076 f
  core/be/be_calculator/comp_stage_mux/data0_i[204] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5076 f
  core/be/be_calculator/comp_stage_mux/data0_i[204] (net)   2.2286          0.0000     0.5076 f
  core/be/be_calculator/comp_stage_mux/U148/IN1 (MUX21X1)         0.0292    0.0000 &   0.5076 f
  core/be/be_calculator/comp_stage_mux/U148/Q (MUX21X1)           0.0554    0.0790     0.5865 f
  core/be/be_calculator/comp_stage_mux/data_o[204] (net)     3   9.6628     0.0000     0.5865 f
  core/be/be_calculator/comp_stage_mux/data_o[204] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5865 f
  core/be/be_calculator/comp_stage_n[140] (net)         9.6628              0.0000     0.5865 f
  core/be/be_calculator/comp_stage_reg/data_i[204] (bsg_dff_width_p320_0)   0.0000     0.5865 f
  core/be/be_calculator/comp_stage_reg/data_i[204] (net)   9.6628           0.0000     0.5865 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_204_/D (DFFX1)   0.0554  -0.0017 &   0.5848 f
  data arrival time                                                                    0.5848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3722     0.3722
  clock reconvergence pessimism                                            -0.0038     0.3685
  core/be/be_calculator/comp_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                         0.0129     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.5848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0615   0.0000   0.3264 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0318   0.1879     0.5143 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.2179     0.0000     0.5143 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.5143 f
  core/be/be_calculator/wb_pkt_o[46] (net)              3.2179              0.0000     0.5143 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.5143 f
  core/be/wb_pkt[46] (net)                              3.2179              0.0000     0.5143 f
  core/be/icc_place64/INP (NBUFFX8)                               0.0318    0.0000 &   0.5143 f
  core/be/icc_place64/Z (NBUFFX8)                                 0.0391    0.0710 @   0.5853 f
  core/be/n64 (net)                             5      28.4056              0.0000     0.5853 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5853 f
  core/be/be_checker/wb_pkt_i[46] (net)                28.4056              0.0000     0.5853 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5853 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      28.4056              0.0000     0.5853 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5853 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  28.4056     0.0000     0.5853 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5853 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  28.4056   0.0000     0.5853 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0283   0.0000 @   0.5853 f d 
  data arrival time                                                                    0.5853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0615   0.0000   0.3260 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0343   0.1900     0.5160 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   4.2975     0.0000     0.5160 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5160 f
  core/be/be_calculator/wb_pkt_o[40] (net)              4.2975              0.0000     0.5160 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5160 f
  core/be/wb_pkt[40] (net)                              4.2975              0.0000     0.5160 f
  core/be/icc_place59/INP (NBUFFX8)                               0.0343    0.0000 &   0.5160 f
  core/be/icc_place59/Z (NBUFFX8)                                 0.0410    0.0728 @   0.5888 f
  core/be/n59 (net)                             5      33.0144              0.0000     0.5888 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5888 f
  core/be/be_checker/wb_pkt_i[40] (net)                33.0144              0.0000     0.5888 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5888 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      33.0144              0.0000     0.5888 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5888 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  33.0144     0.0000     0.5888 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5888 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  33.0144   0.0000     0.5888 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0297  -0.0034 @   0.5854 f d 
  data arrival time                                                                    0.5854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1527   0.0000   0.3505 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0324   0.1820   0.5325 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.4024   0.0000   0.5325 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5325 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.4024       0.0000     0.5325 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5325 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.4024   0.0000   0.5325 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0324   0.0000 &   0.5325 r
  data arrival time                                                                    0.5325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0038     0.3538
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3538 r
  library hold time                                                        -0.0247     0.3290
  data required time                                                                   0.3290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3290
  data arrival time                                                                   -0.5325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_323_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3508     0.3508
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.1524   0.0000   0.3508 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0556   0.2180     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (net)     4  13.7279     0.0000     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (bsg_dff_width_p415_0)   0.0000     0.5688 f
  core/be/be_calculator/commit_pkt_o[101] (net)        13.7279              0.0000     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (bsg_dff_width_p415_0)   0.0000     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (net)  13.7279           0.0000     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/D (DFFX1)   0.0556  -0.0012 &   0.5676 f
  data arrival time                                                                    0.5676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  clock reconvergence pessimism                                            -0.0038     0.3541
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/CLK (DFFX1)          0.0000     0.3541 r
  library hold time                                                         0.0100     0.3641
  data required time                                                                   0.3641
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3641
  data arrival time                                                                   -0.5676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_155_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_219_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  core/be/be_calculator/comp_stage_reg/data_r_reg_155_/CLK (DFFX1)   0.2323   0.0000   0.3006 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_155_/Q (DFFX1)   0.0295   0.2055     0.5061 f
  core/be/be_calculator/comp_stage_reg/data_o[155] (net)     1   2.3562     0.0000     0.5061 f
  core/be/be_calculator/comp_stage_reg/data_o[155] (bsg_dff_width_p320_0)   0.0000     0.5061 f
  core/be/be_calculator/comp_stage_r_2__27_ (net)       2.3562              0.0000     0.5061 f
  core/be/be_calculator/comp_stage_mux/data0_i[219] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5061 f
  core/be/be_calculator/comp_stage_mux/data0_i[219] (net)   2.3562          0.0000     0.5061 f
  core/be/be_calculator/comp_stage_mux/U164/IN1 (MUX21X1)         0.0295    0.0000 &   0.5061 f
  core/be/be_calculator/comp_stage_mux/U164/Q (MUX21X1)           0.0572    0.0803     0.5864 f
  core/be/be_calculator/comp_stage_mux/data_o[219] (net)     3  10.3186     0.0000     0.5864 f
  core/be/be_calculator/comp_stage_mux/data_o[219] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5864 f
  core/be/be_calculator/comp_stage_n[155] (net)        10.3186              0.0000     0.5864 f
  core/be/be_calculator/comp_stage_reg/data_i[219] (bsg_dff_width_p320_0)   0.0000     0.5864 f
  core/be/be_calculator/comp_stage_reg/data_i[219] (net)  10.3186           0.0000     0.5864 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_219_/D (DFFX1)   0.0572  -0.0012 &   0.5852 f
  data arrival time                                                                    0.5852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                            -0.0038     0.3690
  core/be/be_calculator/comp_stage_reg/data_r_reg_219_/CLK (DFFX1)          0.0000     0.3690 r
  library hold time                                                         0.0125     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.5852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3394     0.3394
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1312   0.0000   0.3394 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0346   0.1818     0.5212 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   3.1957     0.0000     0.5212 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5212 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   3.1957    0.0000     0.5212 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5212 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   3.1957           0.0000     0.5212 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0346   0.0000 &   0.5212 r
  data arrival time                                                                    0.5212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0038     0.3425
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3425 r
  library hold time                                                        -0.0251     0.3174
  data required time                                                                   0.3174
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3174
  data arrival time                                                                   -0.5212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_150_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_214_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  core/be/be_calculator/comp_stage_reg/data_r_reg_150_/CLK (DFFX1)   0.2323   0.0000   0.3000 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_150_/Q (DFFX1)   0.0294   0.2054     0.5054 f
  core/be/be_calculator/comp_stage_reg/data_o[150] (net)     1   2.3293     0.0000     0.5054 f
  core/be/be_calculator/comp_stage_reg/data_o[150] (bsg_dff_width_p320_0)   0.0000     0.5054 f
  core/be/be_calculator/comp_stage_r_2__22_ (net)       2.3293              0.0000     0.5054 f
  core/be/be_calculator/comp_stage_mux/data0_i[214] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5054 f
  core/be/be_calculator/comp_stage_mux/data0_i[214] (net)   2.3293          0.0000     0.5054 f
  core/be/be_calculator/comp_stage_mux/U159/IN1 (MUX21X1)         0.0294    0.0000 &   0.5054 f
  core/be/be_calculator/comp_stage_mux/U159/Q (MUX21X1)           0.0646    0.0854     0.5909 f
  core/be/be_calculator/comp_stage_mux/data_o[214] (net)     3  13.0563     0.0000     0.5909 f
  core/be/be_calculator/comp_stage_mux/data_o[214] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5909 f
  core/be/be_calculator/comp_stage_n[150] (net)        13.0563              0.0000     0.5909 f
  core/be/be_calculator/comp_stage_reg/data_i[214] (bsg_dff_width_p320_0)   0.0000     0.5909 f
  core/be/be_calculator/comp_stage_reg/data_i[214] (net)  13.0563           0.0000     0.5909 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_214_/D (DFFX1)   0.0646  -0.0073 &   0.5835 f
  data arrival time                                                                    0.5835

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3727     0.3727
  clock reconvergence pessimism                                            -0.0038     0.3689
  core/be/be_calculator/comp_stage_reg/data_r_reg_214_/CLK (DFFX1)          0.0000     0.3689 r
  library hold time                                                         0.0108     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.5835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3499     0.3499
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1524   0.0000    0.3499 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0330    0.1824     0.5323 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.6076      0.0000     0.5323 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5323 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.6076              0.0000     0.5323 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5323 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.6076           0.0000     0.5323 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0330   0.0000 &   0.5323 r
  data arrival time                                                                    0.5323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0038     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3532 r
  library hold time                                                        -0.0249     0.3283
  data required time                                                                   0.3283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3283
  data arrival time                                                                   -0.5323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_306_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.1769   0.0000   0.3696 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0534   0.2186     0.5882 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (net)     4  12.7721     0.0000     0.5882 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (bsg_dff_width_p415_0)   0.0000     0.5882 f
  core/be/be_calculator/commit_pkt_o[84] (net)         12.7721              0.0000     0.5882 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (bsg_dff_width_p415_0)   0.0000     0.5882 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (net)  12.7721           0.0000     0.5882 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/D (DFFX1)   0.0534   0.0001 &   0.5883 f
  data arrival time                                                                    0.5883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  clock reconvergence pessimism                                            -0.0053     0.3719
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/CLK (DFFX1)          0.0000     0.3719 r
  library hold time                                                         0.0124     0.3843
  data required time                                                                   0.3843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3843
  data arrival time                                                                   -0.5883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_139_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3015     0.3015
  core/be/be_calculator/comp_stage_reg/data_r_reg_139_/CLK (DFFX1)   0.2324   0.0000   0.3015 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_139_/Q (DFFX1)   0.0288   0.2049     0.5065 f
  core/be/be_calculator/comp_stage_reg/data_o[139] (net)     1   2.0671     0.0000     0.5065 f
  core/be/be_calculator/comp_stage_reg/data_o[139] (bsg_dff_width_p320_0)   0.0000     0.5065 f
  core/be/be_calculator/comp_stage_r_2__11_ (net)       2.0671              0.0000     0.5065 f
  core/be/be_calculator/comp_stage_mux/data0_i[203] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5065 f
  core/be/be_calculator/comp_stage_mux/data0_i[203] (net)   2.0671          0.0000     0.5065 f
  core/be/be_calculator/comp_stage_mux/U147/IN1 (MUX21X1)         0.0288    0.0000 &   0.5065 f
  core/be/be_calculator/comp_stage_mux/U147/Q (MUX21X1)           0.0552    0.0788     0.5853 f
  core/be/be_calculator/comp_stage_mux/data_o[203] (net)     3   9.6114     0.0000     0.5853 f
  core/be/be_calculator/comp_stage_mux/data_o[203] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5853 f
  core/be/be_calculator/comp_stage_n[139] (net)         9.6114              0.0000     0.5853 f
  core/be/be_calculator/comp_stage_reg/data_i[203] (bsg_dff_width_p320_0)   0.0000     0.5853 f
  core/be/be_calculator/comp_stage_reg/data_i[203] (net)   9.6114           0.0000     0.5853 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_203_/D (DFFX1)   0.0552   0.0002 &   0.5854 f
  data arrival time                                                                    0.5854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  clock reconvergence pessimism                                            -0.0038     0.3685
  core/be/be_calculator/comp_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                         0.0129     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.5854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3420     0.3420
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1626   0.0000     0.3420 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0321    0.1826     0.5246 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.2960       0.0000     0.5246 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.5246 r
  core/be/be_calculator/exc_stage_r[14] (net)           2.2960              0.0000     0.5246 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.5246 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.2960             0.0000     0.5246 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0321    0.0000 &   0.5247 r
  data arrival time                                                                    0.5247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3488     0.3488
  clock reconvergence pessimism                                            -0.0033     0.3455
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.3455 r
  library hold time                                                        -0.0248     0.3207
  data required time                                                                   0.3207
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3207
  data arrival time                                                                   -0.5247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1356   0.0000    0.3306 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0348    0.1823     0.5129 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   3.2798      0.0000     0.5129 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5129 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   3.2798   0.0000     0.5129 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5129 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   3.2798           0.0000     0.5129 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0348   0.0000 &   0.5129 r
  data arrival time                                                                    0.5129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                        -0.0252     0.3089
  data required time                                                                   0.3089
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3089
  data arrival time                                                                   -0.5129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1677   0.0000    0.3353 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0323    0.1832     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   2.3540      0.0000     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5184 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   2.3540   0.0000     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   2.3540           0.0000     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0323   0.0000 &   0.5184 r
  data arrival time                                                                    0.5184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0033     0.3393
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.3393 r
  library hold time                                                        -0.0249     0.3144
  data required time                                                                   0.3144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3144
  data arrival time                                                                   -0.5184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_320_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.1770   0.0000   0.3696 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0535   0.2186     0.5882 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (net)     4  12.7844     0.0000     0.5882 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (bsg_dff_width_p415_0)   0.0000     0.5882 f
  core/be/be_calculator/commit_pkt_o[98] (net)         12.7844              0.0000     0.5882 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (bsg_dff_width_p415_0)   0.0000     0.5882 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (net)  12.7844           0.0000     0.5882 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/D (DFFX1)   0.0535   0.0001 &   0.5883 f
  data arrival time                                                                    0.5883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                            -0.0053     0.3718
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/CLK (DFFX1)          0.0000     0.3718 r
  library hold time                                                         0.0124     0.3842
  data required time                                                                   0.3842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3842
  data arrival time                                                                   -0.5883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_321_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.1530   0.0000   0.3496 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0567   0.2188     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (net)     4  14.2044     0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (bsg_dff_width_p415_0)   0.0000     0.5684 f
  core/be/be_calculator/commit_pkt_o[99] (net)         14.2044              0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_i[321] (bsg_dff_width_p415_0)   0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_i[321] (net)  14.2044           0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/D (DFFX1)   0.0567  -0.0013 &   0.5671 f
  data arrival time                                                                    0.5671

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0038     0.3531
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/CLK (DFFX1)          0.0000     0.3531 r
  library hold time                                                         0.0098     0.3629
  data required time                                                                   0.3629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3629
  data arrival time                                                                   -0.5671
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_238_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)   0.1529   0.0000   0.3498 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/Q (DFFX1)   0.0549   0.2176     0.5674 f
  core/be/be_calculator/calc_stage_reg/data_o[155] (net)     3  13.4145     0.0000     0.5674 f
  core/be/be_calculator/calc_stage_reg/data_o[155] (bsg_dff_width_p415_0)   0.0000     0.5674 f
  core/be/be_calculator/commit_pkt_o[60] (net)         13.4145              0.0000     0.5674 f
  core/be/be_calculator/calc_stage_reg/data_i[238] (bsg_dff_width_p415_0)   0.0000     0.5674 f
  core/be/be_calculator/calc_stage_reg/data_i[238] (net)  13.4145           0.0000     0.5674 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/D (DFFX1)   0.0549   0.0000 &   0.5674 f
  data arrival time                                                                    0.5674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3567     0.3567
  clock reconvergence pessimism                                            -0.0038     0.3529
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)          0.0000     0.3529 r
  library hold time                                                         0.0102     0.3631
  data required time                                                                   0.3631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3631
  data arrival time                                                                   -0.5674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1626    0.0000     0.3421 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0326    0.1830     0.5251 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.4742        0.0000     0.5251 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.5251 r
  core/be/be_calculator/exc_stage_r[4] (net)            2.4742              0.0000     0.5251 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.5251 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.4742              0.0000     0.5251 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0326    0.0000 &   0.5251 r
  data arrival time                                                                    0.5251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  clock reconvergence pessimism                                            -0.0033     0.3457
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.3457 r
  library hold time                                                        -0.0250     0.3207
  data required time                                                                   0.3207
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3207
  data arrival time                                                                   -0.5251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0615   0.0000   0.3258 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0349   0.1904     0.5162 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.5295     0.0000     0.5162 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5162 f
  core/be/be_calculator/wb_pkt_o[42] (net)              4.5295              0.0000     0.5162 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5162 f
  core/be/wb_pkt[42] (net)                              4.5295              0.0000     0.5162 f
  core/be/icc_place66/INP (NBUFFX8)                               0.0349   -0.0007 &   0.5155 f
  core/be/icc_place66/Z (NBUFFX8)                                 0.0451    0.0744 @   0.5899 f
  core/be/n66 (net)                             5      39.7443              0.0000     0.5899 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5899 f
  core/be/be_checker/wb_pkt_i[42] (net)                39.7443              0.0000     0.5899 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5899 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      39.7443              0.0000     0.5899 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5899 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  39.7443     0.0000     0.5899 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5899 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  39.7443   0.0000     0.5899 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0451  -0.0037 @   0.5863 f d 
  data arrival time                                                                    0.5863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1524   0.0000    0.3496 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0338    0.1829     0.5325 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.8999      0.0000     0.5325 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5325 r
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.8999              0.0000     0.5325 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5325 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.8999           0.0000     0.5325 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0338   0.0000 &   0.5325 r
  data arrival time                                                                    0.5325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0038     0.3531
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3531 r
  library hold time                                                        -0.0252     0.3279
  data required time                                                                   0.3279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3279
  data arrival time                                                                   -0.5325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1529   0.0000   0.3506 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0556   0.2180     0.5687 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (net)     4  13.7196     0.0000     0.5687 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (bsg_dff_width_p415_0)   0.0000     0.5687 f
  core/be/be_calculator/commit_pkt_o[100] (net)        13.7196              0.0000     0.5687 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (bsg_dff_width_p415_0)   0.0000     0.5687 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (net)  13.7196           0.0000     0.5687 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/D (DFFX1)   0.0556   0.0000 &   0.5687 f
  data arrival time                                                                    0.5687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3577     0.3577
  clock reconvergence pessimism                                            -0.0038     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/CLK (DFFX1)          0.0000     0.3540 r
  library hold time                                                         0.0101     0.3640
  data required time                                                                   0.3640
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3640
  data arrival time                                                                   -0.5687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1356   0.0000   0.3307 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0354   0.1827     0.5134 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   3.5024     0.0000     0.5134 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5134 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   3.5024   0.0000     0.5134 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5134 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   3.5024           0.0000     0.5134 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0354   0.0000 &   0.5134 r
  data arrival time                                                                    0.5134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3375     0.3375
  clock reconvergence pessimism                                            -0.0033     0.3342
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3342 r
  library hold time                                                        -0.0254     0.3088
  data required time                                                                   0.3088
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3088
  data arrival time                                                                   -0.5134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1673   0.0000     0.3324 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0322    0.1831     0.5155 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.3324       0.0000     0.5155 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.5155 r
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.3324              0.0000     0.5155 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.5155 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.3324            0.0000     0.5155 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0322    0.0000 &   0.5155 r
  data arrival time                                                                    0.5155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3391     0.3391
  clock reconvergence pessimism                                            -0.0033     0.3358
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.3358 r
  library hold time                                                        -0.0249     0.3109
  data required time                                                                   0.3109
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3109
  data arrival time                                                                   -0.5155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1356   0.0000    0.3305 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0356    0.1828     0.5133 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   3.5604      0.0000     0.5133 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5133 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   3.5604   0.0000     0.5133 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5133 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   3.5604           0.0000     0.5133 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0356   0.0000 &   0.5133 r
  data arrival time                                                                    0.5133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  clock reconvergence pessimism                                            -0.0033     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                        -0.0255     0.3086
  data required time                                                                   0.3086
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3086
  data arrival time                                                                   -0.5133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1673   0.0000    0.3322 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0341    0.1843     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   3.0086      0.0000     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.5166 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   3.0086    0.0000     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   3.0086           0.0000     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0341   0.0000 &   0.5166 r
  data arrival time                                                                    0.5166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  clock reconvergence pessimism                                            -0.0033     0.3372
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.3372 r
  library hold time                                                        -0.0255     0.3118
  data required time                                                                   0.3118
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3118
  data arrival time                                                                   -0.5166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: clint/resp_buffer/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/resp_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                        0.2271    0.0000     0.3770 r
  clint/resp_buffer/tail_r_reg/QN (DFFX1)                         0.0475    0.1487     0.5257 f
  clint/resp_buffer/n12 (net)                   1       2.9936              0.0000     0.5257 f
  clint/resp_buffer/U12/IN3 (OA221X1)                             0.0475   -0.0010 &   0.5247 f
  clint/resp_buffer/U12/Q (OA221X1)                               0.0374    0.0843     0.6089 f
  clint/resp_buffer/n15 (net)                   1       3.2487              0.0000     0.6089 f
  clint/resp_buffer/tail_r_reg/D (DFFX1)                          0.0374   -0.0034 &   0.6055 f
  data arrival time                                                                    0.6055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0037     0.3809
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                                  0.0000     0.3809 r
  library hold time                                                         0.0197     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.6055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1673   0.0000    0.3321 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0330    0.1836     0.5157 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.6042      0.0000     0.5157 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5157 r
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.6042              0.0000     0.5157 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5157 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.6042            0.0000     0.5157 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0330    0.0000 &   0.5157 r
  data arrival time                                                                    0.5157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3393     0.3393
  clock reconvergence pessimism                                            -0.0033     0.3359
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3359 r
  library hold time                                                        -0.0251     0.3108
  data required time                                                                   0.3108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3108
  data arrival time                                                                   -0.5157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1528   0.0000    0.3504 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0341    0.1832     0.5335 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   3.0163      0.0000     0.5335 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5335 r
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   3.0163              0.0000     0.5335 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5335 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   3.0163           0.0000     0.5335 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0341   0.0000 &   0.5336 r
  data arrival time                                                                    0.5336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3577     0.3577
  clock reconvergence pessimism                                            -0.0038     0.3539
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.3539 r
  library hold time                                                        -0.0253     0.3286
  data required time                                                                   0.3286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3286
  data arrival time                                                                   -0.5336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_260_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)   0.1672   0.0000   0.3326 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/Q (DFFX1)   0.0557   0.2193     0.5519 f
  core/be/be_calculator/calc_stage_reg/data_o[177] (net)     4  13.7715     0.0000     0.5519 f
  core/be/be_calculator/calc_stage_reg/data_o[177] (bsg_dff_width_p415_0)   0.0000     0.5519 f
  core/be/be_calculator/calc_stage_r_2__v_ (net)       13.7715              0.0000     0.5519 f
  core/be/be_calculator/calc_stage_reg/data_i[260] (bsg_dff_width_p415_0)   0.0000     0.5519 f
  core/be/be_calculator/calc_stage_reg/data_i[260] (net)  13.7715           0.0000     0.5519 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/D (DFFX1)   0.0557   0.0001 &   0.5520 f
  data arrival time                                                                    0.5520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3393     0.3393
  clock reconvergence pessimism                                            -0.0033     0.3360
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/CLK (DFFX1)          0.0000     0.3360 r
  library hold time                                                         0.0111     0.3471
  data required time                                                                   0.3471
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3471
  data arrival time                                                                   -0.5520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1626   0.0000     0.3426 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0333    0.1835     0.5261 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.7412       0.0000     0.5261 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.5261 r
  core/be/be_calculator/exc_stage_r[12] (net)           2.7412              0.0000     0.5261 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.5261 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.7412             0.0000     0.5261 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0333    0.0000 &   0.5261 r
  data arrival time                                                                    0.5261

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  clock reconvergence pessimism                                            -0.0033     0.3463
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.3463 r
  library hold time                                                        -0.0252     0.3211
  data required time                                                                   0.3211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3211
  data arrival time                                                                   -0.5261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1626    0.0000     0.3426 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0334    0.1835     0.5260 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.7531        0.0000     0.5260 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.5260 r
  core/be/be_calculator/exc_stage_r[7] (net)            2.7531              0.0000     0.5260 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.5260 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.7531             0.0000     0.5260 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0334    0.0000 &   0.5261 r
  data arrival time                                                                    0.5261

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  clock reconvergence pessimism                                            -0.0033     0.3462
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.3462 r
  library hold time                                                        -0.0252     0.3210
  data required time                                                                   0.3210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3210
  data arrival time                                                                   -0.5261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1677   0.0000    0.3353 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0333    0.1838     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   2.7248      0.0000     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5191 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   2.7248   0.0000     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   2.7248           0.0000     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0333   0.0000 &   0.5191 r
  data arrival time                                                                    0.5191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0033     0.3393
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.3393 r
  library hold time                                                        -0.0252     0.3141
  data required time                                                                   0.3141
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3141
  data arrival time                                                                   -0.5191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1626    0.0000     0.3427 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0333    0.1834     0.5261 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.7367        0.0000     0.5261 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.5261 r
  core/be/be_calculator/exc_stage_r[8] (net)            2.7367              0.0000     0.5261 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.5261 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.7367             0.0000     0.5261 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0333    0.0000 &   0.5261 r
  data arrival time                                                                    0.5261

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  clock reconvergence pessimism                                            -0.0033     0.3462
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.3462 r
  library hold time                                                        -0.0252     0.3210
  data required time                                                                   0.3210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3210
  data arrival time                                                                   -0.5261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1796   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0319   0.1839   0.5335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.2218   0.0000   0.5335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5335 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.2218      0.0000     0.5335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.2218   0.0000   0.5335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0319   0.0000 &   0.5335 r
  data arrival time                                                                    0.5335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3567     0.3567
  clock reconvergence pessimism                                            -0.0033     0.3533
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.3533 r
  library hold time                                                        -0.0250     0.3283
  data required time                                                                   0.3283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3283
  data arrival time                                                                   -0.5335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.1529   0.0000   0.3498 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0576   0.2194     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (net)     4  14.5996     0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (bsg_dff_width_p415_0)   0.0000     0.5692 f
  core/be/be_calculator/commit_pkt_o[94] (net)         14.5996              0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (bsg_dff_width_p415_0)   0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (net)  14.5996           0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/D (DFFX1)   0.0576  -0.0013 &   0.5680 f
  data arrival time                                                                    0.5680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0038     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)          0.0000     0.3532 r
  library hold time                                                         0.0095     0.3627
  data required time                                                                   0.3627
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3627
  data arrival time                                                                   -0.5680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.1473   0.0000   0.3604 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0405   0.1870   0.5473 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2   5.3178   0.0000   0.5473 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5473 r
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)   5.3178            0.0000     0.5473 r
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.5473 r
  core/be/be_checker/dispatch_pkt_o[44] (net)           5.3178              0.0000     0.5473 r
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.5473 r
  core/be/dispatch_pkt[44] (net)                        5.3178              0.0000     0.5473 r
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.5473 r
  core/be/be_calculator/dispatch_pkt_i[44] (net)        5.3178              0.0000     0.5473 r
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.5473 r
  core/be/be_calculator/reservation_reg/data_i[44] (net)   5.3178           0.0000     0.5473 r
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0405   0.0001 &   0.5474 r
  data arrival time                                                                    0.5474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3729     0.3729
  clock reconvergence pessimism                                            -0.0031     0.3697
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.3697 r
  library hold time                                                        -0.0276     0.3421
  data required time                                                                   0.3421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3421
  data arrival time                                                                   -0.5474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1790   0.0000   0.3505 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0320   0.1839   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.2668   0.0000   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.2668      0.0000     0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.2668   0.0000   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0320   0.0000 &   0.5344 r
  data arrival time                                                                    0.5344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0033     0.3542
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                        -0.0251     0.3291
  data required time                                                                   0.3291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3291
  data arrival time                                                                   -0.5344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3392     0.3392
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1312   0.0000    0.3392 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0363    0.1829     0.5221 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   3.8029      0.0000     0.5221 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5221 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   3.8029   0.0000     0.5221 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5221 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   3.8029           0.0000     0.5221 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0363   0.0000 &   0.5221 r
  data arrival time                                                                    0.5221

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0038     0.3425
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3425 r
  library hold time                                                        -0.0256     0.3169
  data required time                                                                   0.3169
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3169
  data arrival time                                                                   -0.5221
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1796   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0320   0.1840   0.5336 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.2649   0.0000   0.5336 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5336 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.2649      0.0000     0.5336 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5336 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.2649   0.0000   0.5336 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0320   0.0000 &   0.5336 r
  data arrival time                                                                    0.5336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3567     0.3567
  clock reconvergence pessimism                                            -0.0033     0.3533
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3533 r
  library hold time                                                        -0.0250     0.3283
  data required time                                                                   0.3283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3283
  data arrival time                                                                   -0.5336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0615   0.0000   0.3263 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0328   0.1888     0.5151 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.6592     0.0000     0.5151 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5151 f
  core/be/be_calculator/wb_pkt_o[63] (net)              3.6592              0.0000     0.5151 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5151 f
  core/be/wb_pkt[63] (net)                              3.6592              0.0000     0.5151 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0328    0.0000 &   0.5151 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0423    0.0720 @   0.5871 f
  core/be/n44 (net)                             5      32.8398              0.0000     0.5871 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5871 f
  core/be/be_checker/wb_pkt_i[63] (net)                32.8398              0.0000     0.5871 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5871 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      32.8398              0.0000     0.5871 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5871 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  32.8398     0.0000     0.5871 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5871 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  32.8398   0.0000     0.5871 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0308   0.0017 @   0.5888 f d 
  data arrival time                                                                    0.5888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                            -0.0038     0.3335
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3335 r
  library hold time                                                         0.0500     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1675   0.0000   0.3353 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0330   0.1836     0.5189 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   2.6227     0.0000     0.5189 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5189 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   2.6227   0.0000     0.5189 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5189 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   2.6227           0.0000     0.5189 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0330   0.0000 &   0.5190 r
  data arrival time                                                                    0.5190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  clock reconvergence pessimism                                            -0.0033     0.3388
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3388 r
  library hold time                                                        -0.0252     0.3136
  data required time                                                                   0.3136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3136
  data arrival time                                                                   -0.5190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1790   0.0000   0.3491 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0320   0.1838   0.5329 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.2351   0.0000   0.5329 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5329 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.2351      0.0000     0.5329 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5329 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.2351   0.0000   0.5329 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0320   0.0000 &   0.5329 r
  data arrival time                                                                    0.5329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3559     0.3559
  clock reconvergence pessimism                                            -0.0033     0.3526
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3526 r
  library hold time                                                        -0.0250     0.3276
  data required time                                                                   0.3276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3276
  data arrival time                                                                   -0.5329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1676   0.0000   0.3344 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0332   0.1837     0.5181 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   2.6736     0.0000     0.5181 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5181 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   2.6736   0.0000     0.5181 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5181 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   2.6736           0.0000     0.5181 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0332   0.0000 &   0.5182 r
  data arrival time                                                                    0.5182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3412     0.3412
  clock reconvergence pessimism                                            -0.0033     0.3379
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3379 r
  library hold time                                                        -0.0252     0.3127
  data required time                                                                   0.3127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3127
  data arrival time                                                                   -0.5182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3346     0.3346
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1675   0.0000   0.3346 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0333   0.1838     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   2.7284     0.0000     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5184 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   2.7284   0.0000     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   2.7284           0.0000     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0333   0.0000 &   0.5184 r
  data arrival time                                                                    0.5184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3415     0.3415
  clock reconvergence pessimism                                            -0.0033     0.3382
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3382 r
  library hold time                                                        -0.0252     0.3129
  data required time                                                                   0.3129
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3129
  data arrival time                                                                   -0.5184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1524   0.0000    0.3500 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0353    0.1839     0.5340 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   3.4575      0.0000     0.5340 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.5340 r
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   3.4575              0.0000     0.5340 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.5340 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   3.4575           0.0000     0.5340 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0353  -0.0006 &   0.5333 r
  data arrival time                                                                    0.5333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3571     0.3571
  clock reconvergence pessimism                                            -0.0038     0.3533
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.3533 r
  library hold time                                                        -0.0256     0.3277
  data required time                                                                   0.3277
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3277
  data arrival time                                                                   -0.5333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1626   0.0000     0.3426 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0340    0.1839     0.5265 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.9662       0.0000     0.5265 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.5265 r
  core/be/be_calculator/exc_stage_r[13] (net)           2.9662              0.0000     0.5265 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.5265 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.9662             0.0000     0.5265 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0340    0.0000 &   0.5265 r
  data arrival time                                                                    0.5265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  clock reconvergence pessimism                                            -0.0033     0.3462
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.3462 r
  library hold time                                                        -0.0254     0.3208
  data required time                                                                   0.3208
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3208
  data arrival time                                                                   -0.5265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1675   0.0000    0.3353 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0333    0.1839     0.5192 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   2.7437      0.0000     0.5192 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.5192 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   2.7437   0.0000     0.5192 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.5192 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   2.7437           0.0000     0.5192 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0333   0.0000 &   0.5192 r
  data arrival time                                                                    0.5192

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  clock reconvergence pessimism                                            -0.0033     0.3388
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.3388 r
  library hold time                                                        -0.0253     0.3135
  data required time                                                                   0.3135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3135
  data arrival time                                                                   -0.5192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3212     0.3212
  core/be/be_mem/dcache/lock_counter/count_o_reg_3_/CLK (DFFX1)   0.1628    0.0000     0.3212 r
  core/be/be_mem/dcache/lock_counter/count_o_reg_3_/QN (DFFX1)    0.0453    0.1417     0.4630 f
  core/be/be_mem/dcache/lock_counter/n18 (net)     1    2.2242              0.0000     0.4630 f
  core/be/be_mem/dcache/lock_counter/U18/IN3 (OA221X1)            0.0453    0.0000 &   0.4630 f
  core/be/be_mem/dcache/lock_counter/U18/Q (OA221X1)              0.0352    0.0830     0.5459 f
  core/be/be_mem/dcache/lock_counter/n8 (net)     1     2.7914              0.0000     0.5459 f
  core/be/be_mem/dcache/lock_counter/count_o_reg_3_/D (DFFX1)     0.0352    0.0000 &   0.5459 f
  data arrival time                                                                    0.5459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  clock reconvergence pessimism                                            -0.0031     0.3246
  core/be/be_mem/dcache/lock_counter/count_o_reg_3_/CLK (DFFX1)             0.0000     0.3246 r
  library hold time                                                         0.0157     0.3403
  data required time                                                                   0.3403
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3403
  data arrival time                                                                   -0.5459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1797   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0323   0.1841   0.5338 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.3525   0.0000   0.5338 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5338 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.3525      0.0000     0.5338 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5338 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.3525   0.0000   0.5338 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0323   0.0000 &   0.5338 r
  data arrival time                                                                    0.5338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  clock reconvergence pessimism                                            -0.0033     0.3532
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                        -0.0251     0.3281
  data required time                                                                   0.3281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3281
  data arrival time                                                                   -0.5338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1677   0.0000   0.3353 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0330   0.1836     0.5189 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   2.6107     0.0000     0.5189 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5189 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   2.6107    0.0000     0.5189 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5189 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   2.6107           0.0000     0.5189 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0330   0.0000 &   0.5189 r
  data arrival time                                                                    0.5189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  clock reconvergence pessimism                                            -0.0033     0.3383
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3383 r
  library hold time                                                        -0.0251     0.3131
  data required time                                                                   0.3131
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3131
  data arrival time                                                                   -0.5189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1790   0.0000   0.3493 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0326   0.1843   0.5336 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   2.4670   0.0000   0.5336 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5336 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   2.4670      0.0000     0.5336 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5336 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   2.4670   0.0000   0.5336 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0326   0.0000 &   0.5336 r
  data arrival time                                                                    0.5336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3564     0.3564
  clock reconvergence pessimism                                            -0.0033     0.3530
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3530 r
  library hold time                                                        -0.0252     0.3278
  data required time                                                                   0.3278
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3278
  data arrival time                                                                   -0.5336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1790   0.0000   0.3506 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0326   0.1842   0.5348 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.4531   0.0000   0.5348 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5348 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.4531      0.0000     0.5348 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5348 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.4531   0.0000   0.5348 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0326   0.0000 &   0.5348 r
  data arrival time                                                                    0.5348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0033     0.3542
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                        -0.0252     0.3290
  data required time                                                                   0.3290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3290
  data arrival time                                                                   -0.5348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1526   0.0000   0.3504 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0343   0.1833   0.5337 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   3.0776   0.0000   0.5337 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5337 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   3.0776       0.0000     0.5337 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5337 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   3.0776   0.0000   0.5337 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0343   0.0000 &   0.5337 r
  data arrival time                                                                    0.5337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0038     0.3532
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                        -0.0253     0.3279
  data required time                                                                   0.3279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3279
  data arrival time                                                                   -0.5337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1676   0.0000    0.3339 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0342    0.1845     0.5183 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   3.0697      0.0000     0.5183 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.5183 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   3.0697    0.0000     0.5183 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.5183 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   3.0697           0.0000     0.5183 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0342   0.0000 &   0.5184 r
  data arrival time                                                                    0.5184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3414     0.3414
  clock reconvergence pessimism                                            -0.0033     0.3381
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.3381 r
  library hold time                                                        -0.0255     0.3125
  data required time                                                                   0.3125
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3125
  data arrival time                                                                   -0.5184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1626    0.0000     0.3426 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0342    0.1840     0.5266 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   3.0633        0.0000     0.5266 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.5266 r
  core/be/be_calculator/exc_stage_r[3] (net)            3.0633              0.0000     0.5266 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.5266 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   3.0633              0.0000     0.5266 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0342    0.0000 &   0.5267 r
  data arrival time                                                                    0.5267

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  clock reconvergence pessimism                                            -0.0033     0.3463
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.3463 r
  library hold time                                                        -0.0254     0.3208
  data required time                                                                   0.3208
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3208
  data arrival time                                                                   -0.5267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1790   0.0000   0.3506 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0326   0.1843   0.5349 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.4804   0.0000   0.5349 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5349 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.4804      0.0000     0.5349 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5349 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.4804   0.0000   0.5349 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0326   0.0000 &   0.5349 r
  data arrival time                                                                    0.5349

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0033     0.3542
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                        -0.0252     0.3290
  data required time                                                                   0.3290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3290
  data arrival time                                                                   -0.5349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_296_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)   0.1771   0.0000   0.3693 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/Q (DFFX1)   0.0556   0.2201     0.5894 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (net)     4  13.7212     0.0000     0.5894 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (bsg_dff_width_p415_0)   0.0000     0.5894 f
  core/be/be_calculator/commit_pkt_o[74] (net)         13.7212              0.0000     0.5894 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (bsg_dff_width_p415_0)   0.0000     0.5894 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (net)  13.7212           0.0000     0.5894 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/D (DFFX1)   0.0556   0.0001 &   0.5895 f
  data arrival time                                                                    0.5895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                            -0.0053     0.3715
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/CLK (DFFX1)          0.0000     0.3715 r
  library hold time                                                         0.0119     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.5895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3246     0.3246
  core/be/be_calculator/comp_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.0615   0.0000   0.3246 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0330   0.1704     0.4950 r
  core/be/be_calculator/comp_stage_reg/data_o[116] (net)     1   2.6007     0.0000     0.4950 r
  core/be/be_calculator/comp_stage_reg/data_o[116] (bsg_dff_width_p320_0)   0.0000     0.4950 r
  core/be/be_calculator/comp_stage_r_1__52_ (net)       2.6007              0.0000     0.4950 r
  core/be/be_calculator/comp_stage_mux/data0_i[180] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4950 r
  core/be/be_calculator/comp_stage_mux/data0_i[180] (net)   2.6007          0.0000     0.4950 r
  core/be/be_calculator/comp_stage_mux/U53/INP (NBUFFX2)          0.0330    0.0000 &   0.4950 r
  core/be/be_calculator/comp_stage_mux/U53/Z (NBUFFX2)            0.0276    0.0506     0.5457 r
  core/be/be_calculator/comp_stage_mux/data_o[180] (net)     3   5.6605     0.0000     0.5457 r
  core/be/be_calculator/comp_stage_mux/data_o[180] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5457 r
  core/be/be_calculator/comp_stage_n[116] (net)         5.6605              0.0000     0.5457 r
  core/be/be_calculator/comp_stage_reg/data_i[180] (bsg_dff_width_p320_0)   0.0000     0.5457 r
  core/be/be_calculator/comp_stage_reg/data_i[180] (net)   5.6605           0.0000     0.5457 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_180_/D (DFFX1)   0.0276   0.0000 &   0.5457 r
  data arrival time                                                                    0.5457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                            -0.0038     0.3632
  core/be/be_calculator/comp_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.3632 r
  library hold time                                                        -0.0235     0.3397
  data required time                                                                   0.3397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3397
  data arrival time                                                                   -0.5457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3507     0.3507
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1790   0.0000   0.3507 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0329   0.1845   0.5352 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.5862   0.0000   0.5352 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5352 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.5862      0.0000     0.5352 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5352 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.5862   0.0000   0.5352 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0329   0.0000 &   0.5352 r
  data arrival time                                                                    0.5352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  clock reconvergence pessimism                                            -0.0033     0.3545
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3545 r
  library hold time                                                        -0.0253     0.3292
  data required time                                                                   0.3292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3292
  data arrival time                                                                   -0.5352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1676   0.0000   0.3338 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0332   0.1837     0.5176 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   2.6779     0.0000     0.5176 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5176 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   2.6779    0.0000     0.5176 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5176 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   2.6779           0.0000     0.5176 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0332   0.0000 &   0.5176 r
  data arrival time                                                                    0.5176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3400     0.3400
  clock reconvergence pessimism                                            -0.0033     0.3367
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3367 r
  library hold time                                                        -0.0252     0.3115
  data required time                                                                   0.3115
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3115
  data arrival time                                                                   -0.5176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3507     0.3507
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)   0.1790   0.0000   0.3507 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)   0.0574   0.2215   0.5722 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)     3  14.5265   0.0000   0.5722 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5722 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (net)  14.5265           0.0000     0.5722 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (bp_be_scheduler_02_0)   0.0000     0.5722 f
  core/be/be_checker/dispatch_pkt_o[230] (net)         14.5265              0.0000     0.5722 f
  core/be/be_checker/dispatch_pkt_o[230] (bp_be_checker_top_02_0)           0.0000     0.5722 f
  core/be/dispatch_pkt[226] (net)                      14.5265              0.0000     0.5722 f
  core/be/be_calculator/dispatch_pkt_i[230] (bp_be_calculator_top_02_0)     0.0000     0.5722 f
  core/be/be_calculator/dispatch_pkt_i[230] (net)      14.5265              0.0000     0.5722 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (bsg_dff_width_p415_0)    0.0000     0.5722 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (net)  14.5265            0.0000     0.5722 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)   0.0574   -0.0005 &   0.5717 f
  data arrival time                                                                    0.5717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0033     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)           0.0000     0.3540 r
  library hold time                                                         0.0116     0.3656
  data required time                                                                   0.3656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3656
  data arrival time                                                                   -0.5717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3350     0.3350
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1675   0.0000    0.3350 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0338    0.1842     0.5192 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   2.9216      0.0000     0.5192 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5192 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   2.9216   0.0000     0.5192 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5192 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   2.9216           0.0000     0.5192 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0338   0.0000 &   0.5193 r
  data arrival time                                                                    0.5193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  clock reconvergence pessimism                                            -0.0033     0.3386
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3386 r
  library hold time                                                        -0.0254     0.3132
  data required time                                                                   0.3132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3132
  data arrival time                                                                   -0.5193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1672   0.0000    0.3326 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0360    0.1856     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   3.7069      0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5182 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   3.7069    0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   3.7069            0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0360    0.0000 &   0.5182 r
  data arrival time                                                                    0.5182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3415     0.3415
  clock reconvergence pessimism                                            -0.0033     0.3381
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.3381 r
  library hold time                                                        -0.0261     0.3121
  data required time                                                                   0.3121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3121
  data arrival time                                                                   -0.5182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3345     0.3345
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1675   0.0000    0.3345 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0339    0.1842     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   2.9320      0.0000     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5187 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   2.9320   0.0000     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   2.9320           0.0000     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0339   0.0000 &   0.5187 r
  data arrival time                                                                    0.5187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  clock reconvergence pessimism                                            -0.0033     0.3380
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3380 r
  library hold time                                                        -0.0254     0.3126
  data required time                                                                   0.3126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3126
  data arrival time                                                                   -0.5187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1673   0.0000    0.3324 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0338    0.1841     0.5165 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.8929      0.0000     0.5165 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.5165 r
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.8929              0.0000     0.5165 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.5165 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.8929           0.0000     0.5165 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0338   0.0000 &   0.5165 r
  data arrival time                                                                    0.5165

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3391     0.3391
  clock reconvergence pessimism                                            -0.0033     0.3357
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.3357 r
  library hold time                                                        -0.0254     0.3104
  data required time                                                                   0.3104
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3104
  data arrival time                                                                   -0.5165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1790   0.0000   0.3506 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0330   0.1846   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.6179   0.0000   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.6179      0.0000     0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.6179   0.0000   0.5351 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0330   0.0000 &   0.5351 r
  data arrival time                                                                    0.5351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0033     0.3543
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.3543 r
  library hold time                                                        -0.0253     0.3290
  data required time                                                                   0.3290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3290
  data arrival time                                                                   -0.5351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3343     0.3343
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1676   0.0000   0.3343 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0339   0.1842     0.5185 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   2.9341     0.0000     0.5185 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5185 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   2.9341    0.0000     0.5185 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5185 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   2.9341           0.0000     0.5185 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0339   0.0000 &   0.5185 r
  data arrival time                                                                    0.5185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  clock reconvergence pessimism                                            -0.0033     0.3378
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3378 r
  library hold time                                                        -0.0254     0.3123
  data required time                                                                   0.3123
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3123
  data arrival time                                                                   -0.5185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1794   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0333   0.1848   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.7397   0.0000   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.7397      0.0000     0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.7397   0.0000   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0333   0.0000 &   0.5344 r
  data arrival time                                                                    0.5344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0033     0.3536
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                        -0.0254     0.3282
  data required time                                                                   0.3282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3282
  data arrival time                                                                   -0.5344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_314_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.1524   0.0000   0.3500 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0572   0.2191     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (net)     4  14.4352     0.0000     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (bsg_dff_width_p415_0)   0.0000     0.5691 f
  core/be/be_calculator/commit_pkt_o[92] (net)         14.4352              0.0000     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (bsg_dff_width_p415_0)   0.0000     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (net)  14.4352           0.0000     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/D (DFFX1)   0.0572   0.0001 &   0.5692 f
  data arrival time                                                                    0.5692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0038     0.3533
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/CLK (DFFX1)          0.0000     0.3533 r
  library hold time                                                         0.0096     0.3629
  data required time                                                                   0.3629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3629
  data arrival time                                                                   -0.5692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1672   0.0000    0.3325 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0340    0.1842     0.5168 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.9709      0.0000     0.5168 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5168 r
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.9709              0.0000     0.5168 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5168 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.9709           0.0000     0.5168 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0340   0.0000 &   0.5168 r
  data arrival time                                                                    0.5168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3393     0.3393
  clock reconvergence pessimism                                            -0.0033     0.3360
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3360 r
  library hold time                                                        -0.0254     0.3105
  data required time                                                                   0.3105
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3105
  data arrival time                                                                   -0.5168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3507     0.3507
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1790   0.0000   0.3507 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0326   0.1843   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.4537   0.0000   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.4537      0.0000     0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.4537   0.0000   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0326   0.0000 &   0.5350 r
  data arrival time                                                                    0.5350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0033     0.3539
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3539 r
  library hold time                                                        -0.0252     0.3287
  data required time                                                                   0.3287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3287
  data arrival time                                                                   -0.5350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0615   0.0000   0.3263 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0328   0.1888     0.5151 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.6592     0.0000     0.5151 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5151 f
  core/be/be_calculator/wb_pkt_o[63] (net)              3.6592              0.0000     0.5151 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5151 f
  core/be/wb_pkt[63] (net)                              3.6592              0.0000     0.5151 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0328    0.0000 &   0.5151 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0423    0.0720 @   0.5871 f
  core/be/n44 (net)                             5      32.8398              0.0000     0.5871 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5871 f
  core/be/be_checker/wb_pkt_i[63] (net)                32.8398              0.0000     0.5871 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5871 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      32.8398              0.0000     0.5871 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5871 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  32.8398     0.0000     0.5871 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5871 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  32.8398   0.0000     0.5871 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0308   0.0011 @   0.5882 f d 
  data arrival time                                                                    0.5882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0038     0.3319
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3319 r
  library hold time                                                         0.0500     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1626    0.0000     0.3421 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0346    0.1843     0.5264 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   3.1867        0.0000     0.5264 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.5264 r
  core/be/be_calculator/exc_stage_r[9] (net)            3.1867              0.0000     0.5264 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.5264 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   3.1867             0.0000     0.5264 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0346    0.0000 &   0.5264 r
  data arrival time                                                                    0.5264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  clock reconvergence pessimism                                            -0.0033     0.3456
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.3456 r
  library hold time                                                        -0.0256     0.3200
  data required time                                                                   0.3200
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3200
  data arrival time                                                                   -0.5264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3351     0.3351
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1675   0.0000   0.3351 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0341   0.1844     0.5195 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   3.0178     0.0000     0.5195 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5195 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   3.0178   0.0000     0.5195 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5195 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   3.0178           0.0000     0.5195 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0341   0.0000 &   0.5195 r
  data arrival time                                                                    0.5195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  clock reconvergence pessimism                                            -0.0033     0.3386
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3386 r
  library hold time                                                        -0.0255     0.3131
  data required time                                                                   0.3131
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3131
  data arrival time                                                                   -0.5195
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1733   0.0000    0.3301 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0321    0.1835     0.5136 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.2852      0.0000     0.5136 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5136 r
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.2852              0.0000     0.5136 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5136 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.2852           0.0000     0.5136 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0321   0.0000 &   0.5136 r
  data arrival time                                                                    0.5136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                            -0.0046     0.3321
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.3321 r
  library hold time                                                        -0.0250     0.3072
  data required time                                                                   0.3072
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3072
  data arrival time                                                                   -0.5136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1728   0.0000    0.3304 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0320    0.1834     0.5138 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.2624      0.0000     0.5138 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5138 r
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.2624              0.0000     0.5138 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5138 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.2624           0.0000     0.5138 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0320   0.0000 &   0.5138 r
  data arrival time                                                                    0.5138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3369     0.3369
  clock reconvergence pessimism                                            -0.0046     0.3322
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.3322 r
  library hold time                                                        -0.0249     0.3073
  data required time                                                                   0.3073
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3073
  data arrival time                                                                   -0.5138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1769   0.0000    0.3693 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0319    0.1837     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   2.2332      0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5530 r
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    2.2332              0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   2.2332           0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0319   0.0000 &   0.5530 r
  data arrival time                                                                    0.5530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0053     0.3716
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3716 r
  library hold time                                                        -0.0250     0.3466
  data required time                                                                   0.3466
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3466
  data arrival time                                                                   -0.5530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1673   0.0000   0.3323 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0340   0.1843     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.9858     0.0000     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.5166 r
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.9858              0.0000     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.9858           0.0000     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0340   0.0000 &   0.5167 r
  data arrival time                                                                    0.5167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3390     0.3390
  clock reconvergence pessimism                                            -0.0033     0.3356
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.3356 r
  library hold time                                                        -0.0255     0.3102
  data required time                                                                   0.3102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3102
  data arrival time                                                                   -0.5167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3347     0.3347
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1676   0.0000    0.3347 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0341    0.1844     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   3.0242      0.0000     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.5191 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   3.0242    0.0000     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   3.0242           0.0000     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0341   0.0000 &   0.5191 r
  data arrival time                                                                    0.5191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3415     0.3415
  clock reconvergence pessimism                                            -0.0033     0.3381
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.3381 r
  library hold time                                                        -0.0255     0.3126
  data required time                                                                   0.3126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3126
  data arrival time                                                                   -0.5191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1790   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0334   0.1848   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.7563   0.0000   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.7563      0.0000     0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.7563   0.0000   0.5344 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0334   0.0000 &   0.5344 r
  data arrival time                                                                    0.5344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3567     0.3567
  clock reconvergence pessimism                                            -0.0033     0.3534
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3534 r
  library hold time                                                        -0.0254     0.3279
  data required time                                                                   0.3279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3279
  data arrival time                                                                   -0.5344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1676   0.0000    0.3353 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0332    0.1838     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.6994      0.0000     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5191 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.6994   0.0000     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.6994           0.0000     0.5191 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0332   0.0000 &   0.5191 r
  data arrival time                                                                    0.5191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3412     0.3412
  clock reconvergence pessimism                                            -0.0033     0.3378
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3378 r
  library hold time                                                        -0.0252     0.3126
  data required time                                                                   0.3126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3126
  data arrival time                                                                   -0.5191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_294_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)   0.1772   0.0000   0.3694 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/Q (DFFX1)   0.0562   0.2205     0.5899 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (net)     4  13.9879     0.0000     0.5899 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (bsg_dff_width_p415_0)   0.0000     0.5899 f
  core/be/be_calculator/commit_pkt_o[72] (net)         13.9879              0.0000     0.5899 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (bsg_dff_width_p415_0)   0.0000     0.5899 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (net)  13.9879           0.0000     0.5899 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/D (DFFX1)   0.0562   0.0000 &   0.5899 f
  data arrival time                                                                    0.5899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0053     0.3716
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/CLK (DFFX1)          0.0000     0.3716 r
  library hold time                                                         0.0118     0.3833
  data required time                                                                   0.3833
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3833
  data arrival time                                                                   -0.5899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1790   0.0000   0.3489 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0346   0.1856   0.5345 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   3.1843   0.0000   0.5345 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5345 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   3.1843      0.0000     0.5345 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5345 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   3.1843   0.0000   0.5345 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0346  -0.0009 &   0.5336 r
  data arrival time                                                                    0.5336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3561     0.3561
  clock reconvergence pessimism                                            -0.0033     0.3528
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3528 r
  library hold time                                                        -0.0258     0.3270
  data required time                                                                   0.3270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3270
  data arrival time                                                                   -0.5336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1795   0.0000   0.3498 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0336   0.1850   0.5347 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.8290   0.0000   0.5347 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5347 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.8290      0.0000     0.5347 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5347 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.8290   0.0000   0.5347 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0336   0.0000 &   0.5347 r
  data arrival time                                                                    0.5347

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3570     0.3570
  clock reconvergence pessimism                                            -0.0033     0.3536
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                        -0.0255     0.3281
  data required time                                                                   0.3281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3281
  data arrival time                                                                   -0.5347
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3387     0.3387
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1311   0.0000   0.3387 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0375   0.1837     0.5223 r
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2   4.2331     0.0000     0.5223 r
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.5223 r
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)   4.2331             0.0000     0.5223 r
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.5223 r
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)   4.2331           0.0000     0.5223 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0375   0.0000 &   0.5223 r
  data arrival time                                                                    0.5223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3455     0.3455
  clock reconvergence pessimism                                            -0.0038     0.3418
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.3418 r
  library hold time                                                        -0.0260     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.5223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0615   0.0000   0.3260 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0627   0.2102     0.5362 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     3  16.9226     0.0000     0.5362 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.5362 f
  core/be/be_calculator/wb_pkt_o[39] (net)             16.9226              0.0000     0.5362 f
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.5362 f
  core/be/wb_pkt[39] (net)                             16.9226              0.0000     0.5362 f
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.5362 f
  core/be/be_checker/wb_pkt_i[39] (net)                16.9226              0.0000     0.5362 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.5362 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      16.9226              0.0000     0.5362 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.5362 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  16.9226     0.0000     0.5362 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[39] (bsg_dff_width_p68_0)   0.0000   0.5362 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[39] (net)  16.9226   0.0000   0.5362 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_39_/D (DFFX1)   0.0627   0.0006 &   0.5368 f
  data arrival time                                                                    0.5368

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  clock reconvergence pessimism                                            -0.0038     0.3305
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_39_/CLK (DFFX1)   0.0000   0.3305 r
  library hold time                                                        -0.0004     0.3301
  data required time                                                                   0.3301
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3301
  data arrival time                                                                   -0.5368
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1790   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0331   0.1846   0.5342 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.6590   0.0000   0.5342 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5342 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.6590      0.0000     0.5342 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5342 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.6590   0.0000   0.5342 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0331   0.0000 &   0.5342 r
  data arrival time                                                                    0.5342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3562     0.3562
  clock reconvergence pessimism                                            -0.0033     0.3529
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.3529 r
  library hold time                                                        -0.0254     0.3275
  data required time                                                                   0.3275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3275
  data arrival time                                                                   -0.5342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_319_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.1524   0.0000   0.3501 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0578   0.2195     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (net)     4  14.6934     0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (bsg_dff_width_p415_0)   0.0000     0.5696 f
  core/be/be_calculator/commit_pkt_o[97] (net)         14.6934              0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (bsg_dff_width_p415_0)   0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (net)  14.6934           0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/D (DFFX1)   0.0578   0.0000 &   0.5696 f
  data arrival time                                                                    0.5696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3571     0.3571
  clock reconvergence pessimism                                            -0.0038     0.3534
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/CLK (DFFX1)          0.0000     0.3534 r
  library hold time                                                         0.0095     0.3629
  data required time                                                                   0.3629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3629
  data arrival time                                                                   -0.5696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1765   0.0000    0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0328    0.1842     0.5531 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   2.5585      0.0000     0.5531 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5531 r
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    2.5585              0.0000     0.5531 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5531 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   2.5585           0.0000     0.5531 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0328   0.0000 &   0.5531 r
  data arrival time                                                                    0.5531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0053     0.3716
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.3716 r
  library hold time                                                        -0.0253     0.3464
  data required time                                                                   0.3464
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3464
  data arrival time                                                                   -0.5531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1790   0.0000   0.3493 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0336   0.1850   0.5342 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.8440   0.0000   0.5342 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5342 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.8440      0.0000     0.5342 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5342 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.8440   0.0000   0.5342 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0336   0.0000 &   0.5343 r
  data arrival time                                                                    0.5343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3563     0.3563
  clock reconvergence pessimism                                            -0.0033     0.3530
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3530 r
  library hold time                                                        -0.0255     0.3274
  data required time                                                                   0.3274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3274
  data arrival time                                                                   -0.5343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3358     0.3358
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1677   0.0000   0.3358 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0339   0.1842     0.5201 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.9279     0.0000     0.5201 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5201 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.9279   0.0000     0.5201 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5201 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.9279           0.0000     0.5201 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0339   0.0000 &   0.5201 r
  data arrival time                                                                    0.5201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3420     0.3420
  clock reconvergence pessimism                                            -0.0033     0.3386
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3386 r
  library hold time                                                        -0.0254     0.3132
  data required time                                                                   0.3132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3132
  data arrival time                                                                   -0.5201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1725   0.0000    0.3297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0327    0.1838     0.5135 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.4986      0.0000     0.5135 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5135 r
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.4986              0.0000     0.5135 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5135 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.4986           0.0000     0.5135 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0327   0.0000 &   0.5136 r
  data arrival time                                                                    0.5136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                            -0.0046     0.3318
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3318 r
  library hold time                                                        -0.0251     0.3066
  data required time                                                                   0.3066
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3066
  data arrival time                                                                   -0.5136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_308_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.1769   0.0000   0.3695 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0566   0.2207     0.5902 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (net)     4  14.1606     0.0000     0.5902 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (bsg_dff_width_p415_0)   0.0000     0.5902 f
  core/be/be_calculator/commit_pkt_o[86] (net)         14.1606              0.0000     0.5902 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (bsg_dff_width_p415_0)   0.0000     0.5902 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (net)  14.1606           0.0000     0.5902 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/D (DFFX1)   0.0566   0.0001 &   0.5904 f
  data arrival time                                                                    0.5904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0053     0.3717
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/CLK (DFFX1)          0.0000     0.3717 r
  library hold time                                                         0.0117     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.5904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1797   0.0000   0.3498 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0338   0.1851   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.9121   0.0000   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.9121      0.0000     0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.9121   0.0000   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0338   0.0000 &   0.5350 r
  data arrival time                                                                    0.5350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0033     0.3536
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                        -0.0256     0.3280
  data required time                                                                   0.3280
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3280
  data arrival time                                                                   -0.5350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1797   0.0000   0.3498 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0339   0.1852   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.9289   0.0000   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.9289      0.0000     0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.9289   0.0000   0.5350 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0339   0.0000 &   0.5350 r
  data arrival time                                                                    0.5350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  clock reconvergence pessimism                                            -0.0033     0.3536
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3536 r
  library hold time                                                        -0.0256     0.3280
  data required time                                                                   0.3280
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3280
  data arrival time                                                                   -0.5350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_311_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.1769   0.0000   0.3691 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0587   0.2222     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (net)     4  15.1028     0.0000     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (bsg_dff_width_p415_0)   0.0000     0.5912 f
  core/be/be_calculator/commit_pkt_o[89] (net)         15.1028              0.0000     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (bsg_dff_width_p415_0)   0.0000     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (net)  15.1028           0.0000     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/D (DFFX1)   0.0587  -0.0016 &   0.5896 f
  data arrival time                                                                    0.5896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  clock reconvergence pessimism                                            -0.0053     0.3714
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/CLK (DFFX1)          0.0000     0.3714 r
  library hold time                                                         0.0111     0.3825
  data required time                                                                   0.3825
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3825
  data arrival time                                                                   -0.5896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1770   0.0000    0.3695 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0327    0.1842     0.5537 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.5216      0.0000     0.5537 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5537 r
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.5216              0.0000     0.5537 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5537 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.5216           0.0000     0.5537 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0327   0.0000 &   0.5537 r
  data arrival time                                                                    0.5537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  clock reconvergence pessimism                                            -0.0053     0.3719
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3719 r
  library hold time                                                        -0.0252     0.3466
  data required time                                                                   0.3466
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3466
  data arrival time                                                                   -0.5537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1797   0.0000   0.3496 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0339   0.1852   0.5348 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.9431   0.0000   0.5348 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5348 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.9431      0.0000     0.5348 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5348 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.9431   0.0000   0.5348 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0339   0.0000 &   0.5348 r
  data arrival time                                                                    0.5348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  clock reconvergence pessimism                                            -0.0033     0.3533
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.3533 r
  library hold time                                                        -0.0256     0.3277
  data required time                                                                   0.3277
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3277
  data arrival time                                                                   -0.5348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1626    0.0000     0.3426 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0355    0.1849     0.5274 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   3.5103        0.0000     0.5274 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.5274 r
  core/be/be_calculator/exc_stage_r[2] (net)            3.5103              0.0000     0.5274 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.5274 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   3.5103              0.0000     0.5274 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0355    0.0000 &   0.5275 r
  data arrival time                                                                    0.5275

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  clock reconvergence pessimism                                            -0.0033     0.3462
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.3462 r
  library hold time                                                        -0.0258     0.3203
  data required time                                                                   0.3203
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3203
  data arrival time                                                                   -0.5275
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1790   0.0000     0.3502 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0341    0.1852     0.5355 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.9984       0.0000     0.5355 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5355 r
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.9984             0.0000     0.5355 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5355 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.9984            0.0000     0.5355 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0341    0.0000 &   0.5355 r
  data arrival time                                                                    0.5355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                            -0.0033     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3540 r
  library hold time                                                        -0.0256     0.3283
  data required time                                                                   0.3283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3283
  data arrival time                                                                   -0.5355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


1
