<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board_part board_name="ac701" board_revision="1.0" board_part="part0" schema_version="1.0" vendor="xilinx.com" version="1.0">

  <part_info part_name="xc7a200tfbg676-2" jtag_position="1" silicon_version="1.0"/>

  <board_info description="Artix-7 AC701 Evaluation Platform" display_name="Artix-7 AC701 Evaluation Platform" url="www.xilinx.com/ac701"/>

  <interfaces>
    <interface mode="master" name="DDR3_SDRAM" type="xilinx.com:interface:ddrx_rtl:1.0">
      <preset_file name="mig.prj"/>
    </interface>
    <interface mode="master" name="DIP_Switches_4Bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_I" physical_port="DIP_Switches_TRI_I"/>
      </port_maps>
    </interface>
    <interface mode="master" name="IIC_MAIN" type="xilinx.com:interface:iic_rtl:1.0">
      <port_maps>
        <port_map logical_port="SDA_I" physical_port="IIC_MAIN_SDA_I"/>
        <port_map logical_port="SDA_O" physical_port="IIC_MAIN_SDA_O"/>
        <port_map logical_port="SDA_T" physical_port="IIC_MAIN_SDA_T"/>
        <port_map logical_port="SCL_I" physical_port="IIC_MAIN_SCL_I"/>
        <port_map logical_port="SCL_O" physical_port="IIC_MAIN_SCL_O"/>
        <port_map logical_port="SCL_T" physical_port="IIC_MAIN_SCL_T"/>
      </port_maps>
    </interface>
    <interface mode="master" name="LCD_7Bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_O" physical_port="LCD_7Bits_TRI_O"/>
      </port_maps>
    </interface>
    <interface mode="master" name="LED_4Bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_O" physical_port="LEDs_4Bits_TRI_O"/>
      </port_maps>
    </interface>
    <interface mode="master" name="mdio_io" type="xilinx.com:interface:mdio_io:1.0">
      <port_maps>
        <port_map logical_port="IO" physical_port="mdio_io"/>
        <port_map logical_port="MDC" physical_port="mdio_io_mdc"/>
      </port_maps>
    </interface>
    <interface mode="master" name="mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0">
      <port_maps>
        <port_map logical_port="MDIO_I" physical_port="mdio_i"/>
        <port_map logical_port="MDIO_O" physical_port="mdio_o"/>
        <port_map logical_port="MDIO_T" physical_port="mdio_t"/>
        <port_map logical_port="MDC" physical_port="mdc"/>
      </port_maps>
    </interface>
    <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0">
      <port_maps>
        <port_map logical_port="RESET" physical_port="phy_rst_out"/>
      </port_maps>
    </interface>
    <interface mode="master" name="Push_Buttons_5Bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_I" physical_port="Push_Buttons_5Bits_TRI_I"/>
      </port_maps>
    </interface>
    <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0">
      <port_maps>
        <port_map logical_port="RESET" physical_port="RESET"/>
      </port_maps>
      <parameters>
        <parameter name="RST_POLARITY" value="1"/>
      </parameters>
    </interface>
    <interface mode="master" name="rgmii" type="xilinx.com:interface:rgmii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TD" physical_port="rgmii_td"/>
        <port_map logical_port="TX_CTL" physical_port="rgmii_tx_ctl"/>
        <port_map logical_port="TXC" physical_port="rgmii_txc"/>
        <port_map logical_port="RD" physical_port="rgmii_rd"/>
        <port_map logical_port="RX_CTL" physical_port="rgmii_rx_ctl"/>
        <port_map logical_port="RXC" physical_port="rgmii_rxc"/>
      </port_maps>
    </interface>
    <interface mode="master" name="Rotary_Switch" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_I" physical_port="ROTARY_INCA_PUSH_INCB_TRI_I"/>
      </port_maps>
    </interface>
    <interface mode="master" name="RS232_Uart" type="xilinx.com:interface:uart_rtl:1.0">
      <port_maps>
        <port_map logical_port="TxD" physical_port="RS232_Uart_TxD"/>
        <port_map logical_port="RxD" physical_port="RS232_Uart_RxD"/>
      </port_maps>
    </interface>
    <interface mode="master" name="sfp" type="xilinx.com:interface:sfp_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sfp_txn"/>
        <port_map logical_port="TXP" physical_port="sfp_txp"/>
        <port_map logical_port="RXN" physical_port="sfp_rxn"/>
        <port_map logical_port="RXP" physical_port="sfp_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTPE2_CHANNEL_X0Y0"/>
      </parameters>
    </interface>
    <interface mode="slave" name="sfp_mgt_clk0" type="xilinx.com:interface:diff_clock_rtl:1.0">
      <port_maps>
        <port_map logical_port="CLK_P" physical_port="sfp_mgt_clk0p"/>
        <port_map logical_port="CLK_N" physical_port="sfp_mgt_clk0n"/>
      </port_maps>
      <parameters>
        <parameter name="TYPE" value="ETH_MGT_CLK"/>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </interface>
    <interface mode="slave" name="sfp_mgt_clk1" type="xilinx.com:interface:diff_clock_rtl:1.0">
      <port_maps>
        <port_map logical_port="CLK_P" physical_port="sfp_mgt_clk1p"/>
        <port_map logical_port="CLK_N" physical_port="sfp_mgt_clk1n"/>
      </port_maps>
      <parameters>
        <parameter name="TYPE" value="ETH_MGT_CLK"/>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </interface>
    <interface mode="master" name="sfp_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sfp_sgmii_txn"/>
        <port_map logical_port="TXP" physical_port="sfp_sgmii_txp"/>
        <port_map logical_port="RXN" physical_port="sfp_sgmii_rxn"/>
        <port_map logical_port="RXP" physical_port="sfp_sgmii_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTPE2_CHANNEL_X0Y0"/>
      </parameters>
    </interface>
    <interface mode="master" name="sma_lvds" type="xilinx.com:interface:sgmii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sma_lvds_txn"/>
        <port_map logical_port="TXP" physical_port="sma_lvds_txp"/>
        <port_map logical_port="RXN" physical_port="sma_lvds_rxn"/>
        <port_map logical_port="RXP" physical_port="sma_lvds_rxp"/>
      </port_maps>
    </interface>
    <interface mode="master" name="sma_sfp" type="xilinx.com:interface:sfp_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sma_sfp_txn"/>
        <port_map logical_port="TXP" physical_port="sma_sfp_txp"/>
        <port_map logical_port="RXN" physical_port="sma_sfp_rxn"/>
        <port_map logical_port="RXP" physical_port="sma_sfp_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTPE2_CHANNEL_X0Y3"/>
      </parameters>
    </interface>
    <interface mode="master" name="sma_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sma_sgmii_txn"/>
        <port_map logical_port="TXP" physical_port="sma_sgmii_txp"/>
        <port_map logical_port="RXN" physical_port="sma_sgmii_rxn"/>
        <port_map logical_port="RXP" physical_port="sma_sgmii_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTPE2_CHANNEL_X0Y3"/>
      </parameters>
    </interface>
    <interface mode="master" name="spi_flash" type="xilinx.com:interface:spi_rtl:1.0">
      <port_maps>
        <port_map logical_port="IO0_I" physical_port="spi_io0_i"/>
        <port_map logical_port="IO0_O" physical_port="spi_io0_o"/>
        <port_map logical_port="IO0_T" physical_port="spi_io0_t"/>
        <port_map logical_port="IO1_I" physical_port="spi_io1_i"/>
        <port_map logical_port="IO1_O" physical_port="spi_io1_o"/>
        <port_map logical_port="IO1_T" physical_port="spi_io1_t"/>
        <port_map logical_port="IO2_I" physical_port="spi_io2_i"/>
        <port_map logical_port="IO2_O" physical_port="spi_io2_o"/>
        <port_map logical_port="IO2_T" physical_port="spi_io2_t"/>
        <port_map logical_port="IO3_I" physical_port="spi_io3_i"/>
        <port_map logical_port="IO3_O" physical_port="spi_io3_o"/>
        <port_map logical_port="IO3_T" physical_port="spi_io3_t"/>
        <port_map logical_port="SS_I" physical_port="spi_ss_i"/>
        <port_map logical_port="SS_O" physical_port="spi_ss_o"/>
        <port_map logical_port="SS_T" physical_port="spi_ss_t"/>
      </port_maps>
    </interface>
    <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0">
      <port_maps>
        <port_map logical_port="CLK_P" physical_port="SYSCLK_P"/>
        <port_map logical_port="CLK_N" physical_port="SYSCLK_N"/>
      </port_maps>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </interface>
  </interfaces>

  <ports>
    <port dir="in" left="3" name="DIP_Switches_TRI_I" right="0">
      <pins>
        <pin index="0" iostandard="SSTL15" loc="R8"/>
        <pin index="1" iostandard="SSTL15" loc="P8"/>
        <pin index="2" iostandard="SSTL15" loc="R7"/>
        <pin index="3" iostandard="SSTL15" loc="R6"/>
      </pins>
    </port>
    <port dir="in" name="IIC_MAIN_SCL_I">
      <pins>
        <pin iostandard="LVCMOS33" loc="N18"/>
      </pins>
    </port>
    <port dir="out" name="IIC_MAIN_SCL_O">
      <pins>
        <pin iostandard="LVCMOS33" loc="N18"/>
      </pins>
    </port>
    <port dir="out" name="IIC_MAIN_SCL_T">
      <pins>
        <pin iostandard="LVCMOS33" loc="N18"/>
      </pins>
    </port>
    <port dir="in" name="IIC_MAIN_SDA_I">
      <pins>
        <pin iostandard="LVCMOS33" loc="K25"/>
      </pins>
    </port>
    <port dir="out" name="IIC_MAIN_SDA_O">
      <pins>
        <pin iostandard="LVCMOS33" loc="K25"/>
      </pins>
    </port>
    <port dir="out" name="IIC_MAIN_SDA_T">
      <pins>
        <pin iostandard="LVCMOS33" loc="K25"/>
      </pins>
    </port>
    <port dir="out" name="IIC_MUX_RESET_B">
      <pins>
        <pin iostandard="LVCMOS33" loc="R17"/>
      </pins>
    </port>
    <port dir="out" left="6" name="LCD_7Bits_TRI_O" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS33" loc="L20"/>
        <pin index="1" iostandard="LVCMOS33" loc="L23"/>
        <pin index="2" iostandard="LVCMOS33" loc="L24"/>
        <pin index="3" iostandard="LVCMOS33" loc="L22"/>
        <pin index="4" iostandard="LVCMOS33" loc="M25"/>
        <pin index="5" iostandard="LVCMOS33" loc="M24"/>
        <pin index="6" iostandard="LVCMOS33" loc="L25"/>
      </pins>
    </port>
    <port dir="out" left="3" name="LEDs_4Bits_TRI_O" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS33" loc="M26"/>
        <pin index="1" iostandard="LVCMOS33" loc="T24"/>
        <pin index="2" iostandard="LVCMOS33" loc="T25"/>
        <pin index="3" iostandard="LVCMOS33" loc="R26"/>
      </pins>
    </port>
    <port dir="out" name="mdc">
      <pins>
        <pin iostandard="LVCMOS18" loc="W18"/>
      </pins>
    </port>
    <port dir="in" name="mdio_i">
      <pins>
        <pin iostandard="LVCMOS18" loc="T14"/>
      </pins>
    </port>
    <port dir="inout" name="mdio_io">
      <pins>
        <pin iostandard="LVCMOS18" loc="T14"/>
      </pins>
    </port>
    <port dir="out" name="mdio_io_mdc">
      <pins>
        <pin iostandard="LVCMOS18" loc="W18"/>
      </pins>
    </port>
    <port dir="out" name="mdio_o">
      <pins>
        <pin iostandard="LVCMOS18" loc="T14"/>
      </pins>
    </port>
    <port dir="out" name="mdio_t">
      <pins>
        <pin iostandard="LVCMOS18" loc="T14"/>
      </pins>
    </port>
    <port dir="out" name="phy_rst_out">
      <pins>
        <pin iostandard="LVCMOS18" loc="V18"/>
      </pins>
    </port>
    <port dir="in" left="4" name="Push_Buttons_5Bits_TRI_I" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS15" loc="P6"/>
        <pin index="1" iostandard="SSTL15" loc="T5"/>
        <pin index="2" iostandard="SSTL15" loc="U5"/>
        <pin index="3" iostandard="SSTL15" loc="R5"/>
        <pin index="4" iostandard="SSTL15" loc="U6"/>
      </pins>
    </port>
    <port dir="in" name="RESET">
      <pins>
        <pin iostandard="LVCMOS15" loc="U4"/>
      </pins>
    </port>
    <port dir="in" left="3" name="rgmii_rd" right="0">
      <pins>
        <pin index="0" iostandard="HSTL_I_18" loc="U17" iobank.internal_vref="0.9" />
        <pin index="1" iostandard="HSTL_I_18" loc="V17" iobank.internal_vref="0.9"/>
        <pin index="2" iostandard="HSTL_I_18" loc="V16" iobank.internal_vref="0.9"/>
        <pin index="3" iostandard="HSTL_I_18" loc="V14" iobank.internal_vref="0.9"/>
      </pins>
    </port>
    <port dir="in" name="rgmii_rxc">
      <pins>
        <pin iostandard="HSTL_I_18" loc="U21" iobank.internal_vref="0.9"/>
      </pins>
    </port>
    <port dir="in" name="rgmii_rx_ctl">
      <pins>
        <pin iostandard="HSTL_I_18" loc="U14" iobank.internal_vref="0.9"/>
      </pins>
    </port>
    <port dir="out" left="3" name="rgmii_td" right="0">
      <pins>
        <pin index="0" iostandard="HSTL_I_18" loc="U16" iobank.internal_vref="0.9"/>
        <pin index="1" iostandard="HSTL_I_18" loc="U15" iobank.internal_vref="0.9"/>
        <pin index="2" iostandard="HSTL_I_18" loc="T18" iobank.internal_vref="0.9"/>
        <pin index="3" iostandard="HSTL_I_18" loc="T17" iobank.internal_vref="0.9"/>
      </pins>
    </port>
    <port dir="out" name="rgmii_txc">
      <pins>
        <pin iostandard="HSTL_I_18" loc="U22" iobank.internal_vref="0.9"/>
      </pins>
    </port>
    <port dir="out" name="rgmii_tx_ctl">
      <pins>
        <pin iostandard="HSTL_I_18" loc="T15" iobank.internal_vref="0.9"/>
      </pins>
    </port>
    <port dir="in" left="2" name="ROTARY_INCA_PUSH_INCB_TRI_I" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS33" loc="N22"/>
        <pin index="1" iostandard="LVCMOS33" loc="N21"/>
        <pin index="2" iostandard="LVCMOS33" loc="P20"/>
      </pins>
    </port>
    <port dir="in" name="RS232_Uart_RxD">
      <pins>
        <pin iostandard="LVCMOS18" loc="T19"/>
      </pins>
    </port>
    <port dir="out" name="RS232_Uart_TxD">
      <pins>
        <pin iostandard="LVCMOS18" loc="U19"/>
      </pins>
    </port>
    <port dir="in" name="sfp_mgt_clk0n">
      <pins>
        <pin iostandard="LVDS_25" loc="AB13"/>
      </pins>
    </port>
    <port dir="in" name="sfp_mgt_clk0p">
      <pins>
        <pin iostandard="LVDS_25" loc="AA13"/>
      </pins>
    </port>
    <port dir="in" name="sfp_mgt_clk1n">
      <pins>
        <pin iostandard="LVDS_25" loc="AB11"/>
      </pins>
    </port>
    <port dir="in" name="sfp_mgt_clk1p">
      <pins>
        <pin iostandard="LVDS_25" loc="AA11"/>
      </pins>
    </port>
    <port dir="in" name="sfp_rxn">
      <pins>
        <pin loc="AD12"/>
      </pins>
    </port>
    <port dir="in" name="sfp_rxp">
      <pins>
        <pin loc="AC12"/>
      </pins>
    </port>
    <port dir="in" name="sfp_sgmii_rxn">
      <pins>
        <pin loc="AD12"/>
      </pins>
    </port>
    <port dir="in" name="sfp_sgmii_rxp">
      <pins>
        <pin loc="AC12"/>
      </pins>
    </port>
    <port dir="out" name="sfp_sgmii_txn">
      <pins>
        <pin loc="AD10"/>
      </pins>
    </port>
    <port dir="out" name="sfp_sgmii_txp">
      <pins>
        <pin loc="AC10"/>
      </pins>
    </port>
    <port dir="out" name="sfp_txn">
      <pins>
        <pin loc="AD10"/>
      </pins>
    </port>
    <port dir="out" name="sfp_txp">
      <pins>
        <pin loc="AC10"/>
      </pins>
    </port>
    <port dir="in" name="sma_lvds_rxn">
      <pins>
        <pin iostandard="DIFF_SSTL15" loc="H23"/>
      </pins>
    </port>
    <port dir="in" name="sma_lvds_rxp">
      <pins>
        <pin iostandard="DIFF_SSTL15" loc="J23"/>
      </pins>
    </port>
    <port dir="out" name="sma_lvds_txn">
      <pins>
        <pin iostandard="DIFF_SSTL15" loc="T7"/>
      </pins>
    </port>
    <port dir="out" name="sma_lvds_txp">
      <pins>
        <pin iostandard="DIFF_SSTL15" loc="T8"/>
      </pins>
    </port>
    <port dir="in" name="sma_sfp_rxn">
      <pins>
        <pin loc="AF11"/>
      </pins>
    </port>
    <port dir="in" name="sma_sfp_rxp">
      <pins>
        <pin loc="AE11"/>
      </pins>
    </port>
    <port dir="out" name="sma_sfp_txn">
      <pins>
        <pin loc="AF7"/>
      </pins>
    </port>
    <port dir="out" name="sma_sfp_txp">
      <pins>
        <pin loc="AE7"/>
      </pins>
    </port>
    <port dir="in" name="sma_sgmii_rxn">
      <pins>
        <pin loc="AF11"/>
      </pins>
    </port>
    <port dir="in" name="sma_sgmii_rxp">
      <pins>
        <pin loc="AE11"/>
      </pins>
    </port>
    <port dir="out" name="sma_sgmii_txn">
      <pins>
        <pin loc="AF7"/>
      </pins>
    </port>
    <port dir="out" name="sma_sgmii_txp">
      <pins>
        <pin loc="AE7"/>
      </pins>
    </port>
    <port dir="in" name="spi_io0_i">
      <pins>
        <pin iostandard="LVCMOS33" loc="R14"/>
      </pins>
    </port>
    <port dir="out" name="spi_io0_o">
      <pins>
        <pin iostandard="LVCMOS33" loc="R14"/>
      </pins>
    </port>
    <port dir="out" name="spi_io0_t">
      <pins>
        <pin iostandard="LVCMOS33" loc="R14"/>
      </pins>
    </port>
    <port dir="in" name="spi_io1_i">
      <pins>
        <pin iostandard="LVCMOS33" loc="R15"/>
      </pins>
    </port>
    <port dir="out" name="spi_io1_o">
      <pins>
        <pin iostandard="LVCMOS33" loc="R15"/>
      </pins>
    </port>
    <port dir="out" name="spi_io1_t">
      <pins>
        <pin iostandard="LVCMOS33" loc="R15"/>
      </pins>
    </port>
    <port dir="in" name="spi_io2_i">
      <pins>
        <pin iostandard="LVCMOS33" loc="P14"/>
      </pins>
    </port>
    <port dir="out" name="spi_io2_o">
      <pins>
        <pin iostandard="LVCMOS33" loc="P14"/>
      </pins>
    </port>
    <port dir="out" name="spi_io2_t">
      <pins>
        <pin iostandard="LVCMOS33" loc="P14"/>
      </pins>
    </port>
    <port dir="in" name="spi_io3_i">
      <pins>
        <pin iostandard="LVCMOS33" loc="N14"/>
      </pins>
    </port>
    <port dir="out" name="spi_io3_o">
      <pins>
        <pin iostandard="LVCMOS33" loc="N14"/>
      </pins>
    </port>
    <port dir="out" name="spi_io3_t">
      <pins>
        <pin iostandard="LVCMOS33" loc="N14"/>
      </pins>
    </port>
    <port dir="in" left="0" name="spi_ss_i" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS33" loc="P18"/>
      </pins>
    </port>
    <port dir="out" left="0" name="spi_ss_o" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS33" loc="P18"/>
      </pins>
    </port>
    <port dir="out" name="spi_ss_t">
      <pins>
        <pin iostandard="LVCMOS33" loc="P18"/>
      </pins>
    </port>
    <port dir="in" name="SYSCLK_N">
      <pins>
        <pin iostandard="LVDS_25" loc="P3"/>
      </pins>
    </port>
    <port dir="in" name="SYSCLK_P">
      <pins>
        <pin iostandard="LVDS_25" loc="R3"/>
      </pins>
    </port>
  </ports>

</board_part>
