#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov 17 22:07:23 2022
# Process ID: 151210
# Current directory: /media/koops/VIVADO/huah_cubed_3drender
# Command line: vivado -mode batch -source build.tcl
# Log file: /media/koops/VIVADO/huah_cubed_3drender/vivado.log
# Journal file: /media/koops/VIVADO/huah_cubed_3drender/vivado.jou
# Running On: koops, OS: Linux, CPU Frequency: 4194.048 MHz, CPU Physical cores: 4, Host memory: 16698 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 16
# set partNum xc7a100tcsg324-1
# set outputDir output_files
# set verbose 0
# if { $argc > 0 } {
# 	if { $argc == 1 && [string compare [ lindex $argv 0 ] "-d"] == 0 } {
# 		set verbose 1
# 	} else {
# 		puts "usage: $argv0 \[-d\]"
# 		exit 1
# 	}
# }
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     file delete -force {*}[glob -directory $outputDir *];
# }
# read_verilog -sv [ glob ./src/*.{sv,v,svh,vh} ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7a100tcsg324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 151332
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2614.496 ; gain = 0.000 ; free physical = 1403 ; free virtual = 10955
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/media/koops/VIVADO/huah_cubed_3drender/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_lab3' [/media/koops/VIVADO/huah_cubed_3drender/src/clk_wiz_lab3.v:67]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/media/koops/VIVADO/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/media/koops/VIVADO/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/media/koops/VIVADO/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/media/koops/VIVADO/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/media/koops/VIVADO/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/media/koops/VIVADO/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_lab3' (0#1) [/media/koops/VIVADO/huah_cubed_3drender/src/clk_wiz_lab3.v:67]
INFO: [Synth 8-6157] synthesizing module 'vga' [/media/koops/VIVADO/huah_cubed_3drender/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/media/koops/VIVADO/huah_cubed_3drender/src/vga.sv:18]
INFO: [Synth 8-6157] synthesizing module 'three_dim_renderer' [/media/koops/VIVADO/huah_cubed_3drender/src/three_dim_renderer.sv:4]
INFO: [Synth 8-251] WE ARE AT (x, x) [/media/koops/VIVADO/huah_cubed_3drender/src/three_dim_renderer.sv:51]
INFO: [Synth 8-251] READ FOR LATER x [/media/koops/VIVADO/huah_cubed_3drender/src/three_dim_renderer.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/media/koops/VIVADO/huah_cubed_3drender/src/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 786432 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/media/koops/VIVADO/huah_cubed_3drender/src/xilinx_true_dual_port_read_first_1_clock_ram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/media/koops/VIVADO/huah_cubed_3drender/src/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-7071] port 'doutb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'rgb_buffer' [/media/koops/VIVADO/huah_cubed_3drender/src/three_dim_renderer.sv:61]
WARNING: [Synth 8-7023] instance 'rgb_buffer' of module 'xilinx_true_dual_port_read_first_1_clock_ram' has 15 connections declared, but only 14 given [/media/koops/VIVADO/huah_cubed_3drender/src/three_dim_renderer.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'three_dim_renderer' (0#1) [/media/koops/VIVADO/huah_cubed_3drender/src/three_dim_renderer.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/media/koops/VIVADO/huah_cubed_3drender/src/top_level.sv:4]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [/media/koops/VIVADO/huah_cubed_3drender/src/top_level.sv:13]
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnl in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnr in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnu in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnd in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2650.488 ; gain = 35.992 ; free physical = 2425 ; free virtual = 12002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2650.488 ; gain = 35.992 ; free physical = 2423 ; free virtual = 12000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2650.488 ; gain = 35.992 ; free physical = 2423 ; free virtual = 12000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2650.488 ; gain = 0.000 ; free physical = 2414 ; free virtual = 11990
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.520 ; gain = 0.000 ; free physical = 2341 ; free virtual = 11918
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2714.520 ; gain = 0.000 ; free physical = 2341 ; free virtual = 11918
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2441 ; free virtual = 11994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2441 ; free virtual = 11994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2428 ; free virtual = 11993
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2402 ; free virtual = 11981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---RAMs : 
	            9216K Bit	(786432 X 12 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnl in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnr in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnu in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnd in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element renderer/rgb_buffer/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__31) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__32) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__33) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__34) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__36) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__37) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__38) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__39) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__40) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__41) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__42) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__43) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__44) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__45) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__46) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__31) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__32) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__33) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_2__34) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__47) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__48) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__49) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__50) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__51) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__52) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__53) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__54) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__55) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__56) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__57) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__58) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__59) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__60) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__61) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__62) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__63) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__64) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__65) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__66) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__67) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__68) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__69) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (renderer/rgb_buffer/BRAM_reg_mux_sel_a_pos_3__70) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2378 ; free virtual = 11977
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 576, Available = 270. Will try to implement using LUT-RAM. 
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 576, Available = 270. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|top_level   | renderer/rgb_buffer/BRAM_reg | 768 K x 12(READ_FIRST) | W |   | 768 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 288    | 
+------------+------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2257 ; free virtual = 11857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2230 ; free virtual = 11805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|top_level   | renderer/rgb_buffer/BRAM_reg | 768 K x 12(READ_FIRST) | W |   | 768 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 288    | 
+------------+------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_5_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_5_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_5_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_5_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_7_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_7_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_7_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_7_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_9_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_9_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_9_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_9_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_9_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_9_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_9_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_9_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_9_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_9_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_11_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_11_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_11_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_11_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_11_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_11_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_11_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_11_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_11_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_11_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_11_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_11_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_13_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_13_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_13_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_13_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_13_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_13_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_13_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_13_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_13_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_13_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_13_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_13_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_15_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_15_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_15_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_15_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_15_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_15_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_15_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_15_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_15_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_15_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_15_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_15_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_17_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_17_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_17_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_17_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_17_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_17_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_17_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_17_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_17_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_17_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_17_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_17_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_19_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_19_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_19_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_19_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_19_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_19_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_19_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_19_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_19_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_19_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_19_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_19_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_21_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_21_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_21_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_21_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_21_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_21_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_21_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_21_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_21_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_21_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_21_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_21_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_23_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_23_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_23_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_23_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_23_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_23_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_23_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_23_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_23_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_23_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_23_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer/rgb_buffer/BRAM_reg_23_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2206 ; free virtual = 11806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2244 ; free virtual = 11819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2244 ; free virtual = 11819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2221 ; free virtual = 11821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2221 ; free virtual = 11821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2221 ; free virtual = 11821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2221 ; free virtual = 11821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |     7|
|3     |LUT1       |    28|
|4     |LUT2       |    29|
|5     |LUT3       |    31|
|6     |LUT4       |   338|
|7     |LUT5       |    38|
|8     |LUT6       |    65|
|9     |MMCME2_ADV |     1|
|10    |RAMB36E1   |   288|
|12    |FDRE       |   274|
|13    |IBUF       |     2|
|14    |OBUF       |    14|
|15    |OBUFT      |    16|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2221 ; free virtual = 11821
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 155 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2714.520 ; gain = 35.992 ; free physical = 2275 ; free virtual = 11875
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2714.520 ; gain = 100.023 ; free physical = 2275 ; free virtual = 11875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2714.520 ; gain = 0.000 ; free physical = 2379 ; free virtual = 11979
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/koops/VIVADO/huah_cubed_3drender/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.520 ; gain = 0.000 ; free physical = 2306 ; free virtual = 11906
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 512e947d
INFO: [Common 17-83] Releasing license: Synthesis
181 Infos, 211 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 2714.520 ; gain = 100.031 ; free physical = 2551 ; free virtual = 12150
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file $outputDir/post_synth_util.rpt
# if { $verbose } {
# 	report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
# 	report_timing -file $outputDir/post_synth_timing.rpt
# }
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2778.551 ; gain = 64.031 ; free physical = 2554 ; free virtual = 12155

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: b88bef8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.551 ; gain = 0.000 ; free physical = 2253 ; free virtual = 11853

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 114e5a654

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2992.551 ; gain = 0.000 ; free physical = 2035 ; free virtual = 11635
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15642b1a7

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2992.551 ; gain = 0.000 ; free physical = 2035 ; free virtual = 11635
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bcb068c6

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2992.551 ; gain = 0.000 ; free physical = 2035 ; free virtual = 11635
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bcb068c6

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3024.566 ; gain = 32.016 ; free physical = 2035 ; free virtual = 11635
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bcb068c6

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3024.566 ; gain = 32.016 ; free physical = 2035 ; free virtual = 11635
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bcb068c6

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3024.566 ; gain = 32.016 ; free physical = 2035 ; free virtual = 11635
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3024.566 ; gain = 0.000 ; free physical = 2035 ; free virtual = 11635
Ending Logic Optimization Task | Checksum: 5d75decb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3024.566 ; gain = 32.016 ; free physical = 2035 ; free virtual = 11635

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 288 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 288 newly gated: 0 Total Ports: 576
Ending PowerOpt Patch Enables Task | Checksum: dd2092ac

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3328.621 ; gain = 0.000 ; free physical = 2200 ; free virtual = 11800
Ending Power Optimization Task | Checksum: dd2092ac

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3328.621 ; gain = 304.055 ; free physical = 2231 ; free virtual = 11831

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 9b03a09a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3328.621 ; gain = 0.000 ; free physical = 2022 ; free virtual = 11622
Ending Final Cleanup Task | Checksum: 9b03a09a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3328.621 ; gain = 0.000 ; free physical = 2219 ; free virtual = 11819

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3328.621 ; gain = 0.000 ; free physical = 2219 ; free virtual = 11819
Ending Netlist Obfuscation Task | Checksum: 9b03a09a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3328.621 ; gain = 0.000 ; free physical = 2219 ; free virtual = 11819
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3328.621 ; gain = 614.102 ; free physical = 2219 ; free virtual = 11819
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 576 of such cell types but only 270 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 288 of such cell types but only 135 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E1 over-utilized in Top Level Design (This design requires more RAMB36E1 cells than are available in the target device. This design requires 288 of such cell types but only 135 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 3 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
place_design failed
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

    while executing
"place_design"
    (file "build.tcl" line 45)
INFO: [Common 17-206] Exiting Vivado at Thu Nov 17 22:09:02 2022...
