{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561700105872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561700105873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 02:35:05 2019 " "Processing started: Fri Jun 28 02:35:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561700105873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561700105873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MEU_DISPLAY -c MEU_DISPLAY " "Command: quartus_map --read_settings_files=on --write_settings_files=off MEU_DISPLAY -c MEU_DISPLAY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561700105873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1561700106683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "un_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file un_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 un_ctrl-a_un_ctrl " "Found design unit 1: un_ctrl-a_un_ctrl" {  } { { "un_ctrl.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/un_ctrl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107646 ""} { "Info" "ISGN_ENTITY_NAME" "1 un_ctrl " "Found entity 1: un_ctrl" {  } { { "un_ctrl.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/un_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-a_ula " "Found design unit 1: ula-a_ula" {  } { { "ula.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/ula.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107652 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uctrl_regbk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uctrl_regbk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uctrl_regbk-a_uctrl_regbk " "Found design unit 1: uctrl_regbk-a_uctrl_regbk" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107655 ""} { "Info" "ISGN_ENTITY_NAME" "1 uctrl_regbk " "Found entity 1: uctrl_regbk" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-a_rom " "Found design unit 1: rom-a_rom" {  } { { "rom.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107661 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbk_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbk_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbk_ula-a_regbk_ula " "Found design unit 1: regbk_ula-a_regbk_ula" {  } { { "regbk_ula.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/regbk_ula.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107665 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbk_ula " "Found entity 1: regbk_ula" {  } { { "regbk_ula.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/regbk_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16b-a_reg16b " "Found design unit 1: reg16b-a_reg16b" {  } { { "reg16b.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/reg16b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107671 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16b " "Found entity 1: reg16b" {  } { { "reg16b.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/reg16b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-a_reg_bank " "Found design unit 1: reg_bank-a_reg_bank" {  } { { "reg_bank.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/reg_bank.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107681 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "reg_bank.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/reg_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-a_ram " "Found design unit 1: ram-a_ram" {  } { { "ram.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107687 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_count-a_prog_count " "Found design unit 1: prog_count-a_prog_count" {  } { { "prog_count.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/prog_count.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107698 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_count " "Found entity 1: prog_count" {  } { { "prog_count.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/prog_count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mikrop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mikrop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MikroP-LogicFunction " "Found design unit 1: MikroP-LogicFunction" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107701 ""} { "Info" "ISGN_ENTITY_NAME" "1 MikroP " "Found entity 1: MikroP" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_est.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maq_est.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maq_est-a_maq_est " "Found design unit 1: maq_est-a_maq_est" {  } { { "maq_est.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/maq_est.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107703 ""} { "Info" "ISGN_ENTITY_NAME" "1 maq_est " "Found entity 1: maq_est" {  } { { "maq_est.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/maq_est.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_7seg-Behavior " "Found design unit 1: char_7seg-Behavior" {  } { { "Hex.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/Hex.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107705 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_7seg " "Found entity 1: char_7seg" {  } { { "Hex.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/Hex.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp-a_disp " "Found design unit 1: disp-a_disp" {  } { { "disp.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/disp.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107708 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp " "Found entity 1: disp" {  } { { "disp.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/disp.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700107708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700107708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MikroP " "Elaborating entity \"MikroP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561700107787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado MikroP.vhd(62) " "Verilog HDL or VHDL warning at MikroP.vhd(62): object \"estado\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561700107788 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flags MikroP.vhd(63) " "Verilog HDL or VHDL warning at MikroP.vhd(63): object \"flags\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561700107788 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_en_flags MikroP.vhd(63) " "Verilog HDL or VHDL warning at MikroP.vhd(63): object \"wr_en_flags\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561700107788 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_mem MikroP.vhd(64) " "Verilog HDL or VHDL warning at MikroP.vhd(64): object \"end_mem\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561700107788 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr MikroP.vhd(65) " "Verilog HDL or VHDL warning at MikroP.vhd(65): object \"instr\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561700107788 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_reg0 MikroP.vhd(66) " "Verilog HDL or VHDL warning at MikroP.vhd(66): object \"data_reg0\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561700107788 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_reg1 MikroP.vhd(66) " "Verilog HDL or VHDL warning at MikroP.vhd(66): object \"data_reg1\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561700107788 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_ula MikroP.vhd(66) " "Verilog HDL or VHDL warning at MikroP.vhd(66): object \"saida_ula\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561700107788 "|MikroP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp disp:disp_top " "Elaborating entity \"disp\" for hierarchy \"disp:disp_top\"" {  } { { "MikroP.vhd" "disp_top" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700107790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg disp:disp_top\|char_7seg:H0 " "Elaborating entity \"char_7seg\" for hierarchy \"disp:disp_top\|char_7seg:H0\"" {  } { { "disp.vhd" "H0" { Text "F:/VHDL/csw30-microproc/src/FPGA/disp.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700107793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uctrl_regbk uctrl_regbk:ctrb " "Elaborating entity \"uctrl_regbk\" for hierarchy \"uctrl_regbk:ctrb\"" {  } { { "MikroP.vhd" "ctrb" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700107799 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_s\[2\] uctrl_regbk.vhd(190) " "Inferred latch for \"flags_s\[2\]\" at uctrl_regbk.vhd(190)" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561700107800 "|MikroP|uctrl_regbk:ctrb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_s\[1\] uctrl_regbk.vhd(187) " "Inferred latch for \"flags_s\[1\]\" at uctrl_regbk.vhd(187)" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561700107801 "|MikroP|uctrl_regbk:ctrb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_s\[0\] uctrl_regbk.vhd(184) " "Inferred latch for \"flags_s\[0\]\" at uctrl_regbk.vhd(184)" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561700107801 "|MikroP|uctrl_regbk:ctrb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "un_ctrl uctrl_regbk:ctrb\|un_ctrl:ctrl " "Elaborating entity \"un_ctrl\" for hierarchy \"uctrl_regbk:ctrb\|un_ctrl:ctrl\"" {  } { { "uctrl_regbk.vhd" "ctrl" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700107802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_abs_en un_ctrl.vhd(49) " "Verilog HDL or VHDL warning at un_ctrl.vhd(49): object \"jump_abs_en\" assigned a value but never read" {  } { { "un_ctrl.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/un_ctrl.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561700107803 "|MikroP|uctrl_regbk:ctrb|un_ctrl:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_count uctrl_regbk:ctrb\|un_ctrl:ctrl\|prog_count:PC " "Elaborating entity \"prog_count\" for hierarchy \"uctrl_regbk:ctrb\|un_ctrl:ctrl\|prog_count:PC\"" {  } { { "un_ctrl.vhd" "PC" { Text "F:/VHDL/csw30-microproc/src/FPGA/un_ctrl.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700107804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom " "Elaborating entity \"rom\" for hierarchy \"uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\"" {  } { { "un_ctrl.vhd" "mem_rom" { Text "F:/VHDL/csw30-microproc/src/FPGA/un_ctrl.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700107806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_est uctrl_regbk:ctrb\|un_ctrl:ctrl\|maq_est:mq_est " "Elaborating entity \"maq_est\" for hierarchy \"uctrl_regbk:ctrb\|un_ctrl:ctrl\|maq_est:mq_est\"" {  } { { "un_ctrl.vhd" "mq_est" { Text "F:/VHDL/csw30-microproc/src/FPGA/un_ctrl.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700107812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbk_ula uctrl_regbk:ctrb\|regbk_ula:rg_ula " "Elaborating entity \"regbk_ula\" for hierarchy \"uctrl_regbk:ctrb\|regbk_ula:rg_ula\"" {  } { { "uctrl_regbk.vhd" "rg_ula" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700107815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank uctrl_regbk:ctrb\|regbk_ula:rg_ula\|reg_bank:regb " "Elaborating entity \"reg_bank\" for hierarchy \"uctrl_regbk:ctrb\|regbk_ula:rg_ula\|reg_bank:regb\"" {  } { { "regbk_ula.vhd" "regb" { Text "F:/VHDL/csw30-microproc/src/FPGA/regbk_ula.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700107818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16b uctrl_regbk:ctrb\|regbk_ula:rg_ula\|reg_bank:regb\|reg16b:reg0 " "Elaborating entity \"reg16b\" for hierarchy \"uctrl_regbk:ctrb\|regbk_ula:rg_ula\|reg_bank:regb\|reg16b:reg0\"" {  } { { "reg_bank.vhd" "reg0" { Text "F:/VHDL/csw30-microproc/src/FPGA/reg_bank.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700107822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula uctrl_regbk:ctrb\|regbk_ula:rg_ula\|ula:ulab " "Elaborating entity \"ula\" for hierarchy \"uctrl_regbk:ctrb\|regbk_ula:rg_ula\|ula:ulab\"" {  } { { "regbk_ula.vhd" "ulab" { Text "F:/VHDL/csw30-microproc/src/FPGA/regbk_ula.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700107837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram uctrl_regbk:ctrb\|regbk_ula:rg_ula\|ram:ramb " "Elaborating entity \"ram\" for hierarchy \"uctrl_regbk:ctrb\|regbk_ula:rg_ula\|ram:ramb\"" {  } { { "regbk_ula.vhd" "ramb" { Text "F:/VHDL/csw30-microproc/src/FPGA/regbk_ula.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700107841 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|Mux17_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|Mux17_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561700110964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561700110964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561700110964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561700110964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561700110964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561700110964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MEU_DISPLAY.MikroP0.rtl.mif " "Parameter INIT_FILE set to MEU_DISPLAY.MikroP0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561700110964 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561700110964 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1561700110964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0 " "Elaborated megafunction instantiation \"uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561700111029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0 " "Instantiated megafunction \"uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700111030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700111030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700111030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700111030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700111030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700111030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MEU_DISPLAY.MikroP0.rtl.mif " "Parameter \"INIT_FILE\" = \"MEU_DISPLAY.MikroP0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700111030 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561700111030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1rv " "Found entity 1: altsyncram_1rv" {  } { { "db/altsyncram_1rv.tdf" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/db/altsyncram_1rv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700111111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700111111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uctrl_regbk:ctrb\|flags_s\[1\] " "Latch uctrl_regbk:ctrb\|flags_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16 " "Ports D and ENA on the latch are fed by the same signal uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16" {  } { { "db/altsyncram_1rv.tdf" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/db/altsyncram_1rv.tdf" 354 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561700111890 ""}  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561700111890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uctrl_regbk:ctrb\|flags_s\[0\] " "Latch uctrl_regbk:ctrb\|flags_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16 " "Ports D and ENA on the latch are fed by the same signal uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16" {  } { { "db/altsyncram_1rv.tdf" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/db/altsyncram_1rv.tdf" 354 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561700111891 ""}  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561700111891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uctrl_regbk:ctrb\|flags_s\[2\] " "Latch uctrl_regbk:ctrb\|flags_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16 " "Ports D and ENA on the latch are fed by the same signal uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16" {  } { { "db/altsyncram_1rv.tdf" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/db/altsyncram_1rv.tdf" 354 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561700111891 ""}  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561700111891 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1561700111910 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1561700111910 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561700113534 "|MikroP|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1561700113534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561700117432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561700117432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4175 " "Implemented 4175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561700117820 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561700117820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4119 " "Implemented 4119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561700117820 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1561700117820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561700117820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561700117868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 02:35:17 2019 " "Processing ended: Fri Jun 28 02:35:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561700117868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561700117868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561700117868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561700117868 ""}
