<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="5" Path="E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="972e81cdc1fd4bb48d983fd73eb037ba"/>
    <Option Name="Part" Val="xc7a100tcsg324-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/vga/VGA_Controllor_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/."/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableCoreContainerForIPI" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_axi_gpio_0_0/mipsfpga_test2_axi_gpio_0_0.xci">
          <Proxy FileSetName="mipsfpga_test2_axi_gpio_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_xbar_0/mipsfpga_test2_xbar_0.xci">
          <Proxy FileSetName="mipsfpga_test2_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_ahblite_axi_bridge_0_0/mipsfpga_test2_ahblite_axi_bridge_0_0.xci">
          <Proxy FileSetName="mipsfpga_test2_ahblite_axi_bridge_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_MIPS_MicroAptiv_UP_0_0/mipsfpga_test2_MIPS_MicroAptiv_UP_0_0.xci">
          <Proxy FileSetName="mipsfpga_test2_MIPS_MicroAptiv_UP_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_axi_bram_ctrl_1_0/mipsfpga_test2_axi_bram_ctrl_1_0.xci">
          <Proxy FileSetName="mipsfpga_test2_axi_bram_ctrl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_PWM_w_Int_1_0/mipsfpga_test2_PWM_w_Int_1_0.xci">
          <Proxy FileSetName="mipsfpga_test2_PWM_w_Int_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_util_vector_logic_2_0/mipsfpga_test2_util_vector_logic_2_0.xci">
          <Proxy FileSetName="mipsfpga_test2_util_vector_logic_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_mig_7series_0_0/mipsfpga_test2_mig_7series_0_0.xci">
          <Proxy FileSetName="mipsfpga_test2_mig_7series_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_xlconstant_0_3/mipsfpga_test2_xlconstant_0_3.xci">
          <Proxy FileSetName="mipsfpga_test2_xlconstant_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_util_ds_buf_0_0/mipsfpga_test2_util_ds_buf_0_0.xci">
          <Proxy FileSetName="mipsfpga_test2_util_ds_buf_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_util_vector_logic_0_0/mipsfpga_test2_util_vector_logic_0_0.xci">
          <Proxy FileSetName="mipsfpga_test2_util_vector_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_clk_wiz_0_0/mipsfpga_test2_clk_wiz_0_0.xci">
          <Proxy FileSetName="mipsfpga_test2_clk_wiz_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_xlconstant_0_2/mipsfpga_test2_xlconstant_0_2.xci">
          <Proxy FileSetName="mipsfpga_test2_xlconstant_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_util_vector_logic_0_1/mipsfpga_test2_util_vector_logic_0_1.xci">
          <Proxy FileSetName="mipsfpga_test2_util_vector_logic_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_xlconstant_0_0/mipsfpga_test2_xlconstant_0_0.xci">
          <Proxy FileSetName="mipsfpga_test2_xlconstant_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_xlconcat_0_1/mipsfpga_test2_xlconcat_0_1.xci">
          <Proxy FileSetName="mipsfpga_test2_xlconcat_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_axi_uart16550_0_1/mipsfpga_test2_axi_uart16550_0_1.xci">
          <Proxy FileSetName="mipsfpga_test2_axi_uart16550_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_xlconstant_0_1/mipsfpga_test2_xlconstant_0_1.xci">
          <Proxy FileSetName="mipsfpga_test2_xlconstant_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="mipsfpga_test2.bd" FileRelPathName="ip/mipsfpga_test2_blk_mem_gen_0_1/mipsfpga_test2_blk_mem_gen_0_1.xci">
          <Proxy FileSetName="mipsfpga_test2_blk_mem_gen_0_1"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/hdl/mipsfpga_test2_wrapper.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/ram_init.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../MIPSfpga_uart_irq/LED_Soc.srcs/sources_1/new/ram_init.coe"/>
          <Attr Name="ImportTime" Val="1445906906"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ram_init.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Users/project_1/project_1.srcs/sources_1/new/ram_init.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_1/project_1.srcs/sources_1/new/ram_init.coe"/>
          <Attr Name="ImportTime" Val="1467880945"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/ip/mipsfpga_test2_mig_7series_0_0/mig_a.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ram_init.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/ip/mipsfpga_test2_mig_7series_0_0/mig_b.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/git/Nexys4DDR_Master.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../MIPSfpga_uart_irq/LED_Soc.srcs/constrs_1/imports/git/Nexys4DDR_Master.xdc"/>
          <Attr Name="ImportTime" Val="1462925768"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_MIPS_MicroAptiv_UP_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_MIPS_MicroAptiv_UP_0_0">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_MIPS_MicroAptiv_UP_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_ahblite_axi_bridge_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_ahblite_axi_bridge_0_0">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_ahblite_axi_bridge_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_xbar_0">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_axi_gpio_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_axi_gpio_0_0">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_axi_gpio_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_axi_bram_ctrl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_axi_bram_ctrl_1_0">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_axi_bram_ctrl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_blk_mem_gen_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_blk_mem_gen_0_1">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_blk_mem_gen_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_axi_uart16550_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_axi_uart16550_0_1">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_axi_uart16550_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_xlconcat_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_xlconcat_0_1">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_xlconcat_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_xlconstant_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_xlconstant_0_0">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_xlconstant_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_xlconstant_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_xlconstant_0_1">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_xlconstant_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_xlconstant_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_xlconstant_0_2">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_xlconstant_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_clk_wiz_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_clk_wiz_0_0">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_clk_wiz_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_util_vector_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_util_vector_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_util_vector_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_util_vector_logic_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_util_vector_logic_0_1">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_util_vector_logic_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_util_ds_buf_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_util_ds_buf_0_0">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_util_ds_buf_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_xlconstant_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_xlconstant_0_3">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_xlconstant_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_mig_7series_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_mig_7series_0_0">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_mig_7series_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_util_vector_logic_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_util_vector_logic_2_0">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_util_vector_logic_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mipsfpga_test2_PWM_w_Int_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_PWM_w_Int_1_0">
      <Config>
        <Option Name="TopModule" Val="mipsfpga_test2_PWM_w_Int_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_MIPS_MicroAptiv_UP_0_0" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_MIPS_MicroAptiv_UP_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_ahblite_axi_bridge_0_0_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_ahblite_axi_bridge_0_0" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_ahblite_axi_bridge_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_ahblite_axi_bridge_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_xbar_0" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_xbar_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_xbar_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_axi_gpio_0_0_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_axi_gpio_0_0" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_axi_gpio_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_axi_gpio_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_axi_bram_ctrl_1_0_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_axi_bram_ctrl_1_0" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_axi_bram_ctrl_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_axi_bram_ctrl_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_blk_mem_gen_0_1_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_blk_mem_gen_0_1" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_blk_mem_gen_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_blk_mem_gen_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_axi_uart16550_0_1_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_axi_uart16550_0_1" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_axi_uart16550_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_axi_uart16550_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_xlconcat_0_1_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_xlconcat_0_1" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_xlconcat_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_xlconcat_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_xlconstant_0_0_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_xlconstant_0_0" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_xlconstant_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_xlconstant_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_xlconstant_0_1_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_xlconstant_0_1" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_xlconstant_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_xlconstant_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_xlconstant_0_2_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_xlconstant_0_2" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_xlconstant_0_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_xlconstant_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_clk_wiz_0_0_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_clk_wiz_0_0" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_clk_wiz_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_clk_wiz_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_util_vector_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_util_vector_logic_0_0" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_util_vector_logic_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_util_vector_logic_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_util_vector_logic_0_1_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_util_vector_logic_0_1" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_util_vector_logic_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_util_vector_logic_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_util_ds_buf_0_0_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_util_ds_buf_0_0" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_util_ds_buf_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_util_ds_buf_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_xlconstant_0_3_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_xlconstant_0_3" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_xlconstant_0_3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_xlconstant_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_mig_7series_0_0_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_mig_7series_0_0" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_mig_7series_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_mig_7series_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_util_vector_logic_2_0_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_util_vector_logic_2_0" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_util_vector_logic_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_util_vector_logic_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_PWM_w_Int_1_0_synth_1" Type="Ft3:Synth" SrcSet="mipsfpga_test2_PWM_w_Int_1_0" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_PWM_w_Int_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mipsfpga_test2_PWM_w_Int_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_MIPS_MicroAptiv_UP_0_0" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_ahblite_axi_bridge_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_ahblite_axi_bridge_0_0" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_ahblite_axi_bridge_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_xbar_0" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_xbar_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_axi_gpio_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_axi_gpio_0_0" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_axi_gpio_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_axi_bram_ctrl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_axi_bram_ctrl_1_0" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_axi_bram_ctrl_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_blk_mem_gen_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_blk_mem_gen_0_1" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_blk_mem_gen_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_axi_uart16550_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_axi_uart16550_0_1" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_axi_uart16550_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_xlconcat_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_xlconcat_0_1" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_xlconcat_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_xlconstant_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_xlconstant_0_0" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_xlconstant_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_xlconstant_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_xlconstant_0_1" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_xlconstant_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_xlconstant_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_xlconstant_0_2" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_xlconstant_0_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_clk_wiz_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_clk_wiz_0_0" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_clk_wiz_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_util_vector_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_util_vector_logic_0_0" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_util_vector_logic_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_util_vector_logic_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_util_vector_logic_0_1" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_util_vector_logic_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_util_ds_buf_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_util_ds_buf_0_0" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_util_ds_buf_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_xlconstant_0_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_xlconstant_0_3" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_xlconstant_0_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_mig_7series_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_mig_7series_0_0" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_mig_7series_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_util_vector_logic_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_util_vector_logic_2_0" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_util_vector_logic_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mipsfpga_test2_PWM_w_Int_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="mipsfpga_test2_PWM_w_Int_1_0" Description="Vivado Implementation Defaults" SynthRun="mipsfpga_test2_PWM_w_Int_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
