
*** Running vivado
    with args -log xilinx_dma_pcie_ep.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_dma_pcie_ep.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xilinx_dma_pcie_ep.tcl -notrace
Command: synth_design -top xilinx_dma_pcie_ep -part xc7vx690tffg1927-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4674 
WARNING: [Synth 8-976] bram_en_a has already been declared [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:192]
WARNING: [Synth 8-2654] second declaration of bram_en_a ignored [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:192]
INFO: [Synth 8-994] bram_en_a is declared here [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:147]
WARNING: [Synth 8-1082] bram_we_a was previously declared with a range [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:193]
WARNING: [Synth 8-976] bram_we_a has already been declared [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:193]
WARNING: [Synth 8-2654] second declaration of bram_we_a ignored [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:193]
INFO: [Synth 8-994] bram_we_a is declared here [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:148]
WARNING: [Synth 8-976] bram_en_b has already been declared [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:194]
WARNING: [Synth 8-2654] second declaration of bram_en_b ignored [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:194]
INFO: [Synth 8-994] bram_en_b is declared here [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:154]
WARNING: [Synth 8-1082] bram_we_b was previously declared with a range [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:195]
WARNING: [Synth 8-976] bram_we_b has already been declared [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:195]
WARNING: [Synth 8-2654] second declaration of bram_we_b ignored [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:195]
INFO: [Synth 8-994] bram_we_b is declared here [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:155]
WARNING: [Synth 8-976] bram_en_c has already been declared [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:196]
WARNING: [Synth 8-2654] second declaration of bram_en_c ignored [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:196]
INFO: [Synth 8-994] bram_en_c is declared here [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:161]
WARNING: [Synth 8-1082] bram_we_c was previously declared with a range [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:197]
WARNING: [Synth 8-976] bram_we_c has already been declared [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:197]
WARNING: [Synth 8-2654] second declaration of bram_we_c ignored [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:197]
INFO: [Synth 8-994] bram_we_c is declared here [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:162]
WARNING: [Synth 8-976] bram_rddata_a has already been declared [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:202]
WARNING: [Synth 8-2654] second declaration of bram_rddata_a ignored [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:202]
INFO: [Synth 8-994] bram_rddata_a is declared here [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:151]
WARNING: [Synth 8-976] bram_rddata_b has already been declared [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:203]
WARNING: [Synth 8-2654] second declaration of bram_rddata_b ignored [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:203]
INFO: [Synth 8-994] bram_rddata_b is declared here [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:158]
WARNING: [Synth 8-976] bram_rddata_c has already been declared [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:204]
WARNING: [Synth 8-2654] second declaration of bram_rddata_c ignored [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:204]
INFO: [Synth 8-994] bram_rddata_c is declared here [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:165]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1454.504 ; gain = 91.500 ; free physical = 14143 ; free virtual = 43910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_dma_pcie_ep' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xilinx_dma_pcie_ep.sv:57]
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter USER_CLK_FREQ bound to: 4 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_USR_IRQ bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xilinx_dma_pcie_ep.sv:143]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xilinx_dma_pcie_ep.sv:151]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xilinx_dma_pcie_ep.sv:155]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xilinx_dma_pcie_ep.sv:168]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xilinx_dma_pcie_ep.sv:173]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xilinx_dma_pcie_ep.sv:180]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (1#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (3#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
INFO: [Synth 8-6157] synthesizing module 'xdma_0' [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.runs/synth_3/.Xil/Vivado-4653-pku-sat11/realtime/xdma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0' (4#1) [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.runs/synth_3/.Xil/Vivado-4653-pku-sat11/realtime/xdma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xdma_app' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:57]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 62 - type: integer 
	Parameter C_S_AXIS_CQP_USER_WIDTH bound to: 88 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_XDMA_NUM_CHNL bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_bram_ctrl_0' [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.runs/synth_3/.Xil/Vivado-4653-pku-sat11/realtime/axi_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_bram_ctrl_0' (5#1) [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.runs/synth_3/.Xil/Vivado-4653-pku-sat11/realtime/axi_bram_ctrl_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'bram_we_a' does not match port width (8) of module 'axi_bram_ctrl_0' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:249]
WARNING: [Synth 8-350] instance 'AXI_BRAM_A' of module 'axi_bram_ctrl_0' requires 40 connections, but only 34 given [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:212]
INFO: [Synth 8-6157] synthesizing module 'Usr_Logic' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Usr_Logic.sv:1]
	Parameter C_USER_MEM_SIZE bound to: 33 - type: integer 
	Parameter C_NUM_USR_IRQ bound to: 1 - type: integer 
	Parameter W bound to: 8 - type: integer 
	Parameter N bound to: 16 - type: integer 
	Parameter BRAM_DW bound to: 64 - type: integer 
	Parameter BRAM_AW bound to: 10 - type: integer 
	Parameter DATA_A_SIZE_X bound to: 64 - type: integer 
	Parameter DATA_A_SIZE_Y bound to: 64 - type: integer 
	Parameter DATA_B_SIZE_X bound to: 64 - type: integer 
	Parameter DATA_B_SIZE_Y bound to: 64 - type: integer 
	Parameter AXIL_AW bound to: 32 - type: integer 
	Parameter AXIL_DW bound to: 32 - type: integer 
	Parameter AXI_DW bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Usr_Logic.sv:99]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Usr_Logic.sv:100]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Multiply' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:1]
	Parameter W bound to: 8 - type: integer 
	Parameter N bound to: 16 - type: integer 
	Parameter BRAM_W bound to: 64 - type: integer 
	Parameter BRAM_AW bound to: 10 - type: integer 
	Parameter DATA_A_SIZE_X bound to: 64 - type: integer 
	Parameter DATA_A_SIZE_Y bound to: 64 - type: integer 
	Parameter DATA_B_SIZE_X bound to: 64 - type: integer 
	Parameter DATA_B_SIZE_Y bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:62]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:63]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:65]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:67]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:68]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:69]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:70]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:71]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:72]
INFO: [Synth 8-6157] synthesizing module 'scatter_a' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Scatter_A.sv:1]
	Parameter W bound to: 8 - type: integer 
	Parameter N bound to: 16 - type: integer 
	Parameter BRAM_W bound to: 128 - type: integer 
	Parameter BRAM_AW bound to: 9 - type: integer 
	Parameter DATA_A_SIZE_X bound to: 64 - type: integer 
	Parameter DATA_A_SIZE_Y bound to: 64 - type: integer 
	Parameter DATA_B_SIZE_X bound to: 64 - type: integer 
	Parameter DATA_B_SIZE_Y bound to: 64 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter CALCULATE bound to: 3'b001 
	Parameter WAITING bound to: 3'b010 
	Parameter DONE bound to: 3'b100 
	Parameter ROW_CNT bound to: 4 - type: integer 
	Parameter COL_CNT bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Scatter_A.sv:63]
WARNING: [Synth 8-3848] Net A_col_cnt in module/entity scatter_a does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Scatter_A.sv:25]
WARNING: [Synth 8-3848] Net A_in_block_cnt in module/entity scatter_a does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Scatter_A.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'scatter_a' (6#1) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Scatter_A.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scatter_b' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/scatter_B.sv:1]
	Parameter W bound to: 8 - type: integer 
	Parameter N bound to: 16 - type: integer 
	Parameter BRAM_W bound to: 128 - type: integer 
	Parameter BRAM_AW bound to: 9 - type: integer 
	Parameter DATA_A_SIZE_X bound to: 64 - type: integer 
	Parameter DATA_A_SIZE_Y bound to: 64 - type: integer 
	Parameter DATA_B_SIZE_X bound to: 64 - type: integer 
	Parameter DATA_B_SIZE_Y bound to: 64 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter PREPARING bound to: 3'b001 
	Parameter LOADING bound to: 3'b010 
	Parameter WAITING bound to: 3'b011 
	Parameter DONE bound to: 3'b100 
	Parameter ROW_CNT bound to: 4 - type: integer 
	Parameter COL_CNT bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/scatter_B.sv:39]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/scatter_B.sv:76]
WARNING: [Synth 8-5856] 3D RAM buffer_B_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'scatter_b' (7#1) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/scatter_B.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gather_c' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:1]
	Parameter W bound to: 8 - type: integer 
	Parameter N bound to: 16 - type: integer 
	Parameter BRAM_W bound to: 256 - type: integer 
	Parameter BRAM_AW bound to: 8 - type: integer 
	Parameter DATA_A_SIZE_X bound to: 64 - type: integer 
	Parameter DATA_A_SIZE_Y bound to: 64 - type: integer 
	Parameter DATA_B_SIZE_X bound to: 64 - type: integer 
	Parameter DATA_B_SIZE_Y bound to: 64 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter GATHERING bound to: 3'b001 
	Parameter WAITING bound to: 3'b010 
	Parameter WRITING bound to: 3'b011 
	Parameter CLEANING bound to: 3'b100 
	Parameter ROW_CNT bound to: 4 - type: integer 
	Parameter COL_CNT bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:84]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:126]
WARNING: [Synth 8-5856] 3D RAM buffer_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net c_ins[15] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[14] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[13] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[12] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[11] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[10] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[9] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[8] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[7] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[6] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[5] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[4] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[3] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[2] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[1] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
WARNING: [Synth 8-3848] Net c_ins[0] in module/entity gather_c does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'gather_c' (8#1) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PE_array' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE_array.sv:1]
	Parameter W bound to: 8 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PE' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:1]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE' (9#1) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'PE_array' (10#1) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE_array.sv:1]
INFO: [Synth 8-6157] synthesizing module 'compute_control' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/compute_control.sv:1]
	Parameter W bound to: 8 - type: integer 
	Parameter N bound to: 16 - type: integer 
	Parameter DATA_A_SIZE_X bound to: 64 - type: integer 
	Parameter DATA_A_SIZE_Y bound to: 64 - type: integer 
	Parameter DATA_B_SIZE_X bound to: 64 - type: integer 
	Parameter DATA_B_SIZE_Y bound to: 64 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter PREPARING bound to: 3'b001 
	Parameter COMPUTING bound to: 3'b010 
	Parameter WAITING bound to: 3'b011 
	Parameter ROW_CNT bound to: 4 - type: integer 
	Parameter COL_CNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_control' (11#1) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/compute_control.sv:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'scatter_a_inst'. This will prevent further optimization [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:83]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PE_array_inst'. This will prevent further optimization [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:170]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gather_c_inst'. This will prevent further optimization [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:139]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'compute_control_inst'. This will prevent further optimization [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:191]
WARNING: [Synth 8-3848] Net c_in in module/entity Matrix_Multiply does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Multiply' (12#1) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Matrix_Multiply.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Usr_control' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Usr_control.v:1]
	Parameter ADDR_START bound to: 4096 - type: integer 
	Parameter ADDR_STATUS bound to: 8192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Usr_control.v:33]
WARNING: [Synth 8-5788] Register rdata_reg in module Usr_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Usr_control.v:74]
WARNING: [Synth 8-5788] Register rresp_reg in module Usr_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Usr_control.v:95]
WARNING: [Synth 8-3848] Net bresp in module/entity Usr_control does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Usr_control.v:16]
INFO: [Synth 8-6155] done synthesizing module 'Usr_control' (13#1) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Usr_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.runs/synth_3/.Xil/Vivado-4653-pku-sat11/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (14#1) [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.runs/synth_3/.Xil/Vivado-4653-pku-sat11/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.runs/synth_3/.Xil/Vivado-4653-pku-sat11/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (15#1) [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.runs/synth_3/.Xil/Vivado-4653-pku-sat11/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Bram_C'. This will prevent further optimization [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Usr_Logic.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'Usr_Logic' (16#1) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Usr_Logic.sv:1]
WARNING: [Synth 8-3848] Net s_axi_bid in module/entity xdma_app does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:111]
WARNING: [Synth 8-3848] Net s_axi_rid in module/entity xdma_app does not have driver. [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:122]
INFO: [Synth 8-6155] done synthesizing module 'xdma_app' (17#1) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xdma_app.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xdma_0_i'. This will prevent further optimization [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xilinx_dma_pcie_ep.sv:242]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xdma_app_i'. This will prevent further optimization [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xilinx_dma_pcie_ep.sv:359]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_dma_pcie_ep' (18#1) [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/xilinx_dma_pcie_ep.sv:57]
WARNING: [Synth 8-3331] design Usr_control has unconnected port bresp[1]
WARNING: [Synth 8-3331] design Usr_control has unconnected port bresp[0]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awvalid
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[31]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[30]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[29]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[28]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[27]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[26]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[25]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[24]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[23]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[22]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[21]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[20]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[19]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[18]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[17]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[16]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[15]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[14]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[13]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[12]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[11]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[10]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[9]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[8]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[7]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[6]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[5]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[4]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[3]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[2]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[1]
WARNING: [Synth 8-3331] design Usr_control has unconnected port awaddr[0]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wvalid
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[31]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[30]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[29]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[28]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[27]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[26]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[25]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[24]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[23]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[22]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[21]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[20]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[19]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[18]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[17]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[16]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[15]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[14]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[13]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[12]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[11]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[10]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[9]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[8]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[7]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[6]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[5]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[4]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[3]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[2]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[1]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wdata[0]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wstrb[3]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wstrb[2]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wstrb[1]
WARNING: [Synth 8-3331] design Usr_control has unconnected port wstrb[0]
WARNING: [Synth 8-3331] design Usr_control has unconnected port bready
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[31]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[30]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[29]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[28]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[27]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[26]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[25]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[24]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[23]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[22]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[21]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[20]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[19]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[18]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[17]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[16]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[15]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[14]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[11]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[10]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[9]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[8]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[7]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[6]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[5]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[4]
WARNING: [Synth 8-3331] design Usr_control has unconnected port araddr[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1651.543 ; gain = 288.539 ; free physical = 13992 ; free virtual = 43763
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1651.543 ; gain = 288.539 ; free physical = 14030 ; free virtual = 43800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1651.543 ; gain = 288.539 ; free physical = 14030 ; free virtual = 43800
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc] for cell 'xdma_0_i'
Finished Parsing XDC File [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc] for cell 'xdma_0_i'
Parsing XDC File [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'xdma_app_i/Usr_Logic_i/Bram_A'
Finished Parsing XDC File [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'xdma_app_i/Usr_Logic_i/Bram_A'
Parsing XDC File [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'xdma_app_i/Usr_Logic_i/Bram_B'
Finished Parsing XDC File [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'xdma_app_i/Usr_Logic_i/Bram_B'
Parsing XDC File [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0/axi_bram_ctrl_0_in_context.xdc] for cell 'xdma_app_i/AXI_BRAM_A'
Finished Parsing XDC File [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0/axi_bram_ctrl_0_in_context.xdc] for cell 'xdma_app_i/AXI_BRAM_A'
Parsing XDC File [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'xdma_app_i/Usr_Logic_i/Bram_C'
Finished Parsing XDC File [/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'xdma_app_i/Usr_Logic_i/Bram_C'
Parsing XDC File [/home/rnt/workspace/XDMA_Accelerator/imports/xilinx_pcie_xdma_ref_board.xdc]
Finished Parsing XDC File [/home/rnt/workspace/XDMA_Accelerator/imports/xilinx_pcie_xdma_ref_board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rnt/workspace/XDMA_Accelerator/imports/xilinx_pcie_xdma_ref_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_dma_pcie_ep_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_dma_pcie_ep_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.832 ; gain = 0.000 ; free physical = 13425 ; free virtual = 43195
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2316.832 ; gain = 0.000 ; free physical = 13428 ; free virtual = 43199
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.832 ; gain = 0.000 ; free physical = 13428 ; free virtual = 43199
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2317.832 ; gain = 0.000 ; free physical = 13428 ; free virtual = 43199
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'xdma_app_i/Usr_Logic_i/Bram_A' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'xdma_app_i/Usr_Logic_i/Bram_B' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'xdma_app_i/Usr_Logic_i/Bram_C' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2317.832 ; gain = 954.828 ; free physical = 13687 ; free virtual = 43459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2317.832 ; gain = 954.828 ; free physical = 13687 ; free virtual = 43459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for xdma_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_app_i/Usr_Logic_i/Bram_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_app_i/Usr_Logic_i/Bram_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_app_i/AXI_BRAM_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_app_i/Usr_Logic_i/Bram_C. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2317.832 ; gain = 954.828 ; free physical = 13687 ; free virtual = 43459
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "col_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_block_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "col_cal_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Final" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b_ins" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "write_back_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bram_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "write_back_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "recieve_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_block_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "buffer_reg[63][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[63][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[62][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[62][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[61][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[61][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[60][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[60][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[59][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[59][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[58][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[58][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[57][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[57][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[56][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[56][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[55][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[55][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[54][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[54][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[53][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[53][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[52][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[52][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[51][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[51][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[50][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[50][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[49][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[49][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[48][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[48][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[47][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[47][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[46][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[46][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[45][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[45][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[44][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[44][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[43][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[43][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[42][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[42][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[41][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[41][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[40][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[40][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[39][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[39][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[38][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[38][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[37][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[37][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[36][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[36][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[35][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[35][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[34][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[34][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[33][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[33][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[32][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[32][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[31][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[31][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[30][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[30][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[29][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[29][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[28][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[28][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[27][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[27][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[26][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[26][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[25][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[25][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[24][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[24][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[23][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[23][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[22][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[22][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[21][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[21][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[20][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[20][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[19][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[19][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[18][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[18][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[17][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[17][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[16][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[16][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[15][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[15][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[14][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reg[14][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'bram_state_reg' in module 'gather_c'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'compute_control'
INFO: [Synth 8-5544] ROM "Finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "process" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              010 |                              000
                 WRITING |                              100 |                              011
                CLEANING |                              001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bram_state_reg' using encoding 'one-hot' in module 'gather_c'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               PREPARING |                               01 |                              001
               COMPUTING |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'compute_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2317.832 ; gain = 954.828 ; free physical = 13665 ; free virtual = 43439
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |gather_c__GB0           |           1|     31220|
|2     |gather_c__GB1           |           1|     22741|
|3     |Matrix_Multiply__GCB0   |           1|     34202|
|4     |Matrix_Multiply__GCB1   |           1|     17427|
|5     |Usr_Logic__GC0          |           1|       812|
|6     |xdma_app__GC0           |           1|       413|
|7     |xilinx_dma_pcie_ep__GC0 |           1|       411|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 21    
	  16 Input     16 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1029  
	                8 Bit    Registers := 784   
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 45    
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 784   
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 82    
	   2 Input      1 Bit        Muxes := 127   
	   4 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gather_c 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1026  
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 35    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 68    
	   2 Input      1 Bit        Muxes := 78    
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module scatter_a 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module scatter_b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 272   
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 768   
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
Module compute_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 11    
Module PE__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__176 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__177 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__178 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__180 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__181 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__182 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__183 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__185 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__186 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__187 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__188 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__189 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__190 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__191 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__192 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__193 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__194 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__195 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__196 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__197 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__198 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__199 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__200 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__201 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__202 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__203 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__204 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__205 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__206 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__207 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__208 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__209 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__210 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__211 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__212 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__213 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__214 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__215 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__216 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__217 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__218 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__219 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__220 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__221 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__222 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__223 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__224 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__225 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__226 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__227 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__228 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__229 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__230 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__231 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__232 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__233 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__234 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__235 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__236 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__237 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__238 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__239 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__240 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__241 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__242 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__243 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__244 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__245 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__246 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__247 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__248 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__249 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__250 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__251 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__252 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__253 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__254 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE__255 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module PE_array 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     16 Bit       Adders := 16    
Module Usr_control 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module Usr_Logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xdma_app 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'write_back_cnt_reg[15:0]' into 'write_back_cnt_reg[15:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:68]
INFO: [Synth 8-4471] merging register 'col_cnt_reg[3:0]' into 'col_cnt_reg[3:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Gather_C.sv:68]
INFO: [Synth 8-5546] ROM "bram_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'col_cnt_reg[3:0]' into 'col_cnt_reg[3:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Scatter_A.sv:52]
INFO: [Synth 8-4471] merging register 'in_block_cnt_reg[15:0]' into 'in_block_cnt_reg[15:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/Scatter_A.sv:52]
INFO: [Synth 8-4471] merging register 'row_cnt_reg[3:0]' into 'row_cnt_reg[3:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/scatter_B.sv:64]
INFO: [Synth 8-4471] merging register 'col_cnt_reg[3:0]' into 'col_cnt_reg[3:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/scatter_B.sv:64]
INFO: [Synth 8-4471] merging register 'in_block_cnt_reg[15:0]' into 'in_block_cnt_reg[15:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/scatter_B.sv:64]
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[0].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[0].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[1].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[1].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[2].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[2].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[3].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[3].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[4].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[4].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[5].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[5].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[6].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[6].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[7].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[7].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[8].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[8].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[9].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[9].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[10].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[10].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[11].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[11].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[12].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[12].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[13].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[13].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[14].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[14].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[0].gen_j[15].pe/r_a_input_reg[7:0]' into 'gen_i[0].gen_j[15].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[0].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[0].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[1].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[1].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[2].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[2].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[3].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[3].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[4].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[4].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[5].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[5].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[6].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[6].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[7].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[7].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[8].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[8].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[9].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[9].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[10].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[10].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[11].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[11].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[12].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[12].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[13].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[13].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[14].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[14].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[1].gen_j[15].pe/r_a_input_reg[7:0]' into 'gen_i[1].gen_j[15].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[0].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[0].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[1].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[1].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[2].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[2].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[3].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[3].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[4].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[4].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[5].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[5].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[6].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[6].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[7].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[7].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[8].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[8].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[9].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[9].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[10].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[10].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[11].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[11].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[12].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[12].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[13].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[13].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[14].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[14].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[2].gen_j[15].pe/r_a_input_reg[7:0]' into 'gen_i[2].gen_j[15].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[0].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[0].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[1].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[1].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[2].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[2].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[3].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[3].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[4].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[4].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[5].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[5].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[6].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[6].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[7].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[7].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[8].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[8].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[9].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[9].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[10].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[10].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[11].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[11].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[12].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[12].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[13].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[13].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[14].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[14].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[3].gen_j[15].pe/r_a_input_reg[7:0]' into 'gen_i[3].gen_j[15].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[0].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[0].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[1].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[1].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[2].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[2].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[3].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[3].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[4].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[4].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[5].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[5].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[6].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[6].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[7].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[7].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[8].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[8].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[9].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[9].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[10].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[10].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[11].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[11].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[12].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[12].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[13].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[13].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[14].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[14].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[4].gen_j[15].pe/r_a_input_reg[7:0]' into 'gen_i[4].gen_j[15].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[0].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[0].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[1].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[1].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[2].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[2].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[3].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[3].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[4].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[4].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[5].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[5].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[6].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[6].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[7].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[7].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[8].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[8].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[9].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[9].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[10].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[10].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[11].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[11].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Synth 8-4471] merging register 'gen_i[5].gen_j[12].pe/r_a_input_reg[7:0]' into 'gen_i[5].gen_j[12].pe/r_a_input_reg[7:0]' [/home/rnt/workspace/XDMA_Accelerator/RTL/Compute_Muticast/PE.sv:20]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/gather_c_inst/i_1/\state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/\state_reg[2] )
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[0]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[1]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[2]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[3]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[4]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[5]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[6]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[7]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[8]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[9]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[10]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[11]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[12]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[13]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[14]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[15]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[16]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[17]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[18]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[19]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[20]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[21]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[22]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[23]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[24]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[25]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[26]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[27]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[28]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[29]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[30]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[31]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[32]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[33]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[34]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[35]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[36]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[37]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[38]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[39]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[40]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[41]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[42]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[43]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[44]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[45]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[46]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[47]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[48]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[49]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[50]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[51]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[52]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[53]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[54]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[55]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[56]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[57]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[58]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[59]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[60]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[61]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[62]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[63]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[64]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[65]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[66]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[67]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[68]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[69]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[70]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[71]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[72]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[73]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[74]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[75]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[76]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[77]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[78]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[79]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[80]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[81]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[82]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[83]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[84]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[85]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[86]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[87]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[88]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[89]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[90]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[91]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[92]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[93]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[94]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[95]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[96]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[97]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[98]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Synth 8-3886] merging instance 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[99]' (FDRE) to 'xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/bram_wrdata_a_reg[127]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_a_inst/\bram_wrdata_a_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xdma_app_i/Usr_Logic_i/mm/i_0/scatter_b_inst/\bram_wrdata_b_reg[95] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:01:55 . Memory (MB): peak = 2328.309 ; gain = 965.305 ; free physical = 13100 ; free virtual = 42918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |gather_c__GB0           |           1|     30825|
|2     |gather_c__GB1           |           1|     19960|
|3     |Matrix_Multiply__GCB0   |           1|      8822|
|4     |Matrix_Multiply__GCB1   |           1|     95851|
|5     |Usr_Logic__GC0          |           1|       742|
|6     |xdma_app__GC0           |           1|       343|
|7     |xilinx_dma_pcie_ep__GC0 |           1|       411|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'xdma_0_i/axi_aclk' to pin 'xdma_0_i/bbstub_axi_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'AXI_BRAM_A/bram_clk_a' to pin 'AXI_BRAM_A/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:19 . Memory (MB): peak = 2328.309 ; gain = 965.305 ; free physical = 12991 ; free virtual = 42809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:12 ; elapsed = 00:05:11 . Memory (MB): peak = 3198.309 ; gain = 1835.305 ; free physical = 12456 ; free virtual = 42158
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |Usr_Logic__GC0          |           1|       742|
|2     |xdma_app__GC0           |           1|       343|
|3     |xilinx_dma_pcie_ep__GC0 |           1|       411|
|4     |Matrix_Multiply_GT0     |           1|     96089|
|5     |Matrix_Multiply_GT1     |           1|      8584|
|6     |gather_c_GT0            |           1|      9945|
|7     |gather_c_GT0__1         |           1|     34753|
|8     |gather_c_GT1            |           1|      6087|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:37 ; elapsed = 00:05:37 . Memory (MB): peak = 3198.309 ; gain = 1835.305 ; free physical = 12735 ; free virtual = 42414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_awlock
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_awcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_awcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_awcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_awcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_awprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_awprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_awprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_arlock
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_arcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_arcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_arcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_arcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_arprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_arprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module AXI_BRAM_A has unconnected pin s_axi_arprot[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:40 ; elapsed = 00:05:40 . Memory (MB): peak = 3198.309 ; gain = 1835.305 ; free physical = 12739 ; free virtual = 42419
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:41 ; elapsed = 00:05:40 . Memory (MB): peak = 3198.309 ; gain = 1835.305 ; free physical = 12739 ; free virtual = 42419
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:44 ; elapsed = 00:05:44 . Memory (MB): peak = 3198.309 ; gain = 1835.305 ; free physical = 12744 ; free virtual = 42424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:44 ; elapsed = 00:05:44 . Memory (MB): peak = 3198.309 ; gain = 1835.305 ; free physical = 12744 ; free virtual = 42424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:45 ; elapsed = 00:05:44 . Memory (MB): peak = 3198.309 ; gain = 1835.305 ; free physical = 12744 ; free virtual = 42424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:45 ; elapsed = 00:05:45 . Memory (MB): peak = 3198.309 ; gain = 1835.305 ; free physical = 12744 ; free virtual = 42424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |blk_mem_gen_0   |         2|
|2     |blk_mem_gen_1   |         1|
|3     |axi_bram_ctrl_0 |         1|
|4     |xdma_0          |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |axi_bram_ctrl_0  |     1|
|2     |blk_mem_gen_0    |     1|
|3     |blk_mem_gen_0__2 |     1|
|4     |blk_mem_gen_1    |     1|
|5     |xdma_0           |     1|
|6     |CARRY4           |  3875|
|7     |IBUFDS_GTE2      |     1|
|8     |LUT1             |     7|
|9     |LUT2             |  6447|
|10    |LUT3             |  5312|
|11    |LUT4             |  7893|
|12    |LUT5             |  1882|
|13    |LUT6             | 17464|
|14    |MUXF7            |  4352|
|15    |MUXF8            |  1510|
|16    |FDCE             |     7|
|17    |FDRE             | 20979|
|18    |FDSE             |     1|
|19    |IBUF             |     5|
|20    |OBUF             |     6|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------+------+
|      |Instance                           |Module          |Cells |
+------+-----------------------------------+----------------+------+
|1     |top                                |                | 71017|
|2     |  xdma_app_i                       |xdma_app        | 70595|
|3     |    Usr_Logic_i                    |Usr_Logic       | 70328|
|4     |      mm                           |Matrix_Multiply | 69604|
|5     |        gather_c_inst              |gather_c        | 32364|
|6     |        scatter_a_inst             |scatter_a       |   203|
|7     |        PE_array_inst              |PE_array        | 31696|
|8     |          \gen_i[0].gen_j[0].pe    |PE              |   109|
|9     |          \gen_i[0].gen_j[10].pe   |PE_0            |   108|
|10    |          \gen_i[0].gen_j[11].pe   |PE_1            |   109|
|11    |          \gen_i[0].gen_j[12].pe   |PE_2            |   109|
|12    |          \gen_i[0].gen_j[13].pe   |PE_3            |   141|
|13    |          \gen_i[0].gen_j[14].pe   |PE_4            |   108|
|14    |          \gen_i[0].gen_j[15].pe   |PE_5            |   142|
|15    |          \gen_i[0].gen_j[1].pe    |PE_6            |   108|
|16    |          \gen_i[0].gen_j[2].pe    |PE_7            |   109|
|17    |          \gen_i[0].gen_j[3].pe    |PE_8            |   141|
|18    |          \gen_i[0].gen_j[4].pe    |PE_9            |   141|
|19    |          \gen_i[0].gen_j[5].pe    |PE_10           |   108|
|20    |          \gen_i[0].gen_j[6].pe    |PE_11           |   109|
|21    |          \gen_i[0].gen_j[7].pe    |PE_12           |   141|
|22    |          \gen_i[0].gen_j[8].pe    |PE_13           |   108|
|23    |          \gen_i[0].gen_j[9].pe    |PE_14           |   141|
|24    |          \gen_i[10].gen_j[0].pe   |PE_15           |   109|
|25    |          \gen_i[10].gen_j[10].pe  |PE_16           |   108|
|26    |          \gen_i[10].gen_j[11].pe  |PE_17           |   109|
|27    |          \gen_i[10].gen_j[12].pe  |PE_18           |   109|
|28    |          \gen_i[10].gen_j[13].pe  |PE_19           |   141|
|29    |          \gen_i[10].gen_j[14].pe  |PE_20           |   108|
|30    |          \gen_i[10].gen_j[15].pe  |PE_21           |   142|
|31    |          \gen_i[10].gen_j[1].pe   |PE_22           |   108|
|32    |          \gen_i[10].gen_j[2].pe   |PE_23           |   109|
|33    |          \gen_i[10].gen_j[3].pe   |PE_24           |   141|
|34    |          \gen_i[10].gen_j[4].pe   |PE_25           |   141|
|35    |          \gen_i[10].gen_j[5].pe   |PE_26           |   108|
|36    |          \gen_i[10].gen_j[6].pe   |PE_27           |   109|
|37    |          \gen_i[10].gen_j[7].pe   |PE_28           |   141|
|38    |          \gen_i[10].gen_j[8].pe   |PE_29           |   108|
|39    |          \gen_i[10].gen_j[9].pe   |PE_30           |   141|
|40    |          \gen_i[11].gen_j[0].pe   |PE_31           |   109|
|41    |          \gen_i[11].gen_j[10].pe  |PE_32           |   108|
|42    |          \gen_i[11].gen_j[11].pe  |PE_33           |   109|
|43    |          \gen_i[11].gen_j[12].pe  |PE_34           |   109|
|44    |          \gen_i[11].gen_j[13].pe  |PE_35           |   141|
|45    |          \gen_i[11].gen_j[14].pe  |PE_36           |   108|
|46    |          \gen_i[11].gen_j[15].pe  |PE_37           |   142|
|47    |          \gen_i[11].gen_j[1].pe   |PE_38           |   108|
|48    |          \gen_i[11].gen_j[2].pe   |PE_39           |   109|
|49    |          \gen_i[11].gen_j[3].pe   |PE_40           |   141|
|50    |          \gen_i[11].gen_j[4].pe   |PE_41           |   141|
|51    |          \gen_i[11].gen_j[5].pe   |PE_42           |   108|
|52    |          \gen_i[11].gen_j[6].pe   |PE_43           |   109|
|53    |          \gen_i[11].gen_j[7].pe   |PE_44           |   141|
|54    |          \gen_i[11].gen_j[8].pe   |PE_45           |   108|
|55    |          \gen_i[11].gen_j[9].pe   |PE_46           |   141|
|56    |          \gen_i[12].gen_j[0].pe   |PE_47           |   109|
|57    |          \gen_i[12].gen_j[10].pe  |PE_48           |   108|
|58    |          \gen_i[12].gen_j[11].pe  |PE_49           |   109|
|59    |          \gen_i[12].gen_j[12].pe  |PE_50           |   109|
|60    |          \gen_i[12].gen_j[13].pe  |PE_51           |   141|
|61    |          \gen_i[12].gen_j[14].pe  |PE_52           |   108|
|62    |          \gen_i[12].gen_j[15].pe  |PE_53           |   142|
|63    |          \gen_i[12].gen_j[1].pe   |PE_54           |   108|
|64    |          \gen_i[12].gen_j[2].pe   |PE_55           |   109|
|65    |          \gen_i[12].gen_j[3].pe   |PE_56           |   141|
|66    |          \gen_i[12].gen_j[4].pe   |PE_57           |   141|
|67    |          \gen_i[12].gen_j[5].pe   |PE_58           |   108|
|68    |          \gen_i[12].gen_j[6].pe   |PE_59           |   109|
|69    |          \gen_i[12].gen_j[7].pe   |PE_60           |   141|
|70    |          \gen_i[12].gen_j[8].pe   |PE_61           |   108|
|71    |          \gen_i[12].gen_j[9].pe   |PE_62           |   141|
|72    |          \gen_i[13].gen_j[0].pe   |PE_63           |   109|
|73    |          \gen_i[13].gen_j[10].pe  |PE_64           |   108|
|74    |          \gen_i[13].gen_j[11].pe  |PE_65           |   109|
|75    |          \gen_i[13].gen_j[12].pe  |PE_66           |   109|
|76    |          \gen_i[13].gen_j[13].pe  |PE_67           |   141|
|77    |          \gen_i[13].gen_j[14].pe  |PE_68           |   108|
|78    |          \gen_i[13].gen_j[15].pe  |PE_69           |   142|
|79    |          \gen_i[13].gen_j[1].pe   |PE_70           |   108|
|80    |          \gen_i[13].gen_j[2].pe   |PE_71           |   109|
|81    |          \gen_i[13].gen_j[3].pe   |PE_72           |   141|
|82    |          \gen_i[13].gen_j[4].pe   |PE_73           |   141|
|83    |          \gen_i[13].gen_j[5].pe   |PE_74           |   108|
|84    |          \gen_i[13].gen_j[6].pe   |PE_75           |   109|
|85    |          \gen_i[13].gen_j[7].pe   |PE_76           |   141|
|86    |          \gen_i[13].gen_j[8].pe   |PE_77           |   108|
|87    |          \gen_i[13].gen_j[9].pe   |PE_78           |   141|
|88    |          \gen_i[14].gen_j[0].pe   |PE_79           |   109|
|89    |          \gen_i[14].gen_j[10].pe  |PE_80           |   108|
|90    |          \gen_i[14].gen_j[11].pe  |PE_81           |   109|
|91    |          \gen_i[14].gen_j[12].pe  |PE_82           |   109|
|92    |          \gen_i[14].gen_j[13].pe  |PE_83           |   141|
|93    |          \gen_i[14].gen_j[14].pe  |PE_84           |   108|
|94    |          \gen_i[14].gen_j[15].pe  |PE_85           |   142|
|95    |          \gen_i[14].gen_j[1].pe   |PE_86           |   108|
|96    |          \gen_i[14].gen_j[2].pe   |PE_87           |   109|
|97    |          \gen_i[14].gen_j[3].pe   |PE_88           |   141|
|98    |          \gen_i[14].gen_j[4].pe   |PE_89           |   141|
|99    |          \gen_i[14].gen_j[5].pe   |PE_90           |   108|
|100   |          \gen_i[14].gen_j[6].pe   |PE_91           |   109|
|101   |          \gen_i[14].gen_j[7].pe   |PE_92           |   141|
|102   |          \gen_i[14].gen_j[8].pe   |PE_93           |   108|
|103   |          \gen_i[14].gen_j[9].pe   |PE_94           |   141|
|104   |          \gen_i[15].gen_j[0].pe   |PE_95           |   109|
|105   |          \gen_i[15].gen_j[10].pe  |PE_96           |   108|
|106   |          \gen_i[15].gen_j[11].pe  |PE_97           |   109|
|107   |          \gen_i[15].gen_j[12].pe  |PE_98           |   109|
|108   |          \gen_i[15].gen_j[13].pe  |PE_99           |   141|
|109   |          \gen_i[15].gen_j[14].pe  |PE_100          |   108|
|110   |          \gen_i[15].gen_j[15].pe  |PE_101          |   142|
|111   |          \gen_i[15].gen_j[1].pe   |PE_102          |   108|
|112   |          \gen_i[15].gen_j[2].pe   |PE_103          |   109|
|113   |          \gen_i[15].gen_j[3].pe   |PE_104          |   141|
|114   |          \gen_i[15].gen_j[4].pe   |PE_105          |   141|
|115   |          \gen_i[15].gen_j[5].pe   |PE_106          |   108|
|116   |          \gen_i[15].gen_j[6].pe   |PE_107          |   109|
|117   |          \gen_i[15].gen_j[7].pe   |PE_108          |   141|
|118   |          \gen_i[15].gen_j[8].pe   |PE_109          |   108|
|119   |          \gen_i[15].gen_j[9].pe   |PE_110          |   141|
|120   |          \gen_i[1].gen_j[0].pe    |PE_111          |   109|
|121   |          \gen_i[1].gen_j[10].pe   |PE_112          |   108|
|122   |          \gen_i[1].gen_j[11].pe   |PE_113          |   109|
|123   |          \gen_i[1].gen_j[12].pe   |PE_114          |   109|
|124   |          \gen_i[1].gen_j[13].pe   |PE_115          |   141|
|125   |          \gen_i[1].gen_j[14].pe   |PE_116          |   108|
|126   |          \gen_i[1].gen_j[15].pe   |PE_117          |   142|
|127   |          \gen_i[1].gen_j[1].pe    |PE_118          |   108|
|128   |          \gen_i[1].gen_j[2].pe    |PE_119          |   109|
|129   |          \gen_i[1].gen_j[3].pe    |PE_120          |   141|
|130   |          \gen_i[1].gen_j[4].pe    |PE_121          |   141|
|131   |          \gen_i[1].gen_j[5].pe    |PE_122          |   108|
|132   |          \gen_i[1].gen_j[6].pe    |PE_123          |   109|
|133   |          \gen_i[1].gen_j[7].pe    |PE_124          |   141|
|134   |          \gen_i[1].gen_j[8].pe    |PE_125          |   108|
|135   |          \gen_i[1].gen_j[9].pe    |PE_126          |   141|
|136   |          \gen_i[2].gen_j[0].pe    |PE_127          |   109|
|137   |          \gen_i[2].gen_j[10].pe   |PE_128          |   108|
|138   |          \gen_i[2].gen_j[11].pe   |PE_129          |   109|
|139   |          \gen_i[2].gen_j[12].pe   |PE_130          |   109|
|140   |          \gen_i[2].gen_j[13].pe   |PE_131          |   141|
|141   |          \gen_i[2].gen_j[14].pe   |PE_132          |   108|
|142   |          \gen_i[2].gen_j[15].pe   |PE_133          |   142|
|143   |          \gen_i[2].gen_j[1].pe    |PE_134          |   108|
|144   |          \gen_i[2].gen_j[2].pe    |PE_135          |   109|
|145   |          \gen_i[2].gen_j[3].pe    |PE_136          |   141|
|146   |          \gen_i[2].gen_j[4].pe    |PE_137          |   141|
|147   |          \gen_i[2].gen_j[5].pe    |PE_138          |   108|
|148   |          \gen_i[2].gen_j[6].pe    |PE_139          |   109|
|149   |          \gen_i[2].gen_j[7].pe    |PE_140          |   141|
|150   |          \gen_i[2].gen_j[8].pe    |PE_141          |   108|
|151   |          \gen_i[2].gen_j[9].pe    |PE_142          |   141|
|152   |          \gen_i[3].gen_j[0].pe    |PE_143          |   109|
|153   |          \gen_i[3].gen_j[10].pe   |PE_144          |   108|
|154   |          \gen_i[3].gen_j[11].pe   |PE_145          |   109|
|155   |          \gen_i[3].gen_j[12].pe   |PE_146          |   109|
|156   |          \gen_i[3].gen_j[13].pe   |PE_147          |   141|
|157   |          \gen_i[3].gen_j[14].pe   |PE_148          |   108|
|158   |          \gen_i[3].gen_j[15].pe   |PE_149          |   142|
|159   |          \gen_i[3].gen_j[1].pe    |PE_150          |   108|
|160   |          \gen_i[3].gen_j[2].pe    |PE_151          |   109|
|161   |          \gen_i[3].gen_j[3].pe    |PE_152          |   141|
|162   |          \gen_i[3].gen_j[4].pe    |PE_153          |   141|
|163   |          \gen_i[3].gen_j[5].pe    |PE_154          |   108|
|164   |          \gen_i[3].gen_j[6].pe    |PE_155          |   109|
|165   |          \gen_i[3].gen_j[7].pe    |PE_156          |   141|
|166   |          \gen_i[3].gen_j[8].pe    |PE_157          |   108|
|167   |          \gen_i[3].gen_j[9].pe    |PE_158          |   141|
|168   |          \gen_i[4].gen_j[0].pe    |PE_159          |   109|
|169   |          \gen_i[4].gen_j[10].pe   |PE_160          |   108|
|170   |          \gen_i[4].gen_j[11].pe   |PE_161          |   109|
|171   |          \gen_i[4].gen_j[12].pe   |PE_162          |   109|
|172   |          \gen_i[4].gen_j[13].pe   |PE_163          |   141|
|173   |          \gen_i[4].gen_j[14].pe   |PE_164          |   108|
|174   |          \gen_i[4].gen_j[15].pe   |PE_165          |   142|
|175   |          \gen_i[4].gen_j[1].pe    |PE_166          |   108|
|176   |          \gen_i[4].gen_j[2].pe    |PE_167          |   109|
|177   |          \gen_i[4].gen_j[3].pe    |PE_168          |   141|
|178   |          \gen_i[4].gen_j[4].pe    |PE_169          |   141|
|179   |          \gen_i[4].gen_j[5].pe    |PE_170          |   108|
|180   |          \gen_i[4].gen_j[6].pe    |PE_171          |   109|
|181   |          \gen_i[4].gen_j[7].pe    |PE_172          |   141|
|182   |          \gen_i[4].gen_j[8].pe    |PE_173          |   108|
|183   |          \gen_i[4].gen_j[9].pe    |PE_174          |   141|
|184   |          \gen_i[5].gen_j[0].pe    |PE_175          |   109|
|185   |          \gen_i[5].gen_j[10].pe   |PE_176          |   108|
|186   |          \gen_i[5].gen_j[11].pe   |PE_177          |   109|
|187   |          \gen_i[5].gen_j[12].pe   |PE_178          |   109|
|188   |          \gen_i[5].gen_j[13].pe   |PE_179          |   141|
|189   |          \gen_i[5].gen_j[14].pe   |PE_180          |   108|
|190   |          \gen_i[5].gen_j[15].pe   |PE_181          |   142|
|191   |          \gen_i[5].gen_j[1].pe    |PE_182          |   108|
|192   |          \gen_i[5].gen_j[2].pe    |PE_183          |   109|
|193   |          \gen_i[5].gen_j[3].pe    |PE_184          |   141|
|194   |          \gen_i[5].gen_j[4].pe    |PE_185          |   141|
|195   |          \gen_i[5].gen_j[5].pe    |PE_186          |   108|
|196   |          \gen_i[5].gen_j[6].pe    |PE_187          |   109|
|197   |          \gen_i[5].gen_j[7].pe    |PE_188          |   141|
|198   |          \gen_i[5].gen_j[8].pe    |PE_189          |   108|
|199   |          \gen_i[5].gen_j[9].pe    |PE_190          |   141|
|200   |          \gen_i[6].gen_j[0].pe    |PE_191          |   109|
|201   |          \gen_i[6].gen_j[10].pe   |PE_192          |   108|
|202   |          \gen_i[6].gen_j[11].pe   |PE_193          |   109|
|203   |          \gen_i[6].gen_j[12].pe   |PE_194          |   109|
|204   |          \gen_i[6].gen_j[13].pe   |PE_195          |   141|
|205   |          \gen_i[6].gen_j[14].pe   |PE_196          |   108|
|206   |          \gen_i[6].gen_j[15].pe   |PE_197          |   142|
|207   |          \gen_i[6].gen_j[1].pe    |PE_198          |   108|
|208   |          \gen_i[6].gen_j[2].pe    |PE_199          |   109|
|209   |          \gen_i[6].gen_j[3].pe    |PE_200          |   141|
|210   |          \gen_i[6].gen_j[4].pe    |PE_201          |   141|
|211   |          \gen_i[6].gen_j[5].pe    |PE_202          |   108|
|212   |          \gen_i[6].gen_j[6].pe    |PE_203          |   109|
|213   |          \gen_i[6].gen_j[7].pe    |PE_204          |   141|
|214   |          \gen_i[6].gen_j[8].pe    |PE_205          |   108|
|215   |          \gen_i[6].gen_j[9].pe    |PE_206          |   141|
|216   |          \gen_i[7].gen_j[0].pe    |PE_207          |   109|
|217   |          \gen_i[7].gen_j[10].pe   |PE_208          |   108|
|218   |          \gen_i[7].gen_j[11].pe   |PE_209          |   109|
|219   |          \gen_i[7].gen_j[12].pe   |PE_210          |   109|
|220   |          \gen_i[7].gen_j[13].pe   |PE_211          |   141|
|221   |          \gen_i[7].gen_j[14].pe   |PE_212          |   108|
|222   |          \gen_i[7].gen_j[15].pe   |PE_213          |   142|
|223   |          \gen_i[7].gen_j[1].pe    |PE_214          |   108|
|224   |          \gen_i[7].gen_j[2].pe    |PE_215          |   109|
|225   |          \gen_i[7].gen_j[3].pe    |PE_216          |   141|
|226   |          \gen_i[7].gen_j[4].pe    |PE_217          |   141|
|227   |          \gen_i[7].gen_j[5].pe    |PE_218          |   108|
|228   |          \gen_i[7].gen_j[6].pe    |PE_219          |   109|
|229   |          \gen_i[7].gen_j[7].pe    |PE_220          |   141|
|230   |          \gen_i[7].gen_j[8].pe    |PE_221          |   108|
|231   |          \gen_i[7].gen_j[9].pe    |PE_222          |   141|
|232   |          \gen_i[8].gen_j[0].pe    |PE_223          |   109|
|233   |          \gen_i[8].gen_j[10].pe   |PE_224          |   108|
|234   |          \gen_i[8].gen_j[11].pe   |PE_225          |   109|
|235   |          \gen_i[8].gen_j[12].pe   |PE_226          |   109|
|236   |          \gen_i[8].gen_j[13].pe   |PE_227          |   141|
|237   |          \gen_i[8].gen_j[14].pe   |PE_228          |   108|
|238   |          \gen_i[8].gen_j[15].pe   |PE_229          |   142|
|239   |          \gen_i[8].gen_j[1].pe    |PE_230          |   108|
|240   |          \gen_i[8].gen_j[2].pe    |PE_231          |   109|
|241   |          \gen_i[8].gen_j[3].pe    |PE_232          |   141|
|242   |          \gen_i[8].gen_j[4].pe    |PE_233          |   141|
|243   |          \gen_i[8].gen_j[5].pe    |PE_234          |   108|
|244   |          \gen_i[8].gen_j[6].pe    |PE_235          |   109|
|245   |          \gen_i[8].gen_j[7].pe    |PE_236          |   141|
|246   |          \gen_i[8].gen_j[8].pe    |PE_237          |   108|
|247   |          \gen_i[8].gen_j[9].pe    |PE_238          |   141|
|248   |          \gen_i[9].gen_j[0].pe    |PE_239          |   109|
|249   |          \gen_i[9].gen_j[10].pe   |PE_240          |   108|
|250   |          \gen_i[9].gen_j[11].pe   |PE_241          |   109|
|251   |          \gen_i[9].gen_j[12].pe   |PE_242          |   109|
|252   |          \gen_i[9].gen_j[13].pe   |PE_243          |   141|
|253   |          \gen_i[9].gen_j[14].pe   |PE_244          |   108|
|254   |          \gen_i[9].gen_j[15].pe   |PE_245          |   142|
|255   |          \gen_i[9].gen_j[1].pe    |PE_246          |   108|
|256   |          \gen_i[9].gen_j[2].pe    |PE_247          |   109|
|257   |          \gen_i[9].gen_j[3].pe    |PE_248          |   141|
|258   |          \gen_i[9].gen_j[4].pe    |PE_249          |   141|
|259   |          \gen_i[9].gen_j[5].pe    |PE_250          |   108|
|260   |          \gen_i[9].gen_j[6].pe    |PE_251          |   109|
|261   |          \gen_i[9].gen_j[7].pe    |PE_252          |   141|
|262   |          \gen_i[9].gen_j[8].pe    |PE_253          |   108|
|263   |          \gen_i[9].gen_j[9].pe    |PE_254          |   141|
|264   |        scatter_b_inst             |scatter_b       |  5307|
|265   |        compute_control_inst       |compute_control |    34|
|266   |      Usr_control_i                |Usr_control     |    20|
+------+-----------------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:45 ; elapsed = 00:05:45 . Memory (MB): peak = 3198.309 ; gain = 1835.305 ; free physical = 12744 ; free virtual = 42424
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 627 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:25 ; elapsed = 00:05:32 . Memory (MB): peak = 3198.309 ; gain = 1169.016 ; free physical = 12801 ; free virtual = 42481
Synthesis Optimization Complete : Time (s): cpu = 00:05:45 ; elapsed = 00:05:45 . Memory (MB): peak = 3198.316 ; gain = 1835.305 ; free physical = 12802 ; free virtual = 42481
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.324 ; gain = 0.000 ; free physical = 12713 ; free virtual = 42393
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
526 Infos, 152 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:53 ; elapsed = 00:05:52 . Memory (MB): peak = 3230.324 ; gain = 1873.348 ; free physical = 12826 ; free virtual = 42506
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.324 ; gain = 0.000 ; free physical = 12826 ; free virtual = 42506
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rnt/workspace/XDMA_Accelerator/xdma_0_ex.runs/synth_3/xilinx_dma_pcie_ep.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3254.336 ; gain = 24.012 ; free physical = 12817 ; free virtual = 42507
INFO: [runtcl-4] Executing : report_utilization -file xilinx_dma_pcie_ep_utilization_synth.rpt -pb xilinx_dma_pcie_ep_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 12:07:01 2024...
