

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Jan 26 11:38:31 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matrixmul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      205|      205| 2.050 us | 2.050 us |  205|  205|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      132|      132|        44|          -|          -|     3|    no    |
        | + Loop 1.1      |       42|       42|        14|          -|          -|     3|    no    |
        |  ++ Loop 1.1.1  |       12|       12|         4|          -|          -|     3|    no    |
        |- Loop 2         |       24|       24|         8|          -|          -|     3|    no    |
        | + Loop 2.1      |        6|        6|         2|          -|          -|     3|    no    |
        |- Loop 3         |       33|       33|        11|          -|          -|     3|    no    |
        | + Loop 3.1      |        9|        9|         3|          -|          -|     3|    no    |
        |- Loop 4         |       12|       12|         6|          -|          -|     2|    no    |
        | + Loop 4.1      |        4|        4|         2|          -|          -|     2|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    406|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|     128|     10|    0|
|Multiplexer      |        -|      -|       -|    278|    -|
|Register         |        -|      -|     314|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     442|    694|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------+----------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |     Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |res_U   |matrixmul_res   |        0|  64|   5|    0|     9|   32|     1|          288|
    |res1_U  |matrixmul_res1  |        0|  64|   5|    0|     9|   32|     1|          288|
    +--------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                |        0| 128|  10|    0|    18|   64|     2|          576|
    +--------+----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln12_fu_365_p2    |     *    |      3|  0|  20|          32|          32|
    |add_ln10_fu_301_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln12_1_fu_327_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln12_2_fu_355_p2  |     +    |      0|  0|   8|           5|           5|
    |add_ln12_fu_369_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln18_fu_424_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln25_1_fu_508_p2  |     +    |      0|  0|   8|          32|          32|
    |add_ln25_2_fu_484_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln25_fu_502_p2    |     +    |      0|  0|   8|          32|          32|
    |add_ln30_1_fu_592_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln30_fu_582_p2    |     +    |      0|  0|   8|           5|           5|
    |i_4_fu_380_p2         |     +    |      0|  0|  10|           2|           1|
    |i_5_fu_440_p2         |     +    |      0|  0|  10|           2|           1|
    |i_6_fu_520_p2         |     +    |      0|  0|  10|           2|           1|
    |i_fu_257_p2           |     +    |      0|  0|  10|           2|           1|
    |j_4_fu_291_p2         |     +    |      0|  0|  10|           2|           1|
    |j_5_fu_474_p2         |     +    |      0|  0|  10|           2|           1|
    |j_6_fu_554_p2         |     +    |      0|  0|  10|           2|           1|
    |j_fu_414_p2           |     +    |      0|  0|  10|           2|           1|
    |k_fu_317_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln12_1_fu_349_p2  |     -    |      0|  0|   8|           5|           5|
    |sub_ln12_fu_279_p2    |     -    |      0|  0|  15|           5|           5|
    |sub_ln18_fu_402_p2    |     -    |      0|  0|  15|           5|           5|
    |sub_ln25_fu_462_p2    |     -    |      0|  0|  15|           5|           5|
    |sub_ln30_1_fu_576_p2  |     -    |      0|  0|   8|           5|           5|
    |sub_ln30_fu_542_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln11_fu_311_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln15_fu_374_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln17_fu_408_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln23_fu_434_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_468_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln28_fu_514_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_fu_548_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln8_fu_251_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln9_fu_285_p2    |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0| 406|         229|         222|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  89|         18|    1|         18|
    |i_0_reg_139          |   9|          2|    2|          4|
    |i_1_reg_185          |   9|          2|    2|          4|
    |i_2_reg_207          |   9|          2|    2|          4|
    |i_3_reg_229          |   9|          2|    2|          4|
    |j_0_reg_150          |   9|          2|    2|          4|
    |j_1_reg_196          |   9|          2|    2|          4|
    |j_2_reg_218          |   9|          2|    2|          4|
    |j_3_reg_240          |   9|          2|    2|          4|
    |k_0_reg_174          |   9|          2|    2|          4|
    |mat1_address0        |  15|          3|    4|         12|
    |mat2_address0        |  15|          3|    4|         12|
    |res1_address0        |  15|          3|    4|         12|
    |res1_load_1_reg_161  |   9|          2|   32|         64|
    |res_address0         |  33|          6|    4|         24|
    |res_d0               |  21|          4|   32|        128|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 278|         57|   99|        306|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln25_1_reg_738   |  32|   0|   32|          0|
    |add_ln30_1_reg_774   |   5|   0|    5|          0|
    |ap_CS_fsm            |  17|   0|   17|          0|
    |i_0_reg_139          |   2|   0|    2|          0|
    |i_1_reg_185          |   2|   0|    2|          0|
    |i_2_reg_207          |   2|   0|    2|          0|
    |i_3_reg_229          |   2|   0|    2|          0|
    |i_4_reg_674          |   2|   0|    2|          0|
    |i_5_reg_705          |   2|   0|    2|          0|
    |i_6_reg_746          |   2|   0|    2|          0|
    |i_reg_604            |   2|   0|    2|          0|
    |j_0_reg_150          |   2|   0|    2|          0|
    |j_1_reg_196          |   2|   0|    2|          0|
    |j_2_reg_218          |   2|   0|    2|          0|
    |j_3_reg_240          |   2|   0|    2|          0|
    |j_4_reg_618          |   2|   0|    2|          0|
    |j_5_reg_718          |   2|   0|    2|          0|
    |j_6_reg_764          |   2|   0|    2|          0|
    |j_reg_687            |   2|   0|    2|          0|
    |k_0_reg_174          |   2|   0|    2|          0|
    |k_reg_636            |   2|   0|    2|          0|
    |mat1_load_reg_651    |  32|   0|   32|          0|
    |mat2_load_reg_656    |  32|   0|   32|          0|
    |mul_ln12_reg_661     |  32|   0|   32|          0|
    |res1_addr_reg_628    |   4|   0|    4|          0|
    |res1_load_1_reg_161  |  32|   0|   32|          0|
    |res_addr_1_reg_723   |   4|   0|    4|          0|
    |sext_ln18_reg_692    |  64|   0|   64|          0|
    |sub_ln12_reg_609     |   5|   0|    5|          0|
    |sub_ln18_reg_679     |   5|   0|    5|          0|
    |sub_ln25_reg_710     |   5|   0|    5|          0|
    |sub_ln30_reg_756     |   5|   0|    5|          0|
    |zext_ln10_reg_623    |   2|   0|    5|          3|
    |zext_ln30_reg_751    |   2|   0|    5|          3|
    +---------------------+----+----+-----+-----------+
    |Total                | 314|   0|  320|          6|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|mat1_address0  | out |    4|  ap_memory |     mat1     |     array    |
|mat1_ce0       | out |    1|  ap_memory |     mat1     |     array    |
|mat1_q0        |  in |   32|  ap_memory |     mat1     |     array    |
|mat2_address0  | out |    4|  ap_memory |     mat2     |     array    |
|mat2_ce0       | out |    1|  ap_memory |     mat2     |     array    |
|mat2_q0        |  in |   32|  ap_memory |     mat2     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 8 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 11 
9 --> 10 8 
10 --> 9 
11 --> 12 15 
12 --> 13 11 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 15 
17 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %mat1) nounwind, !map !15"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %mat2) nounwind, !map !19"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%res1 = alloca [9 x i32], align 4" [matrixmul.c:7]   --->   Operation 21 'alloca' 'res1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %.loopexit" [matrixmul.c:8]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.95ns)   --->   "%icmp_ln8 = icmp eq i2 %i_0, -1" [matrixmul.c:8]   --->   Operation 24 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [matrixmul.c:8]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %.preheader5.preheader, label %.preheader6.preheader" [matrixmul.c:8]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i2 %i_0 to i5" [matrixmul.c:12]   --->   Operation 28 'zext' 'zext_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [matrixmul.c:12]   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i4 %tmp to i5" [matrixmul.c:12]   --->   Operation 30 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%sub_ln12 = sub i5 %zext_ln12_1, %zext_ln12" [matrixmul.c:12]   --->   Operation 31 'sub' 'sub_ln12' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader6" [matrixmul.c:9]   --->   Operation 32 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader5" [matrixmul.c:15]   --->   Operation 33 'br' <Predicate = (icmp_ln8)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %.preheader6.preheader ], [ %j_4, %.preheader6.loopexit ]"   --->   Operation 34 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.95ns)   --->   "%icmp_ln9 = icmp eq i2 %j_0, -1" [matrixmul.c:9]   --->   Operation 35 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 36 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.56ns)   --->   "%j_4 = add i2 %j_0, 1" [matrixmul.c:9]   --->   Operation 37 'add' 'j_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %.loopexit.loopexit, label %1" [matrixmul.c:9]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i2 %j_0 to i5" [matrixmul.c:10]   --->   Operation 39 'zext' 'zext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.78ns)   --->   "%add_ln10 = add i5 %sub_ln12, %zext_ln10" [matrixmul.c:10]   --->   Operation 40 'add' 'add_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i5 %add_ln10 to i64" [matrixmul.c:10]   --->   Operation 41 'sext' 'sext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%res1_addr = getelementptr [9 x i32]* %res1, i64 0, i64 %sext_ln10" [matrixmul.c:10]   --->   Operation 42 'getelementptr' 'res1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %2" [matrixmul.c:11]   --->   Operation 43 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 44 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.72>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%res1_load_1 = phi i32 [ 0, %1 ], [ %add_ln12, %3 ]" [matrixmul.c:12]   --->   Operation 45 'phi' 'res1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ 0, %1 ], [ %k, %3 ]"   --->   Operation 46 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.32ns)   --->   "store i32 %res1_load_1, i32* %res1_addr, align 4" [matrixmul.c:12]   --->   Operation 47 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 48 [1/1] (0.95ns)   --->   "%icmp_ln11 = icmp eq i2 %k_0, -1" [matrixmul.c:11]   --->   Operation 48 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 49 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.56ns)   --->   "%k = add i2 %k_0, 1" [matrixmul.c:11]   --->   Operation 50 'add' 'k' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %.preheader6.loopexit, label %3" [matrixmul.c:11]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i2 %k_0 to i5" [matrixmul.c:12]   --->   Operation 52 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.78ns)   --->   "%add_ln12_1 = add i5 %sub_ln12, %zext_ln12_2" [matrixmul.c:12]   --->   Operation 53 'add' 'add_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i5 %add_ln12_1 to i64" [matrixmul.c:12]   --->   Operation 54 'sext' 'sext_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%mat1_addr_1 = getelementptr [9 x i32]* %mat1, i64 0, i64 %sext_ln12" [matrixmul.c:12]   --->   Operation 55 'getelementptr' 'mat1_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_0, i2 0)" [matrixmul.c:12]   --->   Operation 56 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i4 %tmp_3 to i5" [matrixmul.c:12]   --->   Operation 57 'zext' 'zext_ln12_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln12_1 = sub i5 %zext_ln12_3, %zext_ln12_2" [matrixmul.c:12]   --->   Operation 58 'sub' 'sub_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln12_2 = add i5 %sub_ln12_1, %zext_ln10" [matrixmul.c:12]   --->   Operation 59 'add' 'add_ln12_2' <Predicate = (!icmp_ln11)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i5 %add_ln12_2 to i64" [matrixmul.c:12]   --->   Operation 60 'sext' 'sext_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%mat2_addr_1 = getelementptr [9 x i32]* %mat2, i64 0, i64 %sext_ln12_1" [matrixmul.c:12]   --->   Operation 61 'getelementptr' 'mat2_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (2.32ns)   --->   "%mat1_load = load i32* %mat1_addr_1, align 4" [matrixmul.c:12]   --->   Operation 62 'load' 'mat1_load' <Predicate = (!icmp_ln11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 63 [2/2] (2.32ns)   --->   "%mat2_load = load i32* %mat2_addr_1, align 4" [matrixmul.c:12]   --->   Operation 63 'load' 'mat2_load' <Predicate = (!icmp_ln11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 64 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 65 [1/2] (2.32ns)   --->   "%mat1_load = load i32* %mat1_addr_1, align 4" [matrixmul.c:12]   --->   Operation 65 'load' 'mat1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 66 [1/2] (2.32ns)   --->   "%mat2_load = load i32* %mat2_addr_1, align 4" [matrixmul.c:12]   --->   Operation 66 'load' 'mat2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 67 [1/1] (8.51ns)   --->   "%mul_ln12 = mul nsw i32 %mat2_load, %mat1_load" [matrixmul.c:12]   --->   Operation 67 'mul' 'mul_ln12' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln12 = add nsw i32 %mul_ln12, %res1_load_1" [matrixmul.c:12]   --->   Operation 68 'add' 'add_ln12' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [matrixmul.c:11]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 1.76>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%i_1 = phi i2 [ %i_4, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]"   --->   Operation 70 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.95ns)   --->   "%icmp_ln15 = icmp eq i2 %i_1, -1" [matrixmul.c:15]   --->   Operation 71 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 72 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.56ns)   --->   "%i_4 = add i2 %i_1, 1" [matrixmul.c:15]   --->   Operation 73 'add' 'i_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %.preheader3.preheader, label %.preheader4.preheader" [matrixmul.c:15]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %i_1 to i5" [matrixmul.c:18]   --->   Operation 75 'zext' 'zext_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_1, i2 0)" [matrixmul.c:18]   --->   Operation 76 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i4 %tmp_1 to i5" [matrixmul.c:18]   --->   Operation 77 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.73ns)   --->   "%sub_ln18 = sub i5 %zext_ln18_1, %zext_ln18" [matrixmul.c:18]   --->   Operation 78 'sub' 'sub_ln18' <Predicate = (!icmp_ln15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (1.76ns)   --->   "br label %.preheader4" [matrixmul.c:17]   --->   Operation 79 'br' <Predicate = (!icmp_ln15)> <Delay = 1.76>
ST_8 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader3" [matrixmul.c:23]   --->   Operation 80 'br' <Predicate = (icmp_ln15)> <Delay = 1.76>

State 9 <SV = 3> <Delay = 4.10>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ %j, %4 ], [ 0, %.preheader4.preheader ]"   --->   Operation 81 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.95ns)   --->   "%icmp_ln17 = icmp eq i2 %j_1, -1" [matrixmul.c:17]   --->   Operation 82 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 83 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (1.56ns)   --->   "%j = add i2 %j_1, 1" [matrixmul.c:17]   --->   Operation 84 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.preheader5.loopexit, label %4" [matrixmul.c:17]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i2 %j_1 to i5" [matrixmul.c:18]   --->   Operation 86 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln18 = add i5 %sub_ln18, %zext_ln18_2" [matrixmul.c:18]   --->   Operation 87 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i5 %add_ln18 to i64" [matrixmul.c:18]   --->   Operation 88 'sext' 'sext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%res1_addr_1 = getelementptr [9 x i32]* %res1, i64 0, i64 %sext_ln18" [matrixmul.c:18]   --->   Operation 89 'getelementptr' 'res1_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 90 [2/2] (2.32ns)   --->   "%res1_load = load i32* %res1_addr_1, align 4" [matrixmul.c:18]   --->   Operation 90 'load' 'res1_load' <Predicate = (!icmp_ln17)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 91 'br' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 4.64>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i32]* @res, i64 0, i64 %sext_ln18" [matrixmul.c:18]   --->   Operation 92 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/2] (2.32ns)   --->   "%res1_load = load i32* %res1_addr_1, align 4" [matrixmul.c:18]   --->   Operation 93 'load' 'res1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 94 [1/1] (2.32ns)   --->   "store i32 %res1_load, i32* %res_addr, align 4" [matrixmul.c:18]   --->   Operation 94 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader4" [matrixmul.c:17]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 1.76>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %i_5, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 96 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %i_2, -1" [matrixmul.c:23]   --->   Operation 97 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 98 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (1.56ns)   --->   "%i_5 = add i2 %i_2, 1" [matrixmul.c:23]   --->   Operation 99 'add' 'i_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.preheader1.preheader, label %.preheader2.preheader" [matrixmul.c:23]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i2 %i_2 to i5" [matrixmul.c:25]   --->   Operation 101 'zext' 'zext_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_2, i2 0)" [matrixmul.c:25]   --->   Operation 102 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i4 %tmp_2 to i5" [matrixmul.c:25]   --->   Operation 103 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.73ns)   --->   "%sub_ln25 = sub i5 %zext_ln25_1, %zext_ln25" [matrixmul.c:25]   --->   Operation 104 'sub' 'sub_ln25' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (1.76ns)   --->   "br label %.preheader2" [matrixmul.c:24]   --->   Operation 105 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_11 : Operation 106 [1/1] (1.76ns)   --->   "br label %.preheader1" [matrixmul.c:28]   --->   Operation 106 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 12 <SV = 4> <Delay = 4.10>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%j_2 = phi i2 [ %j_5, %5 ], [ 0, %.preheader2.preheader ]"   --->   Operation 107 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %j_2, -1" [matrixmul.c:24]   --->   Operation 108 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 109 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (1.56ns)   --->   "%j_5 = add i2 %j_2, 1" [matrixmul.c:24]   --->   Operation 110 'add' 'j_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.preheader3.loopexit, label %5" [matrixmul.c:24]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i2 %j_2 to i5" [matrixmul.c:25]   --->   Operation 112 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (1.78ns)   --->   "%add_ln25_2 = add i5 %sub_ln25, %zext_ln25_2" [matrixmul.c:25]   --->   Operation 113 'add' 'add_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i5 %add_ln25_2 to i64" [matrixmul.c:25]   --->   Operation 114 'sext' 'sext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr [9 x i32]* @res, i64 0, i64 %sext_ln25" [matrixmul.c:25]   --->   Operation 115 'getelementptr' 'res_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%mat1_addr = getelementptr [9 x i32]* %mat1, i64 0, i64 %sext_ln25" [matrixmul.c:25]   --->   Operation 116 'getelementptr' 'mat1_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%mat2_addr = getelementptr [9 x i32]* %mat2, i64 0, i64 %sext_ln25" [matrixmul.c:25]   --->   Operation 117 'getelementptr' 'mat2_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 118 [2/2] (2.32ns)   --->   "%res_load = load i32* %res_addr_1, align 4" [matrixmul.c:25]   --->   Operation 118 'load' 'res_load' <Predicate = (!icmp_ln24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 119 [2/2] (2.32ns)   --->   "%mat1_load_1 = load i32* %mat1_addr, align 4" [matrixmul.c:25]   --->   Operation 119 'load' 'mat1_load_1' <Predicate = (!icmp_ln24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 120 [2/2] (2.32ns)   --->   "%mat2_load_1 = load i32* %mat2_addr, align 4" [matrixmul.c:25]   --->   Operation 120 'load' 'mat2_load_1' <Predicate = (!icmp_ln24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 121 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 6.69>
ST_13 : Operation 122 [1/2] (2.32ns)   --->   "%res_load = load i32* %res_addr_1, align 4" [matrixmul.c:25]   --->   Operation 122 'load' 'res_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i32 %res_load, 1" [matrixmul.c:25]   --->   Operation 123 'shl' 'shl_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/2] (2.32ns)   --->   "%mat1_load_1 = load i32* %mat1_addr, align 4" [matrixmul.c:25]   --->   Operation 124 'load' 'mat1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 125 [1/2] (2.32ns)   --->   "%mat2_load_1 = load i32* %mat2_addr, align 4" [matrixmul.c:25]   --->   Operation 125 'load' 'mat2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i32 %shl_ln25, %mat2_load_1" [matrixmul.c:25]   --->   Operation 126 'add' 'add_ln25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 127 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln25_1 = add i32 %mat1_load_1, %add_ln25" [matrixmul.c:25]   --->   Operation 127 'add' 'add_ln25_1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 6> <Delay = 2.32>
ST_14 : Operation 128 [1/1] (2.32ns)   --->   "store i32 %add_ln25_1, i32* %res_addr_1, align 4" [matrixmul.c:25]   --->   Operation 128 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader2" [matrixmul.c:24]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 1.76>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%i_3 = phi i2 [ %i_6, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 130 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.95ns)   --->   "%icmp_ln28 = icmp eq i2 %i_3, -2" [matrixmul.c:28]   --->   Operation 131 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 132 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (1.56ns)   --->   "%i_6 = add i2 %i_3, 1" [matrixmul.c:28]   --->   Operation 133 'add' 'i_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %7, label %.preheader.preheader" [matrixmul.c:28]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i2 %i_3 to i5" [matrixmul.c:30]   --->   Operation 135 'zext' 'zext_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_3, i2 0)" [matrixmul.c:30]   --->   Operation 136 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i4 %tmp_4 to i5" [matrixmul.c:30]   --->   Operation 137 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (1.73ns)   --->   "%sub_ln30 = sub i5 %zext_ln30_1, %zext_ln30" [matrixmul.c:30]   --->   Operation 138 'sub' 'sub_ln30' <Predicate = (!icmp_ln28)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (1.76ns)   --->   "br label %.preheader" [matrixmul.c:29]   --->   Operation 139 'br' <Predicate = (!icmp_ln28)> <Delay = 1.76>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "ret void" [matrixmul.c:33]   --->   Operation 140 'ret' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 5.72>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%j_3 = phi i2 [ %j_6, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 141 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.95ns)   --->   "%icmp_ln29 = icmp eq i2 %j_3, -2" [matrixmul.c:29]   --->   Operation 142 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 143 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (1.56ns)   --->   "%j_6 = add i2 %j_3, 1" [matrixmul.c:29]   --->   Operation 144 'add' 'j_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader1.loopexit, label %6" [matrixmul.c:29]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i2 %j_3 to i5" [matrixmul.c:30]   --->   Operation 146 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_3, i2 0)" [matrixmul.c:30]   --->   Operation 147 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i4 %tmp_6 to i5" [matrixmul.c:30]   --->   Operation 148 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln30_1 = sub i5 %zext_ln30_3, %zext_ln30_2" [matrixmul.c:30]   --->   Operation 149 'sub' 'sub_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 150 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln30 = add i5 %sub_ln30_1, %zext_ln30" [matrixmul.c:30]   --->   Operation 150 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i5 %add_ln30 to i64" [matrixmul.c:30]   --->   Operation 151 'sext' 'sext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr [9 x i32]* @res, i64 0, i64 %sext_ln30" [matrixmul.c:30]   --->   Operation 152 'getelementptr' 'res_addr_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (1.78ns)   --->   "%add_ln30_1 = add i5 %sub_ln30, %zext_ln30_2" [matrixmul.c:30]   --->   Operation 153 'add' 'add_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [2/2] (2.32ns)   --->   "%res_load_1 = load i32* %res_addr_2, align 4" [matrixmul.c:30]   --->   Operation 154 'load' 'res_load_1' <Predicate = (!icmp_ln29)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 155 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 4.64>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i5 %add_ln30_1 to i64" [matrixmul.c:30]   --->   Operation 156 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr [9 x i32]* @res, i64 0, i64 %sext_ln30_1" [matrixmul.c:30]   --->   Operation 157 'getelementptr' 'res_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/2] (2.32ns)   --->   "%res_load_1 = load i32* %res_addr_2, align 4" [matrixmul.c:30]   --->   Operation 158 'load' 'res_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 159 [1/1] (2.32ns)   --->   "store i32 %res_load_1, i32* %res_addr_3, align 4" [matrixmul.c:30]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader" [matrixmul.c:29]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mat2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000]
res1              (alloca           ) [ 001111111110000000]
br_ln8            (br               ) [ 011111110000000000]
i_0               (phi              ) [ 001000000000000000]
icmp_ln8          (icmp             ) [ 001111110000000000]
empty             (speclooptripcount) [ 000000000000000000]
i                 (add              ) [ 011111110000000000]
br_ln8            (br               ) [ 000000000000000000]
zext_ln12         (zext             ) [ 000000000000000000]
tmp               (bitconcatenate   ) [ 000000000000000000]
zext_ln12_1       (zext             ) [ 000000000000000000]
sub_ln12          (sub              ) [ 000111110000000000]
br_ln9            (br               ) [ 001111110000000000]
br_ln15           (br               ) [ 001111111110000000]
j_0               (phi              ) [ 000100000000000000]
icmp_ln9          (icmp             ) [ 001111110000000000]
empty_3           (speclooptripcount) [ 000000000000000000]
j_4               (add              ) [ 001111110000000000]
br_ln9            (br               ) [ 000000000000000000]
zext_ln10         (zext             ) [ 000011110000000000]
add_ln10          (add              ) [ 000000000000000000]
sext_ln10         (sext             ) [ 000000000000000000]
res1_addr         (getelementptr    ) [ 000011110000000000]
br_ln11           (br               ) [ 001111110000000000]
br_ln0            (br               ) [ 011111110000000000]
res1_load_1       (phi              ) [ 000011110000000000]
k_0               (phi              ) [ 000010000000000000]
store_ln12        (store            ) [ 000000000000000000]
icmp_ln11         (icmp             ) [ 001111110000000000]
empty_4           (speclooptripcount) [ 000000000000000000]
k                 (add              ) [ 001111110000000000]
br_ln11           (br               ) [ 000000000000000000]
zext_ln12_2       (zext             ) [ 000000000000000000]
add_ln12_1        (add              ) [ 000000000000000000]
sext_ln12         (sext             ) [ 000000000000000000]
mat1_addr_1       (getelementptr    ) [ 000001000000000000]
tmp_3             (bitconcatenate   ) [ 000000000000000000]
zext_ln12_3       (zext             ) [ 000000000000000000]
sub_ln12_1        (sub              ) [ 000000000000000000]
add_ln12_2        (add              ) [ 000000000000000000]
sext_ln12_1       (sext             ) [ 000000000000000000]
mat2_addr_1       (getelementptr    ) [ 000001000000000000]
br_ln0            (br               ) [ 001111110000000000]
mat1_load         (load             ) [ 000000100000000000]
mat2_load         (load             ) [ 000000100000000000]
mul_ln12          (mul              ) [ 000000010000000000]
add_ln12          (add              ) [ 001111110000000000]
br_ln11           (br               ) [ 001111110000000000]
i_1               (phi              ) [ 000000001000000000]
icmp_ln15         (icmp             ) [ 000000001110000000]
empty_5           (speclooptripcount) [ 000000000000000000]
i_4               (add              ) [ 001000001110000000]
br_ln15           (br               ) [ 000000000000000000]
zext_ln18         (zext             ) [ 000000000000000000]
tmp_1             (bitconcatenate   ) [ 000000000000000000]
zext_ln18_1       (zext             ) [ 000000000000000000]
sub_ln18          (sub              ) [ 000000000110000000]
br_ln17           (br               ) [ 000000001110000000]
br_ln23           (br               ) [ 000000001111111000]
j_1               (phi              ) [ 000000000100000000]
icmp_ln17         (icmp             ) [ 000000001110000000]
empty_6           (speclooptripcount) [ 000000000000000000]
j                 (add              ) [ 000000001110000000]
br_ln17           (br               ) [ 000000000000000000]
zext_ln18_2       (zext             ) [ 000000000000000000]
add_ln18          (add              ) [ 000000000000000000]
sext_ln18         (sext             ) [ 000000000010000000]
res1_addr_1       (getelementptr    ) [ 000000000010000000]
br_ln0            (br               ) [ 001000001110000000]
res_addr          (getelementptr    ) [ 000000000000000000]
res1_load         (load             ) [ 000000000000000000]
store_ln18        (store            ) [ 000000000000000000]
br_ln17           (br               ) [ 000000001110000000]
i_2               (phi              ) [ 000000000001000000]
icmp_ln23         (icmp             ) [ 000000000001111000]
empty_7           (speclooptripcount) [ 000000000000000000]
i_5               (add              ) [ 000000001001111000]
br_ln23           (br               ) [ 000000000000000000]
zext_ln25         (zext             ) [ 000000000000000000]
tmp_2             (bitconcatenate   ) [ 000000000000000000]
zext_ln25_1       (zext             ) [ 000000000000000000]
sub_ln25          (sub              ) [ 000000000000111000]
br_ln24           (br               ) [ 000000000001111000]
br_ln28           (br               ) [ 000000000001111111]
j_2               (phi              ) [ 000000000000100000]
icmp_ln24         (icmp             ) [ 000000000001111000]
empty_8           (speclooptripcount) [ 000000000000000000]
j_5               (add              ) [ 000000000001111000]
br_ln24           (br               ) [ 000000000000000000]
zext_ln25_2       (zext             ) [ 000000000000000000]
add_ln25_2        (add              ) [ 000000000000000000]
sext_ln25         (sext             ) [ 000000000000000000]
res_addr_1        (getelementptr    ) [ 000000000000011000]
mat1_addr         (getelementptr    ) [ 000000000000010000]
mat2_addr         (getelementptr    ) [ 000000000000010000]
br_ln0            (br               ) [ 000000001001111000]
res_load          (load             ) [ 000000000000000000]
shl_ln25          (shl              ) [ 000000000000000000]
mat1_load_1       (load             ) [ 000000000000000000]
mat2_load_1       (load             ) [ 000000000000000000]
add_ln25          (add              ) [ 000000000000000000]
add_ln25_1        (add              ) [ 000000000000001000]
store_ln25        (store            ) [ 000000000000000000]
br_ln24           (br               ) [ 000000000001111000]
i_3               (phi              ) [ 000000000000000100]
icmp_ln28         (icmp             ) [ 000000000000000111]
empty_9           (speclooptripcount) [ 000000000000000000]
i_6               (add              ) [ 000000000001000111]
br_ln28           (br               ) [ 000000000000000000]
zext_ln30         (zext             ) [ 000000000000000011]
tmp_4             (bitconcatenate   ) [ 000000000000000000]
zext_ln30_1       (zext             ) [ 000000000000000000]
sub_ln30          (sub              ) [ 000000000000000011]
br_ln29           (br               ) [ 000000000000000111]
ret_ln33          (ret              ) [ 000000000000000000]
j_3               (phi              ) [ 000000000000000010]
icmp_ln29         (icmp             ) [ 000000000000000111]
empty_10          (speclooptripcount) [ 000000000000000000]
j_6               (add              ) [ 000000000000000111]
br_ln29           (br               ) [ 000000000000000000]
zext_ln30_2       (zext             ) [ 000000000000000000]
tmp_6             (bitconcatenate   ) [ 000000000000000000]
zext_ln30_3       (zext             ) [ 000000000000000000]
sub_ln30_1        (sub              ) [ 000000000000000000]
add_ln30          (add              ) [ 000000000000000000]
sext_ln30         (sext             ) [ 000000000000000000]
res_addr_2        (getelementptr    ) [ 000000000000000001]
add_ln30_1        (add              ) [ 000000000000000001]
br_ln0            (br               ) [ 000000000001000111]
sext_ln30_1       (sext             ) [ 000000000000000000]
res_addr_3        (getelementptr    ) [ 000000000000000000]
res_load_1        (load             ) [ 000000000000000000]
store_ln30        (store            ) [ 000000000000000000]
br_ln29           (br               ) [ 000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mat2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="res1_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="res1_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="5" slack="0"/>
<pin id="44" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res1_addr/3 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln12/4 res1_load/9 "/>
</bind>
</comp>

<comp id="51" class="1004" name="mat1_addr_1_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="5" slack="0"/>
<pin id="55" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat1_addr_1/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mat2_addr_1_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat2_addr_1/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mat1_load/4 mat1_load_1/12 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mat2_load/4 mat2_load_1/12 "/>
</bind>
</comp>

<comp id="77" class="1004" name="res1_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res1_addr_1/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="res_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="1"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/10 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln18/10 res_load/12 store_ln25/14 res_load_1/16 store_ln30/17 "/>
</bind>
</comp>

<comp id="98" class="1004" name="res_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_1/12 "/>
</bind>
</comp>

<comp id="105" class="1004" name="mat1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat1_addr/12 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mat2_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat2_addr/12 "/>
</bind>
</comp>

<comp id="122" class="1004" name="res_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_2/16 "/>
</bind>
</comp>

<comp id="130" class="1004" name="res_addr_3_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_3/17 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="1"/>
<pin id="141" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="2" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="j_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="1"/>
<pin id="152" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="res1_load_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res1_load_1 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="res1_load_1_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="32" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res1_load_1/4 "/>
</bind>
</comp>

<comp id="174" class="1005" name="k_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="k_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="2" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="1"/>
<pin id="187" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_1_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="196" class="1005" name="j_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="1"/>
<pin id="198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_1_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_2_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="1"/>
<pin id="209" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_2_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/11 "/>
</bind>
</comp>

<comp id="218" class="1005" name="j_2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="1"/>
<pin id="220" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="j_2_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/12 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_3_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="1"/>
<pin id="231" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_3_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/15 "/>
</bind>
</comp>

<comp id="240" class="1005" name="j_3_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="1"/>
<pin id="242" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_3_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/16 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln8_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln12_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="2" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln12_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln12_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln12/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln9_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="0" index="1" bw="2" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="j_4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln10_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln10_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="1"/>
<pin id="303" dir="0" index="1" bw="2" slack="0"/>
<pin id="304" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln10_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln11_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="k_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln12_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_2/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln12_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="2"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln12_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln12_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_3/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sub_ln12_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="2" slack="0"/>
<pin id="352" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln12_1/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln12_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="2" slack="1"/>
<pin id="358" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_2/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln12_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="mul_ln12_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="0" index="1" bw="32" slack="1"/>
<pin id="368" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln12_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="0" index="1" bw="32" slack="3"/>
<pin id="372" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln15_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="0" index="1" bw="2" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="i_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln18_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln18_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sub_ln18_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln17_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="2" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="j_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln18_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/9 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln18_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="1"/>
<pin id="426" dir="0" index="1" bw="2" slack="0"/>
<pin id="427" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sext_ln18_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln23_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/11 "/>
</bind>
</comp>

<comp id="440" class="1004" name="i_5_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/11 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln25_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/11 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="2" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln25_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/11 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sub_ln25_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="0" index="1" bw="2" slack="0"/>
<pin id="465" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/11 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln24_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="2" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="j_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/12 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln25_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/12 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln25_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="1"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/12 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln25_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/12 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln25_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/13 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln25_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/13 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln25_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln28_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/15 "/>
</bind>
</comp>

<comp id="520" class="1004" name="i_6_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/15 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln30_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/15 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_4_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="0" index="1" bw="2" slack="0"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/15 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln30_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/15 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sub_ln30_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="0"/>
<pin id="545" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/15 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln29_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="0" index="1" bw="2" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/16 "/>
</bind>
</comp>

<comp id="554" class="1004" name="j_6_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/16 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln30_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/16 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="0" index="1" bw="2" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/16 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln30_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/16 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sub_ln30_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30_1/16 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln30_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="1"/>
<pin id="585" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/16 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln30_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/16 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln30_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="1"/>
<pin id="594" dir="0" index="1" bw="2" slack="0"/>
<pin id="595" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/16 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln30_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/17 "/>
</bind>
</comp>

<comp id="604" class="1005" name="i_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="0"/>
<pin id="606" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="609" class="1005" name="sub_ln12_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="1"/>
<pin id="611" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln12 "/>
</bind>
</comp>

<comp id="618" class="1005" name="j_4_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="0"/>
<pin id="620" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="623" class="1005" name="zext_ln10_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="1"/>
<pin id="625" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="628" class="1005" name="res1_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="1"/>
<pin id="630" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res1_addr "/>
</bind>
</comp>

<comp id="636" class="1005" name="k_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="2" slack="0"/>
<pin id="638" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="641" class="1005" name="mat1_addr_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="1"/>
<pin id="643" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mat1_addr_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="mat2_addr_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="1"/>
<pin id="648" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mat2_addr_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="mat1_load_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat1_load "/>
</bind>
</comp>

<comp id="656" class="1005" name="mat2_load_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat2_load "/>
</bind>
</comp>

<comp id="661" class="1005" name="mul_ln12_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12 "/>
</bind>
</comp>

<comp id="666" class="1005" name="add_ln12_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="674" class="1005" name="i_4_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="0"/>
<pin id="676" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="679" class="1005" name="sub_ln18_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="5" slack="1"/>
<pin id="681" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln18 "/>
</bind>
</comp>

<comp id="687" class="1005" name="j_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="2" slack="0"/>
<pin id="689" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="692" class="1005" name="sext_ln18_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="1"/>
<pin id="694" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18 "/>
</bind>
</comp>

<comp id="697" class="1005" name="res1_addr_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="1"/>
<pin id="699" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res1_addr_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="i_5_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="2" slack="0"/>
<pin id="707" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="710" class="1005" name="sub_ln25_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="1"/>
<pin id="712" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln25 "/>
</bind>
</comp>

<comp id="718" class="1005" name="j_5_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="0"/>
<pin id="720" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="723" class="1005" name="res_addr_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="1"/>
<pin id="725" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_addr_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="mat1_addr_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="1"/>
<pin id="730" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mat1_addr "/>
</bind>
</comp>

<comp id="733" class="1005" name="mat2_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="1"/>
<pin id="735" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mat2_addr "/>
</bind>
</comp>

<comp id="738" class="1005" name="add_ln25_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_1 "/>
</bind>
</comp>

<comp id="746" class="1005" name="i_6_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="2" slack="0"/>
<pin id="748" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="751" class="1005" name="zext_ln30_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="5" slack="1"/>
<pin id="753" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30 "/>
</bind>
</comp>

<comp id="756" class="1005" name="sub_ln30_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="5" slack="1"/>
<pin id="758" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln30 "/>
</bind>
</comp>

<comp id="764" class="1005" name="j_6_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="0"/>
<pin id="766" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="769" class="1005" name="res_addr_2_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="1"/>
<pin id="771" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_addr_2 "/>
</bind>
</comp>

<comp id="774" class="1005" name="add_ln30_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="1"/>
<pin id="776" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="26" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="26" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="51" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="58" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="77" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="46" pin="3"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="98" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="120"><net_src comp="105" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="121"><net_src comp="112" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="91" pin="3"/><net_sink comp="91" pin=1"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="46" pin=1"/></net>

<net id="173"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="143" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="143" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="143" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="143" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="263" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="154" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="16" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="154" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="154" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="315"><net_src comp="178" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="178" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="22" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="178" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="342"><net_src comp="24" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="178" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="14" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="323" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="373"><net_src comp="161" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="189" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="16" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="189" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="22" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="189" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="24" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="189" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="14" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="386" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="200" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="16" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="200" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="22" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="200" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="438"><net_src comp="211" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="16" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="211" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="22" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="211" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="24" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="211" pin="4"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="14" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="446" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="222" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="16" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="222" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="22" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="222" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="484" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="500"><net_src comp="91" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="30" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="71" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="65" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="233" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="32" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="233" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="22" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="233" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="24" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="233" pin="4"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="14" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="541"><net_src comp="530" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="526" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="244" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="32" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="244" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="22" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="244" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="24" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="244" pin="4"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="14" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="564" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="560" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="596"><net_src comp="560" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="607"><net_src comp="257" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="612"><net_src comp="279" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="621"><net_src comp="291" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="626"><net_src comp="297" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="631"><net_src comp="40" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="639"><net_src comp="317" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="644"><net_src comp="51" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="649"><net_src comp="58" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="654"><net_src comp="65" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="659"><net_src comp="71" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="664"><net_src comp="365" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="669"><net_src comp="369" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="677"><net_src comp="380" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="682"><net_src comp="402" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="690"><net_src comp="414" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="695"><net_src comp="429" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="700"><net_src comp="77" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="708"><net_src comp="440" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="713"><net_src comp="462" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="721"><net_src comp="474" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="726"><net_src comp="98" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="731"><net_src comp="105" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="736"><net_src comp="112" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="741"><net_src comp="508" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="749"><net_src comp="520" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="754"><net_src comp="526" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="759"><net_src comp="542" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="767"><net_src comp="554" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="772"><net_src comp="122" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="777"><net_src comp="592" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="597" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {10 14 17 }
 - Input state : 
	Port: matrixmul : mat1 | {4 5 12 13 }
	Port: matrixmul : mat2 | {4 5 12 13 }
	Port: matrixmul : res | {12 13 16 17 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		i : 1
		br_ln8 : 2
		zext_ln12 : 1
		tmp : 1
		zext_ln12_1 : 2
		sub_ln12 : 3
	State 3
		icmp_ln9 : 1
		j_4 : 1
		br_ln9 : 2
		zext_ln10 : 1
		add_ln10 : 2
		sext_ln10 : 3
		res1_addr : 4
	State 4
		store_ln12 : 1
		icmp_ln11 : 1
		k : 1
		br_ln11 : 2
		zext_ln12_2 : 1
		add_ln12_1 : 2
		sext_ln12 : 3
		mat1_addr_1 : 4
		tmp_3 : 1
		zext_ln12_3 : 2
		sub_ln12_1 : 3
		add_ln12_2 : 4
		sext_ln12_1 : 5
		mat2_addr_1 : 6
		mat1_load : 5
		mat2_load : 7
	State 5
	State 6
	State 7
	State 8
		icmp_ln15 : 1
		i_4 : 1
		br_ln15 : 2
		zext_ln18 : 1
		tmp_1 : 1
		zext_ln18_1 : 2
		sub_ln18 : 3
	State 9
		icmp_ln17 : 1
		j : 1
		br_ln17 : 2
		zext_ln18_2 : 1
		add_ln18 : 2
		sext_ln18 : 3
		res1_addr_1 : 4
		res1_load : 5
	State 10
		store_ln18 : 1
	State 11
		icmp_ln23 : 1
		i_5 : 1
		br_ln23 : 2
		zext_ln25 : 1
		tmp_2 : 1
		zext_ln25_1 : 2
		sub_ln25 : 3
	State 12
		icmp_ln24 : 1
		j_5 : 1
		br_ln24 : 2
		zext_ln25_2 : 1
		add_ln25_2 : 2
		sext_ln25 : 3
		res_addr_1 : 4
		mat1_addr : 4
		mat2_addr : 4
		res_load : 5
		mat1_load_1 : 5
		mat2_load_1 : 5
	State 13
		shl_ln25 : 1
		add_ln25 : 1
		add_ln25_1 : 2
	State 14
	State 15
		icmp_ln28 : 1
		i_6 : 1
		br_ln28 : 2
		zext_ln30 : 1
		tmp_4 : 1
		zext_ln30_1 : 2
		sub_ln30 : 3
	State 16
		icmp_ln29 : 1
		j_6 : 1
		br_ln29 : 2
		zext_ln30_2 : 1
		tmp_6 : 1
		zext_ln30_3 : 2
		sub_ln30_1 : 3
		add_ln30 : 4
		sext_ln30 : 5
		res_addr_2 : 6
		add_ln30_1 : 2
		res_load_1 : 7
	State 17
		res_addr_3 : 1
		store_ln30 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_257      |    0    |    0    |    10   |
|          |     j_4_fu_291     |    0    |    0    |    10   |
|          |   add_ln10_fu_301  |    0    |    0    |    15   |
|          |      k_fu_317      |    0    |    0    |    10   |
|          |  add_ln12_1_fu_327 |    0    |    0    |    15   |
|          |  add_ln12_2_fu_355 |    0    |    0    |    8    |
|          |   add_ln12_fu_369  |    0    |    0    |    39   |
|          |     i_4_fu_380     |    0    |    0    |    10   |
|          |      j_fu_414      |    0    |    0    |    10   |
|    add   |   add_ln18_fu_424  |    0    |    0    |    15   |
|          |     i_5_fu_440     |    0    |    0    |    10   |
|          |     j_5_fu_474     |    0    |    0    |    10   |
|          |  add_ln25_2_fu_484 |    0    |    0    |    15   |
|          |   add_ln25_fu_502  |    0    |    0    |    8    |
|          |  add_ln25_1_fu_508 |    0    |    0    |    8    |
|          |     i_6_fu_520     |    0    |    0    |    10   |
|          |     j_6_fu_554     |    0    |    0    |    10   |
|          |   add_ln30_fu_582  |    0    |    0    |    8    |
|          |  add_ln30_1_fu_592 |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln8_fu_251  |    0    |    0    |    8    |
|          |   icmp_ln9_fu_285  |    0    |    0    |    8    |
|          |  icmp_ln11_fu_311  |    0    |    0    |    8    |
|          |  icmp_ln15_fu_374  |    0    |    0    |    8    |
|   icmp   |  icmp_ln17_fu_408  |    0    |    0    |    8    |
|          |  icmp_ln23_fu_434  |    0    |    0    |    8    |
|          |  icmp_ln24_fu_468  |    0    |    0    |    8    |
|          |  icmp_ln28_fu_514  |    0    |    0    |    8    |
|          |  icmp_ln29_fu_548  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln12_fu_279  |    0    |    0    |    13   |
|          |  sub_ln12_1_fu_349 |    0    |    0    |    8    |
|    sub   |   sub_ln18_fu_402  |    0    |    0    |    13   |
|          |   sub_ln25_fu_462  |    0    |    0    |    13   |
|          |   sub_ln30_fu_542  |    0    |    0    |    13   |
|          |  sub_ln30_1_fu_576 |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln12_fu_365  |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln12_fu_263  |    0    |    0    |    0    |
|          | zext_ln12_1_fu_275 |    0    |    0    |    0    |
|          |  zext_ln10_fu_297  |    0    |    0    |    0    |
|          | zext_ln12_2_fu_323 |    0    |    0    |    0    |
|          | zext_ln12_3_fu_345 |    0    |    0    |    0    |
|          |  zext_ln18_fu_386  |    0    |    0    |    0    |
|          | zext_ln18_1_fu_398 |    0    |    0    |    0    |
|   zext   | zext_ln18_2_fu_420 |    0    |    0    |    0    |
|          |  zext_ln25_fu_446  |    0    |    0    |    0    |
|          | zext_ln25_1_fu_458 |    0    |    0    |    0    |
|          | zext_ln25_2_fu_480 |    0    |    0    |    0    |
|          |  zext_ln30_fu_526  |    0    |    0    |    0    |
|          | zext_ln30_1_fu_538 |    0    |    0    |    0    |
|          | zext_ln30_2_fu_560 |    0    |    0    |    0    |
|          | zext_ln30_3_fu_572 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_267     |    0    |    0    |    0    |
|          |    tmp_3_fu_337    |    0    |    0    |    0    |
|bitconcatenate|    tmp_1_fu_390    |    0    |    0    |    0    |
|          |    tmp_2_fu_450    |    0    |    0    |    0    |
|          |    tmp_4_fu_530    |    0    |    0    |    0    |
|          |    tmp_6_fu_564    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln10_fu_306  |    0    |    0    |    0    |
|          |  sext_ln12_fu_332  |    0    |    0    |    0    |
|          | sext_ln12_1_fu_360 |    0    |    0    |    0    |
|   sext   |  sext_ln18_fu_429  |    0    |    0    |    0    |
|          |  sext_ln25_fu_489  |    0    |    0    |    0    |
|          |  sext_ln30_fu_587  |    0    |    0    |    0    |
|          | sext_ln30_1_fu_597 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    shl   |   shl_ln25_fu_496  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |    0    |   396   |
|----------|--------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| res|    0   |   64   |    5   |    0   |
|res1|    0   |   64   |    5   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   128  |   10   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln12_reg_666 |   32   |
| add_ln25_1_reg_738|   32   |
| add_ln30_1_reg_774|    5   |
|    i_0_reg_139    |    2   |
|    i_1_reg_185    |    2   |
|    i_2_reg_207    |    2   |
|    i_3_reg_229    |    2   |
|    i_4_reg_674    |    2   |
|    i_5_reg_705    |    2   |
|    i_6_reg_746    |    2   |
|     i_reg_604     |    2   |
|    j_0_reg_150    |    2   |
|    j_1_reg_196    |    2   |
|    j_2_reg_218    |    2   |
|    j_3_reg_240    |    2   |
|    j_4_reg_618    |    2   |
|    j_5_reg_718    |    2   |
|    j_6_reg_764    |    2   |
|     j_reg_687     |    2   |
|    k_0_reg_174    |    2   |
|     k_reg_636     |    2   |
|mat1_addr_1_reg_641|    4   |
| mat1_addr_reg_728 |    4   |
| mat1_load_reg_651 |   32   |
|mat2_addr_1_reg_646|    4   |
| mat2_addr_reg_733 |    4   |
| mat2_load_reg_656 |   32   |
|  mul_ln12_reg_661 |   32   |
|res1_addr_1_reg_697|    4   |
| res1_addr_reg_628 |    4   |
|res1_load_1_reg_161|   32   |
| res_addr_1_reg_723|    4   |
| res_addr_2_reg_769|    4   |
| sext_ln18_reg_692 |   64   |
|  sub_ln12_reg_609 |    5   |
|  sub_ln18_reg_679 |    5   |
|  sub_ln25_reg_710 |    5   |
|  sub_ln30_reg_756 |    5   |
| zext_ln10_reg_623 |    5   |
| zext_ln30_reg_751 |    5   |
+-------------------+--------+
|       Total       |   359  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_46  |  p0  |   3  |   4  |   12   ||    15   |
|   grp_access_fu_65  |  p0  |   4  |   4  |   16   ||    21   |
|   grp_access_fu_71  |  p0  |   4  |   4  |   16   ||    21   |
|   grp_access_fu_91  |  p0  |   6  |   4  |   24   ||    33   |
|   grp_access_fu_91  |  p1  |   3  |  32  |   96   ||    15   |
| res1_load_1_reg_161 |  p0  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   228  || 11.0715 ||   114   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   396  |    -   |
|   Memory  |    0   |    -   |    -   |   128  |   10   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   114  |    -   |
|  Register |    -   |    -   |    -   |   359  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   11   |   487  |   520  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+

