// Seed: 3543138313
module module_0 ();
  wire id_1;
  parameter id_2 = 1;
  wire  id_3;
  logic id_4;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    output tri id_8,
    input tri id_9,
    output supply1 id_10,
    output wire id_11,
    output wire id_12,
    output logic id_13
);
  initial begin : LABEL_0
    assume (1);
    id_13 <= id_4;
    $signed(87);
    ;
    if (1) begin : LABEL_1
      if ("") id_13 = 1 - 1;
    end else begin : LABEL_2
      wait (id_9);
    end
  end
  module_0 modCall_1 ();
endmodule
