-series GW1NZ
-device GW1NZ-1
-package QFN48
-part_number GW1NZ-LV1QN48C6/I5


-mod_name g_rega
-file_name gene_reg
-path C:/Intel_FPGA_Project/TangNano1k_SoC_project_2/src/gowin_dpb/
-type RAM_DP
-file_type vlg
-bram_b true
-dev_type GW1NZ-1
-depth_0 64
-depth_1 64
-width_0 32
-width_1 32
-read_mode_0 bypass
-read_mode_1 bypass
-write_mode_0 normal
-write_mode_1 normal
-speed true
-reset_mode sync
-init_file C:\Intel_FPGA_Project\TangNano1k_SoC_project_2\src\g_reg_init.mi
-init_match port_A