Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/usr/local/share/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/usr/local/share/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/usr/local/share/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/27-openroad-globalplacement/controller.odb'…
Reading design constraints file at '/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 10
[INFO] Setting input delay to: 10
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 2 input buffers.
[INFO RSZ-0028] Inserted 16 output buffers.
[INFO RSZ-0058] Using max wire length 5786um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |        93
       10 |       2 |       0 |             0 |        83
       20 |      11 |       0 |             0 |        73
       30 |      15 |       0 |             0 |        63
       40 |      24 |       0 |             0 |        53
       50 |      27 |       0 |             0 |        43
       60 |      36 |       0 |             0 |        33
       70 |      46 |       0 |             0 |        23
       80 |      56 |       0 |             0 |        13
       90 |      66 |       3 |             3 |         3
    final |      67 |       3 |             3 |         0
---------------------------------------------------------
[INFO RSZ-0035] Found 3 fanout violations.
[INFO RSZ-0038] Inserted 3 buffers in 3 nets.
[INFO RSZ-0039] Resized 67 instances.
Placement Analysis
---------------------------------
total displacement        170.7 u
average displacement        1.0 u
max displacement            8.7 u
original HPWL            1927.3 u
legalized HPWL           2028.6 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 31 instances
[INFO DPL-0021] HPWL before            2028.6 u
[INFO DPL-0022] HPWL after             1984.1 u
[INFO DPL-0023] HPWL delta               -2.2 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                20      75.07
  Tap cell                                 60      75.07
  Timing Repair Buffer                     21     105.10
  Inverter                                  8      30.03
  Sequential cell                          20     401.64
  Multi-Input combinational cell           44     375.36
  Total                                   173    1062.27
Writing OpenROAD database to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/31-openroad-repairdesignpostgpl/controller.odb'…
Writing netlist to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/31-openroad-repairdesignpostgpl/controller.nl.v'…
Writing powered netlist to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/31-openroad-repairdesignpostgpl/controller.pnl.v'…
Writing layout to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/31-openroad-repairdesignpostgpl/controller.def'…
Writing timing constraints to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/31-openroad-repairdesignpostgpl/controller.sdc'…
