Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Thu Sep  8 20:50:32 2022
| Host         : DESKTOP-E1S6T55 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             147 |           61 |
| No           | No                    | Yes                    |              64 |           20 |
| No           | Yes                   | No                     |             241 |           80 |
| Yes          | No                    | No                     |              44 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              88 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                      Enable Signal                      |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  my_clocking/inst/CLK_50 |                                                         | my_ov7670_controller/Inst_i2c_sender/sioc_i_1_n_0        |                1 |              1 |
|  ov7670_pclk_IBUF_BUFG   |                                                         |                                                          |                1 |              2 |
|  my_clocking/inst/CLK_25 |                                                         | my_resetlocked/safestart[3]_i_1_n_0                      |                1 |              4 |
|  my_clocking/inst/CLK_50 |                                                         |                                                          |                3 |              4 |
|  my_clocking/inst/CLK_50 | my_ov7670_controller/Inst_i2c_sender/divider[7]_i_1_n_0 |                                                          |                3 |              8 |
| ~ov7670_pclk_IBUF_BUFG   |                                                         |                                                          |               10 |             10 |
|  my_clocking/inst/CLK_25 | my_VGA/Vcnt[10]_i_1_n_0                                 | my_resetlocked/Q[0]                                      |                3 |             11 |
|  my_clocking/inst/CLK_50 | my_ov7670_controller/Inst_i2c_sender/busy_sr0           | my_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0 |                4 |             11 |
| ~my_filtering/pcount     |                                                         | my_VGA/red_reg[3]                                        |                6 |             12 |
|  ov7670_pclk_IBUF_BUFG   | my_ov7670_capture/latched_href                          |                                                          |               12 |             15 |
|  my_clocking/inst/CLK_50 | my_ov7670_controller/Inst_i2c_sender/E[0]               | my_debounce/SR[0]                                        |                5 |             16 |
|  ov7670_pclk_IBUF_BUFG   | my_ov7670_capture/wren                                  | my_ov7670_capture/latched_vsync                          |                5 |             19 |
|  my_clocking/inst/CLK_50 | my_ov7670_controller/Inst_i2c_sender/busy_sr0           |                                                          |                5 |             21 |
|  my_clocking/inst/CLK_25 |                                                         | my_resetlocked/c_reg[23]                                 |                7 |             24 |
|  my_clocking/inst/CLK_50 | my_ov7670_controller/Inst_i2c_sender/busy_sr0           | my_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0 |                5 |             31 |
|  my_clocking/inst/CLK_25 |                                                         |                                                          |               47 |            131 |
|  my_clocking/inst/CLK_25 |                                                         | my_resetlocked/Q[0]                                      |               85 |            264 |
+--------------------------+---------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                     2 |
| 8      |                     1 |
| 10     |                     1 |
| 11     |                     2 |
| 12     |                     1 |
| 15     |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


