INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sources_1/new/counter_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new/counter_7seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_7seg_tb
