

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:512:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_nt5xRV
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_sK7xY0"
Running: cat _ptx_sK7xY0 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_N7ObP6
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_N7ObP6 --output-file  /dev/null 2> _ptx_sK7xY0info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_sK7xY0 _ptx2_N7ObP6 _ptx_sK7xY0info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 91648 (ipc=183.3) sim_rate=45824 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:36:38 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(53,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(80,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1311,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1311,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1312,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1317,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1317,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1318,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1319,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1319,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1319,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1320,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1326,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1327,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1328,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1328,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1329,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1335,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1336,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1336,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1336,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1336,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1337,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1338,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1339,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1340,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1344,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1346,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1346,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1346,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1346,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1347,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1348,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1351,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1352,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1353,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1353,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1353,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1353,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1354,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1355,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1356,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1357,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1357,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1358,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1359,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1360,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1361,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1361,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1361,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1361,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1361,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1362,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1363,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1363,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1363,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1364,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1364,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1365,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1365,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1365,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1365,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1365,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1366,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1366,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1366,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1367,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1367,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1367,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1367,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1367,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1368,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1369,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1369,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1370,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1370,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1377,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1377,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1378,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1378,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1379,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1379,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1380,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1381,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1381,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1381,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1382,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1383,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1383,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1383,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1383,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1383,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1384,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1384,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1384,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1385,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1385,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1385,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1386,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1386,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1386,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1387,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1387,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1387,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1388,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1388,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1389,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1389,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1389,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1389,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1390,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1390,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1391,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1392,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1392,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1392,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1393,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1394,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1395,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1398,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1398,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1398,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1398,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1399,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1399,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1400,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1400,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1401,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1401,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1401,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1402,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1402,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1402,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1403,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1404,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1405,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1405,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1405,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1406,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1406,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1407,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1417,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1417,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1418,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1419,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1419,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1420,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1429,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1429,0), 4 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(140,0,0) tid=(85,0,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1430,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1431,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1431,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1431,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1432,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1433,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 428299 (ipc=285.5) sim_rate=142766 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:36:39 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(118,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(152,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1800,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1801,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1822,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1823,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1830,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1835,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1835,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1836,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1836,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1845,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1845,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1846,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1846,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1857,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1858,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1864,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1881,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1882,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1882,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1883,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1893,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1894,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1895,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1895,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1896,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1896,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1897,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1901,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1902,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1904,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1910,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1911,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1919,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1922,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1922,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1922,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1923,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1923,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1924,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1924,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1925,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1935,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1935,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1935,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1936,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1936,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1936,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1942,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1943,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1947,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1947,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1948,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1948,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1955,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1956,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1956,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1957,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1959,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1960,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(203,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1977,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1978,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1979,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1980,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1981,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1981,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1982,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1983,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1985,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1986,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1989,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1989,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1989,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1990,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1990,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1990,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1992,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1993,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1995,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1995,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1996,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1997,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1999,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1999,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2000,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2000,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2002,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2003,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2007,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2008,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2019,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2020,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2026,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2026,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2027,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2028,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2028,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2029,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2043,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(2044,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2048,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2049,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2051,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2052,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2055,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2056,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2061,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2062,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2063,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2064,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2064,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2065,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2068,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2069,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2074,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2075,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2081,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2082,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2083,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2083,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2083,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2084,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2084,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2085,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(206,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2092,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2092,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2093,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2094,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2099,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2100,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2105,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2106,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2107,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2108,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2111,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2112,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2115,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2115,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2115,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2116,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2116,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2117,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2117,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2118,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2125,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2131,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2133,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2133,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2134,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2144,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2144,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2147,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2155,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2156,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2163,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2188,0), 4 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(251,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2238,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2246,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2256,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2272,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2288,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2296,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2299,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2328,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2342,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2367,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2376,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2379,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2388,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2400,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2402,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2410,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2410,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2413,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2419,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2427,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2432,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2438,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2456,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2458,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2462,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2467,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2467,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2469,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2474,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2476,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2482,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2486,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2491,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2496,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 887194 (ipc=354.9) sim_rate=221798 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:36:40 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2509,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2510,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2510,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2510,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2526,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2527,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2528,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2533,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2534,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2540,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2544,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2545,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2546,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2563,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2563,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2564,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2564,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2565,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2576,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2579,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2584,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2585,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2599,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2603,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2607,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2609,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2615,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2615,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2618,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2628,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2629,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2648,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2649,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5875,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5876
gpu_sim_insn = 917736
gpu_ipc =     156.1838
gpu_tot_sim_cycle = 5876
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     156.1838
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 319
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5821
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5821
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3515
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7804	W0_Idle:16637	W0_Scoreboard:28322	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 158 
maxdqlatency = 0 
maxmflatency = 432 
averagemflatency = 305 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5875 
mrq_lat_table:150 	3 	20 	15 	25 	27 	37 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37 	527 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	236 	298 	4 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2020         0      5857         0         0         0         0         0         0         0       960       937      1819      1826         0         0 
dram[1]:      1226         0         0         0         0         0         0         0         0         0       968       940      1822      1822         0      3850 
dram[2]:         0         0         0      2947         0      1437         0         0         0      4199       979       941      1829      1416         0         0 
dram[3]:         0         0         0      5024         0      4610         0         0         0         0       976       944      1838      1824         0         0 
dram[4]:         0      3776         0         0         0      5435         0         0         0         0      1031      2405      1828      1810      3016         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       932       959      1859      1831      5509         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000 11.000000 11.000000 11.000000      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000 11.000000 13.000000 11.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 10.000000 11.000000 11.000000 12.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 10.000000 11.000000 11.000000 10.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  4.666667  6.500000 11.000000 10.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 11.000000 11.000000 10.000000  1.000000      -nan 
average row locality = 290/42 = 6.904762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         1         0         0         0         0         0         0         0        10        11        11        11         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0        10        11        13        11         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        10        11        11        11         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        10        11        11        10         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        13        12        11        10         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        11        11        11        10         1         0 
total reads: 280
min_bank_accesses = 0!
chip skew: 50/44 = 1.14
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1477    none         125    none      none      none      none      none      none      none         555       696       605       661    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         578       699       516       638    none         275
dram[2]:     none      none      none         126    none         282    none      none      none         126       570       695       574       582    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         599       734       618       611    none      none  
dram[4]:     none         125    none      none      none         125    none      none      none      none         554       665       580       623       276    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         559       689       586       626       282    none  
maximum mf latency per bank:
dram[0]:        295         0       251         0         0         0         0         0         0         0       298       420       345       411         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       305       398       311       413         0       282
dram[2]:          0         0         0       252         0       282         0         0         0       252       313       402       343       421         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       317       420       343       411         0         0
dram[4]:          0       251         0         0         0       251         0         0         0         0       312       432       344       384       281         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       302       418       329       417       282         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f0e4fc43600 :  mf: uid= 34136, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5875), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7756 n_nop=7374 n_act=8 n_pre=2 n_req=48 n_rd=371 n_write=1 bw_util=0.09593
n_activity=1320 dram_eff=0.5636
bk0: 24a 7629i bk1: 0a 7753i bk2: 3a 7730i bk3: 0a 7754i bk4: 0a 7756i bk5: 0a 7756i bk6: 0a 7757i bk7: 0a 7757i bk8: 0a 7757i bk9: 0a 7758i bk10: 80a 7511i bk11: 88a 7294i bk12: 88a 7419i bk13: 88a 7229i bk14: 0a 7756i bk15: 0a 7756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.234399
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7756 n_nop=7358 n_act=6 n_pre=0 n_req=49 n_rd=392 n_write=0 bw_util=0.1011
n_activity=1345 dram_eff=0.5829
bk0: 8a 7719i bk1: 0a 7753i bk2: 0a 7754i bk3: 0a 7754i bk4: 0a 7754i bk5: 0a 7754i bk6: 0a 7755i bk7: 0a 7756i bk8: 0a 7757i bk9: 0a 7760i bk10: 80a 7511i bk11: 88a 7271i bk12: 104a 7413i bk13: 88a 7295i bk14: 0a 7755i bk15: 24a 7677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.206292
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7756 n_nop=7378 n_act=7 n_pre=0 n_req=49 n_rd=368 n_write=3 bw_util=0.09567
n_activity=1271 dram_eff=0.5838
bk0: 0a 7755i bk1: 0a 7756i bk2: 0a 7756i bk3: 8a 7716i bk4: 0a 7757i bk5: 8a 7721i bk6: 0a 7756i bk7: 0a 7757i bk8: 0a 7759i bk9: 8a 7718i bk10: 80a 7508i bk11: 88a 7273i bk12: 88a 7402i bk13: 88a 7255i bk14: 0a 7753i bk15: 0a 7754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.226921
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7756 n_nop=7396 n_act=6 n_pre=0 n_req=46 n_rd=352 n_write=2 bw_util=0.09128
n_activity=1208 dram_eff=0.5861
bk0: 0a 7756i bk1: 0a 7757i bk2: 0a 7758i bk3: 8a 7717i bk4: 0a 7756i bk5: 8a 7715i bk6: 0a 7754i bk7: 0a 7755i bk8: 0a 7757i bk9: 0a 7757i bk10: 80a 7492i bk11: 88a 7219i bk12: 88a 7432i bk13: 80a 7290i bk14: 0a 7753i bk15: 0a 7755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.20526
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7756 n_nop=7339 n_act=10 n_pre=3 n_req=54 n_rd=400 n_write=4 bw_util=0.1042
n_activity=1446 dram_eff=0.5588
bk0: 0a 7754i bk1: 8a 7715i bk2: 0a 7755i bk3: 0a 7755i bk4: 0a 7756i bk5: 8a 7717i bk6: 0a 7757i bk7: 0a 7758i bk8: 0a 7759i bk9: 0a 7759i bk10: 104a 7364i bk11: 96a 7172i bk12: 88a 7422i bk13: 80a 7285i bk14: 16a 7696i bk15: 0a 7753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.247163
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7756 n_nop=7399 n_act=5 n_pre=0 n_req=44 n_rd=352 n_write=0 bw_util=0.09077
n_activity=1191 dram_eff=0.5911
bk0: 0a 7754i bk1: 0a 7755i bk2: 0a 7756i bk3: 0a 7756i bk4: 0a 7756i bk5: 0a 7757i bk6: 0a 7757i bk7: 0a 7757i bk8: 0a 7757i bk9: 0a 7757i bk10: 88a 7473i bk11: 88a 7222i bk12: 88a 7425i bk13: 80a 7304i bk14: 8a 7719i bk15: 0a 7753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.188499

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 25, Miss_rate = 0.325, Pending_hits = 27, Reservation_fails = 259
L2_cache_bank[1]: Access = 44, Miss = 22, Miss_rate = 0.500, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 24, Miss_rate = 0.393, Pending_hits = 24, Reservation_fails = 120
L2_cache_bank[3]: Access = 47, Miss = 25, Miss_rate = 0.532, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 21, Miss_rate = 0.500, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 25, Miss_rate = 0.543, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 23, Miss_rate = 0.500, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 24, Miss_rate = 0.533, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 23, Miss_rate = 0.511, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 21, Miss_rate = 0.500, Pending_hits = 21, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 280
L2_total_cache_miss_rate = 0.4698
L2_total_cache_pending_hits = 265
L2_total_cache_reservation_fails = 379
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 249
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.063

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1921
	minimum = 6
	maximum = 35
Network latency average = 9.12584
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.66407
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0075133
	minimum = 0.00595643 (at node 9)
	maximum = 0.0131042 (at node 15)
Accepted packet rate average = 0.0075133
	minimum = 0.00595643 (at node 9)
	maximum = 0.0131042 (at node 15)
Injected flit rate average = 0.0218592
	minimum = 0.00595643 (at node 9)
	maximum = 0.058373 (at node 15)
Accepted flit rate average= 0.0218592
	minimum = 0.00714772 (at node 19)
	maximum = 0.0449285 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1921 (1 samples)
	minimum = 6 (1 samples)
	maximum = 35 (1 samples)
Network latency average = 9.12584 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.66407 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0075133 (1 samples)
	minimum = 0.00595643 (1 samples)
	maximum = 0.0131042 (1 samples)
Accepted packet rate average = 0.0075133 (1 samples)
	minimum = 0.00595643 (1 samples)
	maximum = 0.0131042 (1 samples)
Injected flit rate average = 0.0218592 (1 samples)
	minimum = 0.00595643 (1 samples)
	maximum = 0.058373 (1 samples)
Accepted flit rate average = 0.0218592 (1 samples)
	minimum = 0.00714772 (1 samples)
	maximum = 0.0449285 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1469 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5876)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5876)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5876)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5876)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5876)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5876)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5876)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(26,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(71,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (368,5876), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(369,5876)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (373,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5876), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(374,5876)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5876)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (374,5876), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(375,5876)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5876), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5876)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5876)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5876), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5876)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (379,5876), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(380,5876)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (380,5876), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(381,5876)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (384,5876), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(385,5876)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (385,5876), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(386,5876)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (389,5876), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(390,5876)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (390,5876), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(391,5876)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5876)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5876)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (392,5876), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(393,5876)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5876), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5876)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5876), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5876)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (400,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5876), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(401,5876)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5876)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(25,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (405,5876), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(406,5876)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (406,5876), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(407,5876)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (409,5876), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(410,5876)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (411,5876), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(412,5876)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (412,5876), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(413,5876)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (416,5876), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(417,5876)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (418,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (418,5876), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(419,5876)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(419,5876)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (428,5876), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(429,5876)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (432,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (432,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (432,5876), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(433,5876)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(434,5876)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(435,5876)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (436,5876), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(437,5876)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (441,5876), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(442,5876)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (442,5876), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(443,5876)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (450,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (450,5876), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(451,5876)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(452,5876)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(453,5876)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (455,5876), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(456,5876)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (456,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (456,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (456,5876), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(457,5876)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(457,5876)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (457,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (457,5876), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,5876)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(458,5876)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(459,5876)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (462,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5876), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(463,5876)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(463,5876)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(464,5876)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (464,5876), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(465,5876)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (469,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (469,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (469,5876), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(470,5876)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(470,5876)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (470,5876), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(471,5876)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(471,5876)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,5876), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,5876)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (476,5876), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(477,5876)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (479,5876), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(480,5876)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (482,5876), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(483,5876)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (485,5876), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(486,5876)
GPGPU-Sim uArch: cycles simulated: 6376  inst.: 1280073 (ipc=724.7) sim_rate=256014 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:36:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (514,5876), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(515,5876)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(93,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (539,5876), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(540,5876)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (547,5876), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(548,5876)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (550,5876), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(551,5876)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (552,5876), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(553,5876)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (562,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (562,5876), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(563,5876)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(564,5876)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (567,5876), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(568,5876)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (571,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (571,5876), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(572,5876)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(573,5876)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (573,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (573,5876), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(574,5876)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (574,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (574,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (574,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (574,5876), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(575,5876)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(575,5876)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(575,5876)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(576,5876)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(576,5876)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (576,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (576,5876), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(577,5876)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (577,5876), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(578,5876)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(578,5876)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (578,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (578,5876), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(579,5876)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(580,5876)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (580,5876), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(581,5876)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (584,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (584,5876), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(585,5876)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(586,5876)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (588,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (588,5876), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(589,5876)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(590,5876)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (590,5876), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(591,5876)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (598,5876), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(599,5876)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (600,5876), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(601,5876)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (611,5876), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(612,5876)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(152,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (664,5876), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(665,5876)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (741,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (741,5876), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(742,5876)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(743,5876)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (744,5876), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,5876)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(745,5876)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (769,5876), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(770,5876)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(155,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (773,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (773,5876), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(774,5876)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(774,5876)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (780,5876), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(781,5876)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (784,5876), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(785,5876)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (787,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (787,5876), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(788,5876)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(788,5876)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (788,5876), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(789,5876)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5876), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5876)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (800,5876), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(801,5876)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (803,5876), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(804,5876)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (818,5876), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(819,5876)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5876), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5876)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (827,5876), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(828,5876)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (829,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (829,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (829,5876), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(830,5876)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(830,5876)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (830,5876), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(831,5876)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(831,5876)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (835,5876), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(836,5876)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (837,5876), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(838,5876)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (853,5876), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(854,5876)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (857,5876), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(858,5876)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (861,5876), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(862,5876)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (863,5876), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(864,5876)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (870,5876), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(871,5876)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (872,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (872,5876), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(873,5876)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(874,5876)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (876,5876), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(877,5876)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (877,5876), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(878,5876)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (878,5876), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(879,5876)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (879,5876), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(880,5876)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (885,5876), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(886,5876)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (886,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (886,5876), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(887,5876)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(887,5876)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (887,5876), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(888,5876)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (893,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (893,5876), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(894,5876)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(894,5876)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (901,5876), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(902,5876)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (904,5876), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(905,5876)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(179,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (908,5876), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(909,5876)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (909,5876), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(910,5876)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (913,5876), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(914,5876)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (919,5876), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(920,5876)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (921,5876), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(922,5876)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (923,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (923,5876), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(924,5876)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (924,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (924,5876), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(925,5876)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(925,5876)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(926,5876)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (927,5876), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(928,5876)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (933,5876), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(934,5876)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (934,5876), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(935,5876)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (937,5876), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(938,5876)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (949,5876), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(950,5876)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (957,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (957,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (957,5876), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(958,5876)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(958,5876)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(959,5876)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (973,5876), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(974,5876)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (974,5876), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(975,5876)
GPGPU-Sim uArch: cycles simulated: 6876  inst.: 1648817 (ipc=731.1) sim_rate=274802 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:36:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1002,5876), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1003,5876)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1013,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1013,5876), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1014,5876)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1015,5876)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1016,5876), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1017,5876)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1021,5876), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1022,5876)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1023,5876), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1024,5876)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(212,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1031,5876), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1032,5876)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1034,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1034,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1034,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1034,5876), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1035,5876)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1035,5876)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1035,5876)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1036,5876)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1039,5876), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1040,5876)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1046,5876), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1047,5876)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1048,5876), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1049,5876)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1053,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1053,5876), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1054,5876)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1055,5876)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1056,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1057,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1059,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1060,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1061,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1075,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1075,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1086,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1092,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1111,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1125,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1138,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1139,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1148,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1148,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1153,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1154,5876), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(252,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1159,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1167,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1171,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1185,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1190,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1192,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1195,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1201,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1202,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1204,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1207,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1209,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1210,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1215,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1217,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1220,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1228,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1229,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1238,5876), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1239,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1240,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1241,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1242,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1247,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1254,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1260,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1262,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1267,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1271,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1274,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1275,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1277,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1282,5876), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1282,5876), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1282,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1288,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1295,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1300,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1301,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1301,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1303,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1308,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1312,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1315,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1324,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1326,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1326,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1337,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1343,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1343,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1344,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1349,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1351,5876), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1353,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1353,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1357,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1362,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1362,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1370,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1383,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1399,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1403,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1409,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1412,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2878,5876), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 9376  inst.: 1835878 (ipc=262.3) sim_rate=262268 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:36:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3908,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4364,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4520,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4889,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5422,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5527,5876), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5894,5876), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5895
gpu_sim_insn = 919016
gpu_ipc =     155.8975
gpu_tot_sim_cycle = 11771
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0404
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 319
gpu_stall_icnt2sh    = 433
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 975
	L1I_total_cache_miss_rate = 0.0258
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5821
L1D_cache:
	L1D_cache_core[0]: Access = 420, Miss = 143, Miss_rate = 0.340, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 340, Miss = 102, Miss_rate = 0.300, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[2]: Access = 356, Miss = 109, Miss_rate = 0.306, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[3]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[4]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 334, Miss = 99, Miss_rate = 0.296, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[7]: Access = 334, Miss = 100, Miss_rate = 0.299, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 66, Miss_rate = 0.236, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 62, Miss_rate = 0.235, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[11]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[12]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[14]: Access = 264, Miss = 62, Miss_rate = 0.235, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1266
	L1D_total_cache_miss_rate = 0.2755
	L1D_total_cache_pending_hits = 3000
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1092
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 174
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36850
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 975
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5821
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 316, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3515
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1092
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8673	W0_Idle:38426	W0_Scoreboard:55906	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8736 {8:1092,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 352 {8:44,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148512 {136:1092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5984 {136:44,}
maxmrqlatency = 158 
maxdqlatency = 0 
maxmflatency = 432 
averagemflatency = 225 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11770 
mrq_lat_table:265 	3 	38 	27 	27 	29 	37 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	693 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1326 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	636 	455 	16 	0 	0 	0 	0 	2 	9 	39 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        10        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         1         0         0        10         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         4         0         0        11        12         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        10         0         0        10         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        11         0         0         0         1         0 
maximum service time to same row:
dram[0]:      2020      3721      5857      4151         0         0         0      4531      2569      3682      2128      3234      1819      1826      1782      3409 
dram[1]:      1226         0         0         0      4291      3060         0      2817       931         0      1683       940      1822      1822      2316      3850 
dram[2]:         0      4866      4096      2947         0      2969         0      5404         0      4199       979       941      1829      2350      2159      3943 
dram[3]:      1356      3335      2343      5024         0      4610      2634      3307      4454      4457       976       944      1838      1956      2413      2510 
dram[4]:      3474      3776         0         0         0      5435      2857         0      4594      2896      1031      2405      1828      1810      3016      2547 
dram[5]:      1368      2437      2274      1441      2760      1457      3759      1440      3501      3587       932       959      1859      1831      5509      2141 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000  6.000000  6.500000 12.000000 11.000000  3.000000  2.000000 
dram[1]:  1.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.500000  1.000000      -nan  6.000000 11.000000 14.000000 12.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.000000 10.000000 11.000000  6.000000  4.666667  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000  5.500000 11.000000 12.000000  4.000000  3.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  3.750000  7.500000 11.000000 13.000000  7.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000  6.000000 11.000000 11.000000 11.000000  1.333333  3.000000 
average row locality = 439/103 = 4.262136
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         1         2         1         0         0         0         1         2         2        11        12        12        11         3         2 
dram[1]:         1         0         0         0         1         1         0         2         1         0        11        11        14        12         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         5        10        11        12        13         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        11        11        12        12         3         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        14        13        11        13         7         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        12        11        11        11         4         3 
total reads: 384
min_bank_accesses = 0!
chip skew: 70/60 = 1.17
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         4         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 55
min_bank_accesses = 0!
chip skew: 11/4 = 2.75
average mf latency per bank:
dram[0]:       1477       126       160       130    none      none      none         128       181       124       726       917       923       999       275       277
dram[1]:          0    none      none      none         125       125    none         228       283    none         799      1017       729       921       281       387
dram[2]:     none         125       126       164    none         181    none         126    none         178       872      1039       838       799       425       282
dram[3]:        282       141       124       162    none         197       126       124       126       301       844      1094       889       798       322       274
dram[4]:        126       197    none      none      none         160       124    none         185       126      1232       786       848       753       334       322
dram[5]:        282       147       126       299       127       301       146       282       125       126       844       990       900       894       319       323
maximum mf latency per bank:
dram[0]:        295       252       251       261         0         0         0       256       282       251       298       420       345       411       281       282
dram[1]:          0         0         0         0       251       251         0       282       283         0       305       398       311       413       281       282
dram[2]:          0       251       252       259         0       282         0       252         0       314       313       402       343       421       282       282
dram[3]:        282       283       252       254         0       251       252       251       252       301       317       420       343       411       281       281
dram[4]:        252       251         0         0         0       251       252         0       296       252       312       432       344       384       281       281
dram[5]:        282       252       252       299       264       301       293       282       251       252       302       418       329       417       291       282

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15537 n_nop=15000 n_act=18 n_pre=5 n_req=73 n_rd=504 n_write=10 bw_util=0.06616
n_activity=2061 dram_eff=0.4988
bk0: 24a 15407i bk1: 8a 15493i bk2: 16a 15463i bk3: 8a 15482i bk4: 0a 15538i bk5: 0a 15540i bk6: 0a 15542i bk7: 8a 15495i bk8: 16a 15454i bk9: 16a 15464i bk10: 88a 15237i bk11: 96a 15000i bk12: 96a 15174i bk13: 88a 15008i bk14: 24a 15458i bk15: 16a 15479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.124735
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15537 n_nop=15038 n_act=13 n_pre=2 n_req=64 n_rd=480 n_write=4 bw_util=0.0623
n_activity=1840 dram_eff=0.5261
bk0: 8a 15500i bk1: 0a 15535i bk2: 0a 15536i bk3: 0a 15537i bk4: 8a 15497i bk5: 8a 15495i bk6: 0a 15537i bk7: 16a 15451i bk8: 8a 15502i bk9: 0a 15539i bk10: 88a 15239i bk11: 88a 15050i bk12: 112a 15170i bk13: 96a 15052i bk14: 8a 15501i bk15: 40a 15413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.106069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15537 n_nop=15022 n_act=18 n_pre=6 n_req=71 n_rd=480 n_write=11 bw_util=0.0632
n_activity=1968 dram_eff=0.499
bk0: 0a 15535i bk1: 8a 15497i bk2: 8a 15497i bk3: 16a 15446i bk4: 0a 15538i bk5: 16a 15451i bk6: 0a 15537i bk7: 8a 15498i bk8: 0a 15540i bk9: 40a 15333i bk10: 80a 15286i bk11: 88a 15052i bk12: 96a 15137i bk13: 104a 14941i bk14: 8a 15500i bk15: 8a 15501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.119972
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15537 n_nop=14978 n_act=18 n_pre=3 n_req=76 n_rd=528 n_write=10 bw_util=0.06925
n_activity=2105 dram_eff=0.5112
bk0: 8a 15501i bk1: 8a 15460i bk2: 16a 15466i bk3: 16a 15453i bk4: 0a 15536i bk5: 8a 15497i bk6: 8a 15496i bk7: 16a 15465i bk8: 8a 15497i bk9: 8a 15477i bk10: 88a 15227i bk11: 88a 14999i bk12: 96a 15192i bk13: 96a 14971i bk14: 24a 15454i bk15: 40a 15412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.107614
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240200, atomic=0 1 entries : 0x7f0e4f123670 :  mf: uid= 60143, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11770), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15537 n_nop=14949 n_act=17 n_pre=5 n_req=81 n_rd=555 n_write=11 bw_util=0.07286
n_activity=2236 dram_eff=0.5063
bk0: 8a 15494i bk1: 8a 15495i bk2: 0a 15535i bk3: 0a 15535i bk4: 0a 15538i bk5: 11a 15481i bk6: 16a 15467i bk7: 0a 15539i bk8: 16a 15454i bk9: 8a 15498i bk10: 112a 15097i bk11: 104a 14919i bk12: 88a 15202i bk13: 104a 14999i bk14: 56a 15368i bk15: 24a 15456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.125893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15537 n_nop=14986 n_act=19 n_pre=3 n_req=74 n_rd=520 n_write=9 bw_util=0.0681
n_activity=2088 dram_eff=0.5067
bk0: 8a 15501i bk1: 24a 15430i bk2: 8a 15498i bk3: 8a 15480i bk4: 16a 15418i bk5: 8a 15478i bk6: 8a 15444i bk7: 8a 15506i bk8: 8a 15497i bk9: 8a 15497i bk10: 96a 15205i bk11: 88a 15001i bk12: 88a 15205i bk13: 88a 15063i bk14: 32a 15385i bk15: 24a 15455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.100792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 27, Reservation_fails = 259
L2_cache_bank[1]: Access = 104, Miss = 30, Miss_rate = 0.288, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 29, Miss_rate = 0.246, Pending_hits = 24, Reservation_fails = 120
L2_cache_bank[3]: Access = 107, Miss = 31, Miss_rate = 0.290, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 24, Miss_rate = 0.267, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[5]: Access = 110, Miss = 36, Miss_rate = 0.327, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[6]: Access = 101, Miss = 31, Miss_rate = 0.307, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 35, Miss_rate = 0.330, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 37, Miss_rate = 0.228, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 95, Miss = 33, Miss_rate = 0.347, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 33, Miss_rate = 0.317, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 32, Miss_rate = 0.320, Pending_hits = 21, Reservation_fails = 0
L2_total_cache_accesses = 1337
L2_total_cache_misses = 384
L2_total_cache_miss_rate = 0.2872
L2_total_cache_pending_hits = 265
L2_total_cache_reservation_fails = 379
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 249
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=5911
icnt_total_pkts_simt_to_mem=1523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.98583
	minimum = 6
	maximum = 32
Network latency average = 8.5054
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.34569
	minimum = 6
	maximum = 23
Slowest flit = 3983
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00931109
	minimum = 0.00508906 (at node 9)
	maximum = 0.0189992 (at node 0)
Accepted packet rate average = 0.00931109
	minimum = 0.00508906 (at node 9)
	maximum = 0.0189992 (at node 0)
Injected flit rate average = 0.0249175
	minimum = 0.00508906 (at node 9)
	maximum = 0.0519084 (at node 23)
Accepted flit rate average= 0.0249175
	minimum = 0.0086514 (at node 19)
	maximum = 0.057676 (at node 0)
Injected packet length average = 2.67611
Accepted packet length average = 2.67611
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.58897 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Network latency average = 8.81562 (2 samples)
	minimum = 6 (2 samples)
	maximum = 30.5 (2 samples)
Flit latency average = 7.50488 (2 samples)
	minimum = 6 (2 samples)
	maximum = 28.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084122 (2 samples)
	minimum = 0.00552275 (2 samples)
	maximum = 0.0160517 (2 samples)
Accepted packet rate average = 0.0084122 (2 samples)
	minimum = 0.00552275 (2 samples)
	maximum = 0.0160517 (2 samples)
Injected flit rate average = 0.0233884 (2 samples)
	minimum = 0.00552275 (2 samples)
	maximum = 0.0551407 (2 samples)
Accepted flit rate average = 0.0233884 (2 samples)
	minimum = 0.00789956 (2 samples)
	maximum = 0.0513023 (2 samples)
Injected packet size average = 2.78029 (2 samples)
Accepted packet size average = 2.78029 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1681 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11771)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(79,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(74,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(46,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (373,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (373,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (373,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(374,11771)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(374,11771)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(374,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (374,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (374,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(375,11771)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(375,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (376,11771), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(377,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (379,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(380,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (385,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(386,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (388,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(389,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (390,11771), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(391,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (391,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (391,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(392,11771)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(392,11771)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (393,11771), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(394,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (394,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(395,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (396,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(397,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (397,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(398,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (402,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(403,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (409,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(410,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (413,11771), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(414,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (417,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(418,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (418,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (418,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (418,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (418,11771), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(419,11771)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(419,11771)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(420,11771)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(420,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (420,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(421,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (424,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(425,11771)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(91,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (431,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(432,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (435,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(436,11771)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (439,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (439,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (439,11771), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(440,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (440,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(441,11771)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(441,11771)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(442,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (443,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(444,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (444,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(445,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (450,11771), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(451,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (452,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (452,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(453,11771)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(453,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (456,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(457,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (457,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(458,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (459,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(460,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (461,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (461,11771), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(462,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (462,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(463,11771)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(463,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (464,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(465,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (466,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(467,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (468,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(469,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (471,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (471,11771), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(472,11771)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(473,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (474,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (474,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(475,11771)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(475,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (488,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(489,11771)
GPGPU-Sim uArch: cycles simulated: 12271  inst.: 2196356 (ipc=719.2) sim_rate=274544 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:36:44 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (528,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(529,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (530,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(531,11771)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(92,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (549,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(550,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (558,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (558,11771), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(559,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (559,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(560,11771)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(560,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (560,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (560,11771), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(561,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (561,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (561,11771), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(562,11771)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(562,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (562,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(563,11771)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(563,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (565,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (565,11771), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(566,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (566,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(567,11771)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(567,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (569,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(570,11771)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (579,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (579,11771), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(580,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (580,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(581,11771)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(581,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (584,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (584,11771), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(585,11771)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(586,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (588,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(589,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (593,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(594,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (597,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(598,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (604,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(605,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (606,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(607,11771)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(161,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (718,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(719,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (731,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(732,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (736,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(737,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (738,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(739,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (743,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(744,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (746,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(747,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (752,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(753,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (754,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(755,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (755,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(756,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (761,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (761,11771), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(762,11771)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(763,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (775,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(776,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (786,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(787,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (787,11771), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(788,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (792,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (792,11771), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(793,11771)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(794,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (796,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(797,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (803,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (803,11771), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(804,11771)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(804,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (810,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(811,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (811,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(812,11771)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(171,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (818,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(819,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (823,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(824,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (829,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(830,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (832,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(833,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (838,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(839,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (839,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(840,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (843,11771), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(844,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (844,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(845,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (845,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(846,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (848,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(849,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (850,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(851,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (858,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(859,11771)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (862,11771), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(863,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (868,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(869,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (870,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(871,11771)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (871,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (871,11771), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(872,11771)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(873,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (878,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(879,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (880,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(881,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (892,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(893,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (900,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(901,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (902,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (902,11771), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(903,11771)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(903,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (909,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (916,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(917,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (921,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(922,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (926,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(927,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (929,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(930,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (932,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (932,11771), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(933,11771)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(933,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (936,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(937,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (938,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(939,11771)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(208,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (950,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (950,11771), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(951,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (951,11771), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(952,11771)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(952,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (972,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(973,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (974,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (974,11771), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(975,11771)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(976,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (980,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(981,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (990,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(991,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (993,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(994,11771)
GPGPU-Sim uArch: cycles simulated: 12771  inst.: 2548708 (ipc=712.0) sim_rate=283189 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:36:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1000,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1001,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1006,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1007,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1024,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1025,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1027,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1028,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1031,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1032,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1035,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1036,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1045,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1046,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1048,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1048,11771), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1049,11771)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1050,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1066,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1067,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1071,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1072,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1072,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1072,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1073,11771)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1073,11771)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(227,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1103,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1104,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1105,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1106,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1127,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1128,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1131,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1131,11771), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1132,11771)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1132,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1135,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1136,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1141,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1142,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1145,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1146,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1148,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1148,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1149,11771)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1149,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1153,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1154,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1160,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1161,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1166,11771), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1167,11771)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1169,11771), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1170,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1179,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1181,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1189,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1205,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1208,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1210,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1212,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1224,11771), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(250,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1225,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1231,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1238,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1239,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1239,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1244,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1251,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1255,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1259,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1263,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1274,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1275,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1278,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1287,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1288,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1294,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1298,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1301,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1312,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1317,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1331,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1338,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1345,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1345,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1351,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1362,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1368,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1378,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1385,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1386,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1390,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1399,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1414,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1427,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1438,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1439,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1444,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1464,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1495,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2660,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2729,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2853,11771), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14771  inst.: 2757526 (ipc=306.9) sim_rate=275752 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:36:46 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3030,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3097,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3211,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3308,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (3411,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3545,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3547,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3650,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3727,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3940,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4017,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4062,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4199,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4243,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4297,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4304,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4332,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4378,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4494,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4535,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4542,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4731,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4734,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4950,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4955,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5115,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5222,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5256,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5372,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5375,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5376,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5738,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5762,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5823,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5834,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5884,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5959,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6075,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6446,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6582,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6583
gpu_sim_insn = 926846
gpu_ipc =     140.7939
gpu_tot_sim_cycle = 18354
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     150.5720
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 319
gpu_stall_icnt2sh    = 713
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5821
L1D_cache:
	L1D_cache_core[0]: Access = 734, Miss = 286, Miss_rate = 0.390, Pending_hits = 302, Reservation_fails = 0
	L1D_cache_core[1]: Access = 716, Miss = 255, Miss_rate = 0.356, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[2]: Access = 698, Miss = 257, Miss_rate = 0.368, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[3]: Access = 462, Miss = 125, Miss_rate = 0.271, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[4]: Access = 424, Miss = 102, Miss_rate = 0.241, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[5]: Access = 594, Miss = 193, Miss_rate = 0.325, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[6]: Access = 616, Miss = 210, Miss_rate = 0.341, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[7]: Access = 634, Miss = 215, Miss_rate = 0.339, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[8]: Access = 580, Miss = 180, Miss_rate = 0.310, Pending_hits = 297, Reservation_fails = 0
	L1D_cache_core[9]: Access = 632, Miss = 217, Miss_rate = 0.343, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[10]: Access = 716, Miss = 276, Miss_rate = 0.385, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[11]: Access = 522, Miss = 160, Miss_rate = 0.307, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[12]: Access = 740, Miss = 268, Miss_rate = 0.362, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[13]: Access = 626, Miss = 207, Miss_rate = 0.331, Pending_hits = 295, Reservation_fails = 0
	L1D_cache_core[14]: Access = 602, Miss = 201, Miss_rate = 0.334, Pending_hits = 282, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3152
	L1D_total_cache_miss_rate = 0.3391
	L1D_total_cache_pending_hits = 4464
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2073
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1079
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60301
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5821
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 120, 290, 120, 120, 120, 120, 105, 105, 105, 105, 415, 105, 105, 105, 150, 150, 150, 150, 150, 320, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 361, 135, 135, 135, 135, 135, 135, 135, 415, 105, 105, 105, 105, 105, 105, 105, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3549
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2073
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9551	W0_Idle:70954	W0_Scoreboard:138107	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16584 {8:2073,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 281928 {136:2073,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 158 
maxdqlatency = 0 
maxmflatency = 432 
averagemflatency = 195 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18353 
mrq_lat_table:822 	11 	56 	71 	79 	59 	43 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2303 	952 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3296 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1424 	642 	22 	0 	0 	0 	0 	2 	9 	39 	949 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        10        11         0         0         0         2 
dram[1]:         1         0         1         0         0         0         0         2         3         0        10        11        14        12         0         7 
dram[2]:         1         0         2         4         1         2         0         2         0         4        10        11        11        12         0         0 
dram[3]:         1         0         4         4         1         2         0         4         2         1        10        11         0        10         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        11        11        11        13         8         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        11         0        14        11         1         3 
maximum service time to same row:
dram[0]:      2020      3721      5857      4151      2601      2768      1547      4531      2569      3682      2128      3234      1819      1826      1782      3409 
dram[1]:      2375      3016      1288      3394      4291      3060      2201      2817       963      3524      1683       990      1837      1822      2316      3850 
dram[2]:      1166      4866      4096      2947      2837      2969      2684      5404      2376      4199      2667       941      2096      2350      2159      3943 
dram[3]:      1356      3335      2343      5024      1972      4610      2634      3307      4454      4457      2103       944      1838      1956      2413      2510 
dram[4]:      3474      3776      3197      1382      1079      5435      2857      1410      4594      2896      1031      4291      1828      1810      3016      2547 
dram[5]:      1368      2437      2274      1441      2760      1457      3759      1440      3501      3587       949       959      1859      1831      5509      2141 
average row accesses per activate:
dram[0]:  3.000000  3.666667  2.800000  2.000000 10.000000 10.000000  4.500000  2.333333  6.500000  3.666667  8.000000  4.000000 14.000000 13.000000 11.000000  5.000000 
dram[1]:  2.000000  6.000000  4.500000  2.000000 14.000000 10.000000  8.000000  3.333333  5.333333 12.000000  4.750000  4.666667  6.000000  5.666667 10.000000  3.333333 
dram[2]:  3.500000  8.000000  3.333333  4.666667  1.500000  2.750000  6.000000  2.200000 12.000000  3.285714  7.000000  6.000000  4.250000  5.000000 10.000000 12.000000 
dram[3]:  2.750000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.000000  8.500000  4.000000  3.500000 16.000000  3.000000 11.000000  9.000000 
dram[4]: 12.000000  3.000000  4.000000  4.000000  3.250000  3.500000 10.000000  6.500000  2.250000  8.000000  3.200000  4.500000  4.000000  5.000000  5.333333  5.000000 
dram[5]:  5.000000  4.000000  3.750000  2.500000  3.500000  4.500000  8.000000  5.333333 14.000000  2.333333  5.333333 11.000000  7.500000  5.000000  5.000000  4.333333 
average row locality = 1154/252 = 4.579365
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         6         8         5         5         5         5         4         7         6        13        16        14        13        11        15 
dram[1]:         4         3         5         1         6         5         4        13        10         6        15        13        18        17        10        10 
dram[2]:         4         4         5         8         2         7         3         7         6        14        12        12        17        14        10        12 
dram[3]:         7         4         5         5         3         3         4         6         9         9        15        14        16        18        11         9 
dram[4]:         6         5         2         7         8         8         5         7         6         4        15        15        16        15        16        15 
dram[5]:         6         9         9         7         8         5         4         9         7         4        14        11        15        15        15        13 
total reads: 855
bank skew: 18/1 = 18.00
chip skew: 151/137 = 1.10
number of total write accesses:
dram[0]:         3         5         6         3         5         5         4         3         6         5         3         4         0         0         0         0 
dram[1]:         2         3         4         1         8         5         4         7         6         6         4         1         0         0         0         0 
dram[2]:         3         4         5         6         1         4         3         4         6         9         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         8         1         0         0         0         0         0 
dram[4]:         6         4         2         5         5         6         5         6         3         4         1         3         0         0         0         0 
dram[5]:         4         7         6         3         6         4         4         7         7         3         2         0         0         0         0         0 
total reads: 299
min_bank_accesses = 0!
chip skew: 53/45 = 1.18
average mf latency per bank:
dram[0]:        639       210       171       187       141       144       164       216       158       178       853       970      1290      1315       521       413
dram[1]:        133       130       173       126       174       144       162       212       191       135       811      1202      1075      1078       399       645
dram[2]:        155       163       194       183       181       188       124       241       141       223       944      1458      1067      1165       433       453
dram[3]:        198       146       177       180       186       192       146       188       192       145       915      1272      1039       929       470       420
dram[4]:        159       204       131       237       181       203       152       143       202       187      4101       950       998      1099       576       430
dram[5]:        159       223       192       199       216       149       202       152       134       211      1030      1443      1032      1112       458       414
maximum mf latency per bank:
dram[0]:        295       296       293       291       271       313       281       295       282       291       298       420       345       411       281       310
dram[1]:        290       269       330       252       267       280       330       297       297       255       318       398       311       413       315       335
dram[2]:        286       276       326       291       284       308       253       324       302       331       313       402       343       421       291       303
dram[3]:        310       283       291       291       282       308       265       300       305       301       317       420       343       411       281       291
dram[4]:        252       329       273       294       300       304       252       290       310       300       325       432       344       384       322       295
dram[5]:        289       345       312       299       298       301       293       314       251       296       302       418       329       417       291       301

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24226 n_nop=22998 n_act=40 n_pre=24 n_req=191 n_rd=1112 n_write=52 bw_util=0.0961
n_activity=5130 dram_eff=0.4538
bk0: 48a 23973i bk1: 48a 23929i bk2: 64a 23846i bk3: 40a 23983i bk4: 40a 23952i bk5: 40a 23954i bk6: 40a 23957i bk7: 32a 24020i bk8: 56a 23954i bk9: 48a 23990i bk10: 104a 23860i bk11: 128a 23474i bk12: 112a 23810i bk13: 104a 23651i bk14: 88a 23971i bk15: 120a 23788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.103732
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24226 n_nop=22997 n_act=37 n_pre=21 n_req=191 n_rd=1120 n_write=51 bw_util=0.09667
n_activity=4806 dram_eff=0.4873
bk0: 32a 24022i bk1: 24a 24073i bk2: 40a 23845i bk3: 8a 24183i bk4: 48a 23982i bk5: 40a 23901i bk6: 32a 23829i bk7: 104a 23651i bk8: 80a 23841i bk9: 48a 24004i bk10: 120a 23636i bk11: 104a 23621i bk12: 144a 23698i bk13: 136a 23535i bk14: 80a 23867i bk15: 80a 23834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.102411
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24226 n_nop=23014 n_act=42 n_pre=26 n_req=185 n_rd=1096 n_write=48 bw_util=0.09444
n_activity=4761 dram_eff=0.4806
bk0: 32a 24008i bk1: 32a 24044i bk2: 40a 23967i bk3: 64a 23806i bk4: 16a 24140i bk5: 56a 23855i bk6: 24a 24098i bk7: 56a 23888i bk8: 48a 23895i bk9: 112a 23512i bk10: 96a 23884i bk11: 96a 23693i bk12: 136a 23646i bk13: 112a 23603i bk14: 80a 23946i bk15: 96a 23921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.116363
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24226 n_nop=23005 n_act=44 n_pre=28 n_req=183 n_rd=1104 n_write=45 bw_util=0.09486
n_activity=5000 dram_eff=0.4596
bk0: 56a 23919i bk1: 32a 24042i bk2: 40a 23991i bk3: 40a 23943i bk4: 24a 24104i bk5: 24a 24054i bk6: 32a 24040i bk7: 48a 23975i bk8: 72a 23803i bk9: 72a 23778i bk10: 120a 23770i bk11: 112a 23543i bk12: 128a 23788i bk13: 144a 23415i bk14: 88a 23949i bk15: 72a 23967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0901511
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24226 n_nop=22900 n_act=46 n_pre=30 n_req=200 n_rd=1200 n_write=50 bw_util=0.1032
n_activity=5095 dram_eff=0.4907
bk0: 48a 24010i bk1: 40a 23882i bk2: 16a 24126i bk3: 56a 23893i bk4: 64a 23781i bk5: 64a 23804i bk6: 40a 23990i bk7: 56a 23875i bk8: 48a 23941i bk9: 32a 23930i bk10: 120a 23694i bk11: 120a 23496i bk12: 128a 23681i bk13: 120a 23591i bk14: 128a 23692i bk15: 120a 23812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.111079
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24226 n_nop=22895 n_act=43 n_pre=27 n_req=204 n_rd=1208 n_write=53 bw_util=0.1041
n_activity=5289 dram_eff=0.4768
bk0: 48a 23954i bk1: 72a 23726i bk2: 72a 23706i bk3: 56a 23817i bk4: 64a 23715i bk5: 40a 23936i bk6: 32a 23970i bk7: 72a 23831i bk8: 56a 23964i bk9: 32a 24046i bk10: 112a 23728i bk11: 88a 23689i bk12: 120a 23761i bk13: 120a 23617i bk14: 120a 23813i bk15: 104a 23809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.109304

========= L2 cache stats =========
L2_cache_bank[0]: Access = 286, Miss = 69, Miss_rate = 0.241, Pending_hits = 27, Reservation_fails = 259
L2_cache_bank[1]: Access = 251, Miss = 70, Miss_rate = 0.279, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 72, Miss_rate = 0.264, Pending_hits = 27, Reservation_fails = 120
L2_cache_bank[3]: Access = 246, Miss = 68, Miss_rate = 0.276, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[4]: Access = 211, Miss = 59, Miss_rate = 0.280, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 264, Miss = 78, Miss_rate = 0.295, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 225, Miss = 70, Miss_rate = 0.311, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 226, Miss = 68, Miss_rate = 0.301, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 600, Miss = 74, Miss_rate = 0.123, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[9]: Access = 244, Miss = 76, Miss_rate = 0.311, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[10]: Access = 251, Miss = 78, Miss_rate = 0.311, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 236, Miss = 73, Miss_rate = 0.309, Pending_hits = 21, Reservation_fails = 0
L2_total_cache_accesses = 3313
L2_total_cache_misses = 855
L2_total_cache_miss_rate = 0.2581
L2_total_cache_pending_hits = 281
L2_total_cache_reservation_fails = 379
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 559
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 868
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 293
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 249
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.062

icnt_total_pkts_mem_to_simt=11867
icnt_total_pkts_simt_to_mem=4480
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.04074
	minimum = 6
	maximum = 32
Network latency average = 7.78694
	minimum = 6
	maximum = 27
Slowest packet = 2916
Flit latency average = 6.7461
	minimum = 6
	maximum = 23
Slowest flit = 7924
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0222346
	minimum = 0.00516482 (at node 4)
	maximum = 0.066535 (at node 23)
Accepted packet rate average = 0.0222346
	minimum = 0.00516482 (at node 4)
	maximum = 0.066535 (at node 23)
Injected flit rate average = 0.050146
	minimum = 0.00516482 (at node 4)
	maximum = 0.119398 (at node 23)
Accepted flit rate average= 0.050146
	minimum = 0.0258241 (at node 4)
	maximum = 0.119854 (at node 23)
Injected packet length average = 2.25531
Accepted packet length average = 2.25531
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.07289 (3 samples)
	minimum = 6 (3 samples)
	maximum = 33 (3 samples)
Network latency average = 8.47273 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.25195 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0130197 (3 samples)
	minimum = 0.00540344 (3 samples)
	maximum = 0.0328794 (3 samples)
Accepted packet rate average = 0.0130197 (3 samples)
	minimum = 0.00540344 (3 samples)
	maximum = 0.0328794 (3 samples)
Injected flit rate average = 0.0323076 (3 samples)
	minimum = 0.00540344 (3 samples)
	maximum = 0.07656 (3 samples)
Accepted flit rate average = 0.0323076 (3 samples)
	minimum = 0.0138744 (3 samples)
	maximum = 0.0741529 (3 samples)
Injected packet size average = 2.48144 (3 samples)
Accepted packet size average = 2.48144 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1835 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18354)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18354)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18354)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18354)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18354)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18354)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18354)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(14,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(8,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(74,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (373,18354), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(374,18354)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (375,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(376,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (394,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(395,18354)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (395,18354), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(396,18354)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (396,18354), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(397,18354)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (397,18354), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(398,18354)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (403,18354), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(404,18354)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (408,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(409,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (416,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(417,18354)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (423,18354), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(424,18354)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (432,18354), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(433,18354)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (437,18354), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(438,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (438,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(439,18354)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (446,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(447,18354)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (448,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(449,18354)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (450,18354), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(451,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (451,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(452,18354)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(95,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (461,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(462,18354)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (469,18354), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(470,18354)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (486,18354), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(487,18354)
GPGPU-Sim uArch: cycles simulated: 18854  inst.: 3104262 (ipc=681.3) sim_rate=282205 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:36:47 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (508,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (508,18354), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(509,18354)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(509,18354)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (527,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (527,18354), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(528,18354)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(528,18354)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (528,18354), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(529,18354)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (529,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(530,18354)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (531,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (531,18354), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(532,18354)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(532,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (541,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(542,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (548,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (548,18354), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(549,18354)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(550,18354)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (561,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(562,18354)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(92,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (662,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(663,18354)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (666,18354), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(667,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (687,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(688,18354)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (716,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (716,18354), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(717,18354)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(717,18354)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (768,18354), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(769,18354)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (776,18354), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(777,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (813,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(814,18354)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (819,18354), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(820,18354)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (820,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(821,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (860,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(861,18354)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (871,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(872,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (894,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(895,18354)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (962,18354), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(963,18354)
GPGPU-Sim uArch: cycles simulated: 19354  inst.: 3239781 (ipc=476.2) sim_rate=269981 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:36:48 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1014,18354), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1015,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1110,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1111,18354)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1118,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1119,18354)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(135,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2230,18354), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2231,18354)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2435,18354), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2436,18354)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2526,18354), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2527,18354)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2597,18354), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2598,18354)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2907,18354), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2908,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2916,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2917,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3076,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3077,18354)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3078,18354), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(3079,18354)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3142,18354), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3143,18354)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3153,18354), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3154,18354)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3219,18354), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3220,18354)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3242,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3243,18354)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3263,18354), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3264,18354)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3309,18354), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(3310,18354)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3324,18354), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3325,18354)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3385,18354), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3386,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3395,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3396,18354)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3415,18354), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3416,18354)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3421,18354), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3422,18354)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3433,18354), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3434,18354)
GPGPU-Sim uArch: cycles simulated: 21854  inst.: 3339574 (ipc=164.6) sim_rate=256890 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:36:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3569,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3570,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3638,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3639,18354)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3664,18354), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3665,18354)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3669,18354), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3670,18354)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3705,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3706,18354)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(163,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3792,18354), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3793,18354)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3907,18354), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3908,18354)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3953,18354), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(3954,18354)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3981,18354), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3982,18354)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4133,18354), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4134,18354)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4161,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4162,18354)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4165,18354), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4166,18354)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4176,18354), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4177,18354)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4216,18354), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4217,18354)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4389,18354), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4390,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4515,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4516,18354)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4527,18354), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4528,18354)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4573,18354), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4574,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4580,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4581,18354)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4624,18354), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4625,18354)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4640,18354), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4641,18354)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4675,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4676,18354)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4735,18354), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4736,18354)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4737,18354), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4738,18354)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4772,18354), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4773,18354)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4774,18354), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4775,18354)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4791,18354), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4792,18354)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4821,18354), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4822,18354)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4863,18354), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4864,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4867,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4868,18354)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4876,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4877,18354)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(188,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4899,18354), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4900,18354)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5129,18354), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5130,18354)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5145,18354), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5146,18354)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5215,18354), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5216,18354)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5283,18354), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5284,18354)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5358,18354), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5359,18354)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5478,18354), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5479,18354)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5496,18354), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5497,18354)
GPGPU-Sim uArch: cycles simulated: 23854  inst.: 3491194 (ipc=132.3) sim_rate=249371 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:36:50 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5593,18354), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5594,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5597,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5598,18354)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5629,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5630,18354)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5641,18354), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5642,18354)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5653,18354), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5654,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5655,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5656,18354)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5666,18354), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5667,18354)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5734,18354), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5735,18354)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5788,18354), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5789,18354)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5852,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5853,18354)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5879,18354), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5880,18354)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5893,18354), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5894,18354)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5939,18354), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5940,18354)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5950,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5951,18354)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6001,18354), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6002,18354)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(212,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6227,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(6228,18354)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6364,18354), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6365,18354)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6440,18354), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6441,18354)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6459,18354), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6460,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6489,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6490,18354)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6494,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6495,18354)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6579,18354), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6580,18354)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6725,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6726,18354)
GPGPU-Sim uArch: cycles simulated: 25354  inst.: 3588986 (ipc=117.9) sim_rate=239265 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:36:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7007,18354), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7008,18354)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7086,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7087,18354)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7151,18354), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7152,18354)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7204,18354), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7205,18354)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7256,18354), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(7257,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7261,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7262,18354)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7272,18354), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7273,18354)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7509,18354), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7510,18354)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7598,18354), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7599,18354)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7706,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7707,18354)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8004,18354), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(8005,18354)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8334,18354), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8335,18354)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(229,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8768,18354), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8769,18354)
GPGPU-Sim uArch: cycles simulated: 27354  inst.: 3647308 (ipc=98.2) sim_rate=227956 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:36:52 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9232,18354), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9233,18354)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9306,18354), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9307,18354)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9399,18354), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9400,18354)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9431,18354), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9432,18354)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9687,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9688,18354)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9806,18354), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9807,18354)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (10392,18354), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(10393,18354)
GPGPU-Sim uArch: cycles simulated: 28854  inst.: 3683678 (ipc=87.6) sim_rate=216686 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:36:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11113,18354), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11114,18354)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (11165,18354), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(11166,18354)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11342,18354), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11343,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11410,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11411,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (11414,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(11415,18354)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11790,18354), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11791,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (11920,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(11921,18354)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12018,18354), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12019,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12088,18354), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12089,18354)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12109,18354), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12110,18354)
GPGPU-Sim uArch: cycles simulated: 30854  inst.: 3732504 (ipc=77.5) sim_rate=207361 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:36:54 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(178,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12568,18354), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(12569,18354)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12658,18354), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12659,18354)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (13002,18354), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(13003,18354)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13071,18354), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13072,18354)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13283,18354), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13284,18354)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14010,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14279,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14324,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14383,18354), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 32854  inst.: 3768223 (ipc=69.3) sim_rate=198327 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:36:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14556,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14664,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15108,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15525,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15533,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15707,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15745,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15793,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15830,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16223,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16317,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16381,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (16389,18354), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 34854  inst.: 3783737 (ipc=61.8) sim_rate=189186 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:36:56 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16619,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16776,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16952,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16976,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17107,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17190,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17208,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17220,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17324,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17552,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17642,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18235,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18339,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18379,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (18539,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18685,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18777,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18937,18354), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18960,18354), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37354  inst.: 3804360 (ipc=54.8) sim_rate=181160 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:36:57 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19075,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19406,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (19677,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19909,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19945,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (19948,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (20113,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20135,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20155,18354), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20207,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (20290,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20511,18354), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (20580,18354), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20599,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20700,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (20757,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20831,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21009,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21180,18354), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21264,18354), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21353,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21399,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21414,18354), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21416,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21476,18354), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 39854  inst.: 3825269 (ipc=49.4) sim_rate=173875 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:36:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21654,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21676,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21783,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (21811,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21927,18354), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (21929,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21931,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22069,18354), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (22142,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22155,18354), 1 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(240,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22296,18354), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22299,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22405,18354), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22637,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22795,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22804,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22827,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22957,18354), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22990,18354), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23129,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23169,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23342,18354), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23375,18354), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23381,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23560,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23873,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24345,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24404,18354), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25645,18354), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 25646
gpu_sim_insn = 1071866
gpu_ipc =      41.7947
gpu_tot_sim_cycle = 44000
gpu_tot_sim_insn = 3835464
gpu_tot_ipc =      87.1696
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6376
gpu_stall_icnt2sh    = 19139
gpu_total_sim_rate=174339

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147941
	L1I_total_cache_misses = 1008
	L1I_total_cache_miss_rate = 0.0068
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5821
L1D_cache:
	L1D_cache_core[0]: Access = 4163, Miss = 2222, Miss_rate = 0.534, Pending_hits = 451, Reservation_fails = 10570
	L1D_cache_core[1]: Access = 3289, Miss = 1709, Miss_rate = 0.520, Pending_hits = 429, Reservation_fails = 7905
	L1D_cache_core[2]: Access = 3825, Miss = 2006, Miss_rate = 0.524, Pending_hits = 456, Reservation_fails = 9371
	L1D_cache_core[3]: Access = 3256, Miss = 1721, Miss_rate = 0.529, Pending_hits = 472, Reservation_fails = 10870
	L1D_cache_core[4]: Access = 2989, Miss = 1561, Miss_rate = 0.522, Pending_hits = 455, Reservation_fails = 8592
	L1D_cache_core[5]: Access = 3525, Miss = 1846, Miss_rate = 0.524, Pending_hits = 441, Reservation_fails = 10372
	L1D_cache_core[6]: Access = 3232, Miss = 1631, Miss_rate = 0.505, Pending_hits = 435, Reservation_fails = 8278
	L1D_cache_core[7]: Access = 3500, Miss = 1814, Miss_rate = 0.518, Pending_hits = 455, Reservation_fails = 10150
	L1D_cache_core[8]: Access = 3141, Miss = 1622, Miss_rate = 0.516, Pending_hits = 446, Reservation_fails = 9140
	L1D_cache_core[9]: Access = 3790, Miss = 1993, Miss_rate = 0.526, Pending_hits = 451, Reservation_fails = 11235
	L1D_cache_core[10]: Access = 3232, Miss = 1609, Miss_rate = 0.498, Pending_hits = 409, Reservation_fails = 7699
	L1D_cache_core[11]: Access = 3296, Miss = 1766, Miss_rate = 0.536, Pending_hits = 437, Reservation_fails = 9930
	L1D_cache_core[12]: Access = 3980, Miss = 2113, Miss_rate = 0.531, Pending_hits = 434, Reservation_fails = 10510
	L1D_cache_core[13]: Access = 3179, Miss = 1622, Miss_rate = 0.510, Pending_hits = 413, Reservation_fails = 9940
	L1D_cache_core[14]: Access = 3517, Miss = 1911, Miss_rate = 0.543, Pending_hits = 436, Reservation_fails = 10469
	L1D_total_cache_accesses = 51914
	L1D_total_cache_misses = 27146
	L1D_total_cache_miss_rate = 0.5229
	L1D_total_cache_pending_hits = 6620
	L1D_total_cache_reservation_fails = 145031
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 91902
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 53129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146933
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1008
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5821
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
292, 759, 460, 546, 376, 320, 264, 150, 165, 279, 561, 735, 617, 475, 815, 391, 535, 395, 281, 393, 195, 862, 337, 703, 621, 1052, 180, 406, 322, 451, 294, 406, 391, 466, 165, 419, 380, 165, 165, 251, 729, 135, 135, 135, 221, 389, 361, 135, 
gpgpu_n_tot_thrd_icount = 8444320
gpgpu_n_tot_w_icount = 263885
gpgpu_n_stall_shd_mem = 153574
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11535
gpgpu_n_mem_write_global = 16160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 291916
gpgpu_n_store_insn = 17468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537375
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 150059
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:235598	W0_Idle:97784	W0_Scoreboard:410501	W1:115011	W2:20495	W3:4708	W4:791	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92280 {8:11535,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 646496 {40:16159,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1568760 {136:11535,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 129280 {8:16160,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 355 
maxdqlatency = 0 
maxmflatency = 842 
averagemflatency = 319 
max_icnt2mem_latency = 623 
max_icnt2sh_latency = 43999 
mrq_lat_table:2844 	43 	102 	265 	325 	277 	153 	44 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9170 	15827 	2713 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7078 	924 	1238 	3863 	8733 	5906 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5237 	4644 	1605 	64 	0 	0 	0 	2 	9 	39 	949 	9269 	5892 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13         8        10        12        20        12        10        17        16        19        10        11        14        13        11        12 
dram[1]:        12         8        22        10        14        10        17        12        14        16        10        11        14        12        10         7 
dram[2]:        14        16        16        12        18        12        12        10        17        10        10        11        11        12        10        12 
dram[3]:        26        14        11        14        14        16        18        11        24        16        10        11        16        10        11         9 
dram[4]:        12        14        15        14        10        12        10        14        15        16        11        11        11        13         8        11 
dram[5]:         8         8        10        17        15        16        13        14        14        16        11        11        14        11        13         9 
maximum service time to same row:
dram[0]:      2020      3796      5857      9313      3079      4868      4975      4531      6253      4037      5738      6575      4778      4559      3544      5371 
dram[1]:      2583      3016      2696      3924      6211      3342      3910      9769      4014      4243      6407      5907      5942      5561      4298      3850 
dram[2]:      5844      4866      4096     10052      3105      4577      8113      8990      4210      4199      7110      4241      4977      3503      3148      5791 
dram[3]:      2841      3838      3316      5024      2823      4610      3820      3970      4454      4457      4270      6156      5506      2741      2522      2510 
dram[4]:      4067      3776      3197      2332      3090      5435      3853      3756      7374      3981      6997      5059      3025      3337      3095      2547 
dram[5]:      3450      9768      3357      4907      2898      3931      3759      3769      3822      3696      7784      4960      4874      2920      5602      5332 
average row accesses per activate:
dram[0]:  6.500000  2.928571  3.200000  3.187500  5.100000  4.076923  3.312500  3.466667  4.454545  4.333333  3.555556  2.714286  4.500000  4.000000  4.400000  3.625000 
dram[1]:  3.416667  3.000000  4.400000  4.083333  4.666667  3.437500  4.000000  2.857143  3.105263  4.333333  3.272727  2.916667  4.200000  3.500000  3.571429  3.625000 
dram[2]:  3.909091  6.500000  3.000000  3.187500  3.500000  3.176471  2.526316  2.800000  5.600000  3.235294  4.714286  3.400000  2.800000  3.100000  3.714286  4.800000 
dram[3]:  6.000000  3.583333  2.650000  3.571429  4.875000  3.250000  5.888889  3.500000  4.000000  3.647059  2.600000  3.600000  5.250000  2.250000  3.714286  4.166667 
dram[4]:  4.400000  3.200000  6.000000  3.266667  3.176471  3.769231  3.235294  4.600000  3.411765  3.733333  2.933333  2.818182  2.545455  2.600000  3.125000  2.500000 
dram[5]:  3.200000  3.357143  3.333333  3.187500  3.062500  3.000000  3.866667  3.600000  2.789474  3.235294  3.272727  3.200000  3.142857  3.142857  3.714286  3.250000 
average row locality = 4055/1157 = 3.504754
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        25        32        35        34        37        37        36        34        35        25        32        27        28        22        29 
dram[1]:        25        22        28        32        38        37        35        44        42        36        30        30        21        21        25        29 
dram[2]:        26        23        33        35        33        38        32        40        38        39        27        30        28        30        26        24 
dram[3]:        30        24        35        34        23        34        37        38        40        46        33        30        21        27        26        25 
dram[4]:        27        32        25        34        38        33        39        29        41        39        38        26        28        26        25        20 
dram[5]:        31        32        34        34        32        35        42        38        37        39        31        27        22        22        26        26 
total reads: 2999
bank skew: 46/20 = 2.30
chip skew: 508/491 = 1.03
number of total write accesses:
dram[0]:        16        16        16        16        17        16        16        16        15        17         7         6         0         0         0         0 
dram[1]:        16        14        16        17        18        18        17        16        17        16         6         5         0         0         0         0 
dram[2]:        17        16        18        16        16        16        16        16        18        16         6         4         0         1         0         0 
dram[3]:        18        19        18        16        16        18        16        18        16        16         6         6         0         0         0         0 
dram[4]:        17        16        17        15        16        16        16        17        17        17         6         5         0         0         0         0 
dram[5]:        17        15        16        17        17        16        16        16        16        16         5         5         0         0         0         0 
total reads: 1056
min_bank_accesses = 0!
chip skew: 183/172 = 1.06
average mf latency per bank:
dram[0]:        815       778       690       810       783       884       791      1027      1070      1142      2780      2999      4769      5034      5638      4430
dram[1]:        750       719       789       667       951       744       922       891       968      1130      2685      2996      6735      6319      4547      4366
dram[2]:        864       845       816       840       756       771      1102       962      1111      1060      3124      2890      4863      5084      4301      5270
dram[3]:        823       673       924       839       781       781       924       946      1166       972      2525      2767      6136      4622      4730      4661
dram[4]:       1133       910      1072       911      1004       736      1258       951      1373      1061     40717      3127      6070      5171      6562      5932
dram[5]:        718       718       915       772       801       830      1217      1023      1206       981      2835      3208      5661      6244      5305      4779
maximum mf latency per bank:
dram[0]:        621       690       622       701       720       713       728       689       752       695       702       744       611       680       600       672
dram[1]:        617       725       564       638       642       702       699       771       755       678       718       618       631       627       600       687
dram[2]:        641       644       638       694       646       709       667       658       747       637       687       613       628       666       636       653
dram[3]:        662       615       668       682       692       647       699       722       686       743       842       670       693       656       637       675
dram[4]:        761       733       751       667       744       609       811       568       801       722       836       741       800       615       733       622
dram[5]:        698       602       758       702       631       690       699       776       746       769       819       699       686       632       782       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58078 n_nop=53638 n_act=177 n_pre=161 n_req=665 n_rd=3928 n_write=174 bw_util=0.1413
n_activity=16483 dram_eff=0.4977
bk0: 184a 56997i bk1: 200a 56691i bk2: 256a 56618i bk3: 280a 55901i bk4: 272a 56317i bk5: 296a 55928i bk6: 296a 55571i bk7: 288a 55723i bk8: 272a 56715i bk9: 280a 56467i bk10: 200a 57047i bk11: 256a 56467i bk12: 216a 56837i bk13: 224a 56357i bk14: 176a 57236i bk15: 232a 56819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.19844
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58078 n_nop=53582 n_act=188 n_pre=172 n_req=671 n_rd=3960 n_write=176 bw_util=0.1424
n_activity=16805 dram_eff=0.4922
bk0: 200a 56722i bk1: 176a 56731i bk2: 224a 56297i bk3: 256a 56480i bk4: 304a 56306i bk5: 296a 55996i bk6: 280a 55798i bk7: 352a 55545i bk8: 336a 56063i bk9: 288a 56412i bk10: 240a 56885i bk11: 240a 56574i bk12: 168a 57419i bk13: 168a 57160i bk14: 200a 57130i bk15: 232a 56931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.146734
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58078 n_nop=53510 n_act=196 n_pre=180 n_req=678 n_rd=4016 n_write=176 bw_util=0.1444
n_activity=16554 dram_eff=0.5065
bk0: 208a 56542i bk1: 184a 56952i bk2: 264a 56136i bk3: 280a 55990i bk4: 264a 55815i bk5: 304a 56000i bk6: 256a 56321i bk7: 320a 55939i bk8: 304a 56183i bk9: 312a 56020i bk10: 216a 56869i bk11: 240a 56660i bk12: 224a 56940i bk13: 240a 56631i bk14: 208a 56897i bk15: 192a 57219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.207256
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58078 n_nop=53511 n_act=188 n_pre=172 n_req=686 n_rd=4024 n_write=183 bw_util=0.1449
n_activity=17182 dram_eff=0.4897
bk0: 240a 56477i bk1: 192a 56466i bk2: 280a 55915i bk3: 272a 55803i bk4: 184a 56211i bk5: 272a 56196i bk6: 296a 56204i bk7: 304a 55668i bk8: 320a 56357i bk9: 368a 55845i bk10: 264a 56722i bk11: 240a 56500i bk12: 168a 57284i bk13: 216a 56792i bk14: 208a 57242i bk15: 200a 57311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.185371
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58078 n_nop=53521 n_act=199 n_pre=183 n_req=675 n_rd=4000 n_write=175 bw_util=0.1438
n_activity=16897 dram_eff=0.4942
bk0: 216a 56807i bk1: 256a 56328i bk2: 200a 56523i bk3: 272a 56304i bk4: 304a 56030i bk5: 264a 56251i bk6: 312a 56191i bk7: 232a 56336i bk8: 328a 56228i bk9: 312a 55979i bk10: 304a 56152i bk11: 208a 56661i bk12: 224a 56858i bk13: 208a 56764i bk14: 200a 57109i bk15: 160a 57254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.135249
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58078 n_nop=53440 n_act=209 n_pre=193 n_req=680 n_rd=4064 n_write=172 bw_util=0.1459
n_activity=17155 dram_eff=0.4939
bk0: 248a 56370i bk1: 256a 56387i bk2: 272a 56247i bk3: 272a 56250i bk4: 256a 56315i bk5: 280a 56121i bk6: 336a 55866i bk7: 304a 56039i bk8: 296a 56238i bk9: 312a 56175i bk10: 248a 56690i bk11: 216a 56728i bk12: 176a 57151i bk13: 176a 57099i bk14: 208a 57195i bk15: 208a 56896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.139106

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1871, Miss = 234, Miss_rate = 0.125, Pending_hits = 36, Reservation_fails = 259
L2_cache_bank[1]: Access = 2023, Miss = 257, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 244, Miss_rate = 0.124, Pending_hits = 37, Reservation_fails = 120
L2_cache_bank[3]: Access = 1908, Miss = 251, Miss_rate = 0.132, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[4]: Access = 1937, Miss = 243, Miss_rate = 0.125, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[5]: Access = 2008, Miss = 259, Miss_rate = 0.129, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[6]: Access = 1921, Miss = 245, Miss_rate = 0.128, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[7]: Access = 1864, Miss = 258, Miss_rate = 0.138, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[8]: Access = 6369, Miss = 261, Miss_rate = 0.041, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[9]: Access = 1939, Miss = 239, Miss_rate = 0.123, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[10]: Access = 2033, Miss = 255, Miss_rate = 0.125, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[11]: Access = 1931, Miss = 253, Miss_rate = 0.131, Pending_hits = 36, Reservation_fails = 0
L2_total_cache_accesses = 27770
L2_total_cache_misses = 2999
L2_total_cache_miss_rate = 0.1080
L2_total_cache_pending_hits = 457
L2_total_cache_reservation_fails = 379
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 406
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1982
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1014
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 249
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.091

icnt_total_pkts_mem_to_simt=74180
icnt_total_pkts_simt_to_mem=43933
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.7743
	minimum = 6
	maximum = 508
Network latency average = 36.0428
	minimum = 6
	maximum = 392
Slowest packet = 16583
Flit latency average = 28.9264
	minimum = 6
	maximum = 391
Slowest flit = 79953
Fragmentation average = 0.0354704
	minimum = 0
	maximum = 203
Injected packet rate average = 0.0706399
	minimum = 0.0531857 (at node 10)
	maximum = 0.224947 (at node 23)
Accepted packet rate average = 0.0706399
	minimum = 0.0531857 (at node 10)
	maximum = 0.224947 (at node 23)
Injected flit rate average = 0.146967
	minimum = 0.087616 (at node 10)
	maximum = 0.348787 (at node 23)
Accepted flit rate average= 0.146967
	minimum = 0.0953365 (at node 15)
	maximum = 0.418935 (at node 23)
Injected packet length average = 2.08051
Accepted packet length average = 2.08051
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4983 (4 samples)
	minimum = 6 (4 samples)
	maximum = 151.75 (4 samples)
Network latency average = 15.3652 (4 samples)
	minimum = 6 (4 samples)
	maximum = 120 (4 samples)
Flit latency average = 12.6706 (4 samples)
	minimum = 6 (4 samples)
	maximum = 117.75 (4 samples)
Fragmentation average = 0.0088676 (4 samples)
	minimum = 0 (4 samples)
	maximum = 50.75 (4 samples)
Injected packet rate average = 0.0274247 (4 samples)
	minimum = 0.017349 (4 samples)
	maximum = 0.0808964 (4 samples)
Accepted packet rate average = 0.0274247 (4 samples)
	minimum = 0.017349 (4 samples)
	maximum = 0.0808964 (4 samples)
Injected flit rate average = 0.0609724 (4 samples)
	minimum = 0.0259566 (4 samples)
	maximum = 0.144617 (4 samples)
Accepted flit rate average = 0.0609724 (4 samples)
	minimum = 0.0342399 (4 samples)
	maximum = 0.160348 (4 samples)
Injected packet size average = 2.22326 (4 samples)
Accepted packet size average = 2.22326 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 174339 (inst/sec)
gpgpu_simulation_rate = 2000 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44000)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44000)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44000)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44000)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44000)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44000)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44000)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(38,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(58,0,0) tid=(150,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(21,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 4139177 (ipc=607.4) sim_rate=179964 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:36:59 2016
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 4154447 (ipc=212.7) sim_rate=173101 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:37:00 2016
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 4168310 (ipc=95.1) sim_rate=166732 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:37:01 2016
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 4178586 (ipc=68.6) sim_rate=160714 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:37:02 2016
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 4192643 (ipc=51.0) sim_rate=155283 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:37:03 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(19,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 4203351 (ipc=43.3) sim_rate=150119 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:37:04 2016
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 4218165 (ipc=36.4) sim_rate=145453 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:37:05 2016
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 4229548 (ipc=32.8) sim_rate=140984 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:37:06 2016
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 4243812 (ipc=29.2) sim_rate=136897 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:37:07 2016
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 4254825 (ipc=27.1) sim_rate=132963 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:37:08 2016
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 4270679 (ipc=24.9) sim_rate=129414 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:37:09 2016
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 4281281 (ipc=23.5) sim_rate=125920 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:37:10 2016
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 4297696 (ipc=22.0) sim_rate=122791 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:37:11 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(11,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22122,44000), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22123,44000)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 4310127 (ipc=21.1) sim_rate=119725 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:37:12 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23008,44000), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23009,44000)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23837,44000), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23838,44000)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24223,44000), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24224,44000)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24484,44000), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24485,44000)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 4333952 (ipc=20.3) sim_rate=117133 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:37:13 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25594,44000), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25595,44000)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25870,44000), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25871,44000)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 4353892 (ipc=19.9) sim_rate=114576 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:37:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27661,44000), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27662,44000)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 4372776 (ipc=19.2) sim_rate=112122 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:37:15 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28675,44000), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28676,44000)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 4396785 (ipc=18.7) sim_rate=109919 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:37:16 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30183,44000), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30184,44000)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30336,44000), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30337,44000)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30539,44000), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30540,44000)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31240,44000), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31241,44000)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 4417107 (ipc=18.5) sim_rate=107734 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:37:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31839,44000), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(31840,44000)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31878,44000), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(31879,44000)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32338,44000), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(32339,44000)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32691,44000), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32692,44000)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32813,44000), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(32814,44000)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32891,44000), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(32892,44000)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 4451458 (ipc=18.4) sim_rate=105987 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:37:18 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (33524,44000), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(33525,44000)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33568,44000), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(33569,44000)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34034,44000), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(34035,44000)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (34675,44000), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(34676,44000)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34821,44000), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34822,44000)
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 4479699 (ipc=18.4) sim_rate=104179 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:37:19 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(113,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (35546,44000), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(35547,44000)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35839,44000), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35840,44000)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (36167,44000), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(36168,44000)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36183,44000), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36184,44000)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36860,44000), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36861,44000)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 4510668 (ipc=18.2) sim_rate=102515 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:37:20 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37035,44000), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37036,44000)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37442,44000), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37443,44000)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38206,44000), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38207,44000)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 4534121 (ipc=18.1) sim_rate=100758 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:37:21 2016
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 4552940 (ipc=17.7) sim_rate=98976 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:37:22 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40858,44000), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(40859,44000)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42401,44000), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42402,44000)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 4577791 (ipc=17.5) sim_rate=97399 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:37:23 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(98,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42706,44000), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(42707,44000)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (42804,44000), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(42805,44000)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (43374,44000), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(43375,44000)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (43865,44000), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(43866,44000)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44403,44000), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44404,44000)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 4610791 (ipc=17.4) sim_rate=96058 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:37:24 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44859,44000), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(44860,44000)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (45073,44000), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(45074,44000)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (45622,44000), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(45623,44000)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 4637772 (ipc=17.3) sim_rate=94648 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:37:25 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (46981,44000), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(46982,44000)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (47296,44000), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(47297,44000)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47938,44000), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(47939,44000)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 4662361 (ipc=17.0) sim_rate=93247 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:37:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (49796,44000), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(49797,44000)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(135,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 4680500 (ipc=16.9) sim_rate=91774 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:37:27 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (50515,44000), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(50516,44000)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (51327,44000), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(51328,44000)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (51850,44000), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(51851,44000)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51956,44000), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(51957,44000)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 4708999 (ipc=16.8) sim_rate=90557 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:37:28 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (52544,44000), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(52545,44000)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (52570,44000), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(52571,44000)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (53051,44000), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(53052,44000)
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 4738093 (ipc=16.7) sim_rate=89397 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:37:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (55345,44000), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(55346,44000)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (55459,44000), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(55460,44000)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 4765368 (ipc=16.6) sim_rate=88247 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:37:30 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (56205,44000), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(56206,44000)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (56265,44000), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(56266,44000)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(127,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (56522,44000), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(56523,44000)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 4792642 (ipc=16.5) sim_rate=87138 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:37:31 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (58665,44000), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(58666,44000)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (59123,44000), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(59124,44000)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (59368,44000), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(59369,44000)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 4813042 (ipc=16.4) sim_rate=85947 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:37:32 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (60009,44000), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(60010,44000)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (60039,44000), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(60040,44000)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (60688,44000), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(60689,44000)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 4846496 (ipc=16.4) sim_rate=85026 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:37:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (61983,44000), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(61984,44000)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(154,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (63125,44000), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(63126,44000)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 4871836 (ipc=16.3) sim_rate=83997 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:37:34 2016
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 4893389 (ipc=16.2) sim_rate=82938 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:37:35 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (65824,44000), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(65825,44000)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (66351,44000), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(66352,44000)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (66428,44000), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(66429,44000)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (66696,44000), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(66697,44000)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 4919211 (ipc=16.2) sim_rate=81986 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:37:36 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (67943,44000), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(67944,44000)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (68790,44000), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(68791,44000)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 4947581 (ipc=16.1) sim_rate=81107 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:37:37 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(128,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (69950,44000), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(69951,44000)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (70615,44000), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(70616,44000)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (70742,44000), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(70743,44000)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 4976047 (ipc=16.1) sim_rate=80258 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:37:38 2016
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 5000295 (ipc=16.0) sim_rate=79369 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:37:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (73058,44000), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(73059,44000)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (74673,44000), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(74674,44000)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (74698,44000), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(74699,44000)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (74958,44000), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(74959,44000)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 5027646 (ipc=15.9) sim_rate=78556 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:37:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (75988,44000), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(75989,44000)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (75998,44000), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(75999,44000)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 5050654 (ipc=15.9) sim_rate=77702 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:37:41 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(167,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (77642,44000), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(77643,44000)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 5078801 (ipc=15.8) sim_rate=76951 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:37:42 2016
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 5100734 (ipc=15.7) sim_rate=76130 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:37:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (80699,44000), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(80700,44000)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (81450,44000), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(81451,44000)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (81457,44000), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(81458,44000)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (81750,44000), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(81751,44000)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 5126406 (ipc=15.7) sim_rate=75388 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:37:44 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (82084,44000), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(82085,44000)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (83167,44000), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(83168,44000)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(164,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 5155847 (ipc=15.7) sim_rate=74722 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:37:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (84006,44000), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(84007,44000)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (85053,44000), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(85054,44000)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (85076,44000), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(85077,44000)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 5185871 (ipc=15.7) sim_rate=74083 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:37:46 2016
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 5207538 (ipc=15.6) sim_rate=73345 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:37:47 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (89770,44000), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(89771,44000)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 5232448 (ipc=15.5) sim_rate=72672 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:37:48 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(173,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (91201,44000), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(91202,44000)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (91235,44000), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(91236,44000)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (91484,44000), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(91485,44000)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 5259206 (ipc=15.5) sim_rate=72043 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:37:49 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (92808,44000), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(92809,44000)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 5278690 (ipc=15.4) sim_rate=71333 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:37:50 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (95003,44000), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(95004,44000)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (95489,44000), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(95490,44000)
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 5304649 (ipc=15.4) sim_rate=70728 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:37:51 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (95744,44000), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(95745,44000)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 5332895 (ipc=15.4) sim_rate=70169 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:37:52 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(124,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 5350182 (ipc=15.3) sim_rate=69482 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:37:53 2016
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 5373209 (ipc=15.2) sim_rate=68887 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:37:54 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (102844,44000), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(102845,44000)
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 5392797 (ipc=15.1) sim_rate=68263 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:37:55 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (103391,44000), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(103392,44000)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (103848,44000), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(103849,44000)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (104089,44000), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(104090,44000)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 5423593 (ipc=15.1) sim_rate=67794 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:37:56 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(132,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 5449091 (ipc=15.1) sim_rate=67272 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:37:57 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (108678,44000), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(108679,44000)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (108730,44000), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(108731,44000)
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 5473216 (ipc=15.0) sim_rate=66746 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:37:58 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (109404,44000), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(109405,44000)
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 5500104 (ipc=15.0) sim_rate=66266 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:37:59 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (111082,44000), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(111083,44000)
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 5515762 (ipc=14.9) sim_rate=65663 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:38:00 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(184,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 5542821 (ipc=14.9) sim_rate=65209 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:38:01 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (115334,44000), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(115335,44000)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (115421,44000), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(115422,44000)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (116083,44000), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(116084,44000)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (116245,44000), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(116246,44000)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 5572267 (ipc=14.9) sim_rate=64793 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:38:02 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (117990,44000), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(117991,44000)
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 5597687 (ipc=14.9) sim_rate=64341 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:38:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (119403,44000), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(119404,44000)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 5622531 (ipc=14.8) sim_rate=63892 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:38:04 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(152,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 5638691 (ipc=14.8) sim_rate=63356 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:38:05 2016
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 5661603 (ipc=14.7) sim_rate=62906 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:38:06 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (124895,44000), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(124896,44000)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (125604,44000), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(125605,44000)
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 5688718 (ipc=14.7) sim_rate=62513 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:38:07 2016
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 5712072 (ipc=14.7) sim_rate=62087 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:38:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (128393,44000), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(128394,44000)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(205,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 174000  inst.: 5743626 (ipc=14.7) sim_rate=61759 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:38:09 2016
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 5768000 (ipc=14.6) sim_rate=61361 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:38:10 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (133231,44000), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(133232,44000)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 5790773 (ipc=14.6) sim_rate=60955 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:38:11 2016
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 5815053 (ipc=14.6) sim_rate=60573 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:38:12 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(174,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (136649,44000), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(136650,44000)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (136988,44000), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(136989,44000)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (137886,44000), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(137887,44000)
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 5847942 (ipc=14.6) sim_rate=60288 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:38:13 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (138365,44000), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(138366,44000)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (138877,44000), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(138878,44000)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (139330,44000), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(139331,44000)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 5872225 (ipc=14.6) sim_rate=59920 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:38:14 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (140748,44000), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(140749,44000)
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 5902701 (ipc=14.6) sim_rate=59623 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:38:15 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(142,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (142149,44000), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(142150,44000)
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 5930439 (ipc=14.6) sim_rate=59304 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:38:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (144498,44000), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(144499,44000)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (145418,44000), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(145419,44000)
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 5957260 (ipc=14.6) sim_rate=58982 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:38:17 2016
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 5984226 (ipc=14.6) sim_rate=58668 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:38:18 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (148561,44000), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(148562,44000)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (148776,44000), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(148777,44000)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(208,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 6017756 (ipc=14.6) sim_rate=58424 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:38:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (151164,44000), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(151165,44000)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (151409,44000), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(151410,44000)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 6051882 (ipc=14.6) sim_rate=58191 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:38:20 2016
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 6072754 (ipc=14.6) sim_rate=57835 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:38:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (154794,44000), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(154795,44000)
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 6099882 (ipc=14.6) sim_rate=57546 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:38:22 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(152,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 6124548 (ipc=14.6) sim_rate=57238 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:38:23 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (157263,44000), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(157264,44000)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (158217,44000), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(158218,44000)
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 6158132 (ipc=14.6) sim_rate=57019 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:38:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (160072,44000), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(160073,44000)
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 6186973 (ipc=14.6) sim_rate=56761 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:38:25 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(160,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (161700,44000), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(161701,44000)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (162242,44000), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(162243,44000)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (162788,44000), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(162789,44000)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (162837,44000), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(162838,44000)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 6220020 (ipc=14.6) sim_rate=56545 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:38:26 2016
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 6243324 (ipc=14.6) sim_rate=56246 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:38:27 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (165042,44000), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(165043,44000)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 6276519 (ipc=14.7) sim_rate=56040 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:38:28 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(200,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 6304938 (ipc=14.7) sim_rate=55795 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:38:29 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (169680,44000), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(169681,44000)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (170002,44000), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(170003,44000)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 6330207 (ipc=14.6) sim_rate=55528 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:38:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (171021,44000), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(171022,44000)
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 6355755 (ipc=14.7) sim_rate=55267 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:38:31 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (172408,44000), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(172409,44000)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (173290,44000), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(173291,44000)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(223,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 218000  inst.: 6386782 (ipc=14.7) sim_rate=55058 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:38:32 2016
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 6414910 (ipc=14.7) sim_rate=54828 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:38:33 2016
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 6438206 (ipc=14.6) sim_rate=54561 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:38:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (178688,44000), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(178689,44000)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (178779,44000), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(178780,44000)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (179070,44000), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(179071,44000)
GPGPU-Sim uArch: cycles simulated: 223500  inst.: 6465823 (ipc=14.7) sim_rate=54334 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:38:35 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(175,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (180693,44000), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(180694,44000)
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 6499934 (ipc=14.7) sim_rate=54166 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:38:36 2016
GPGPU-Sim uArch: cycles simulated: 227500  inst.: 6526450 (ipc=14.7) sim_rate=53937 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:38:37 2016
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 6554897 (ipc=14.7) sim_rate=53728 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:38:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (186836,44000), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(186837,44000)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(206,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 6586306 (ipc=14.7) sim_rate=53547 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:38:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (188243,44000), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(188244,44000)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 6617328 (ipc=14.7) sim_rate=53365 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:38:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (190199,44000), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(190200,44000)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (191414,44000), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(191415,44000)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (191429,44000), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(191430,44000)
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 6649455 (ipc=14.7) sim_rate=53195 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:38:41 2016
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 6669621 (ipc=14.7) sim_rate=52933 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:38:42 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(187,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (194919,44000), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(194920,44000)
GPGPU-Sim uArch: cycles simulated: 239000  inst.: 6702250 (ipc=14.7) sim_rate=52773 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:38:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (196037,44000), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(196038,44000)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (196109,44000), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(196110,44000)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (196557,44000), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(196558,44000)
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 6733572 (ipc=14.7) sim_rate=52606 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:38:44 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (198165,44000), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(198166,44000)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (198824,44000), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(198825,44000)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(249,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 6770497 (ipc=14.7) sim_rate=52484 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:38:45 2016
GPGPU-Sim uArch: cycles simulated: 245000  inst.: 6797802 (ipc=14.7) sim_rate=52290 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:38:46 2016
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 6828069 (ipc=14.7) sim_rate=52122 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:38:47 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (204519,44000), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(204520,44000)
GPGPU-Sim uArch: cycles simulated: 249000  inst.: 6855695 (ipc=14.7) sim_rate=51937 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:38:48 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(243,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (205366,44000), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(205367,44000)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (205542,44000), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(205543,44000)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (206052,44000), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(206053,44000)
GPGPU-Sim uArch: cycles simulated: 250500  inst.: 6882742 (ipc=14.8) sim_rate=51749 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:38:49 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (208408,44000), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(208409,44000)
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 6913081 (ipc=14.8) sim_rate=51590 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:38:50 2016
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 6943993 (ipc=14.8) sim_rate=51436 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:38:51 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(234,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (211687,44000), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(211688,44000)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (212495,44000), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 6970855 (ipc=14.8) sim_rate=51256 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:38:52 2016
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 6998702 (ipc=14.7) sim_rate=51085 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:38:53 2016
GPGPU-Sim uArch: cycles simulated: 260500  inst.: 7023798 (ipc=14.7) sim_rate=50897 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:38:54 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (217009,44000), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 7048647 (ipc=14.7) sim_rate=50709 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:38:55 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(164,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (219754,44000), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (220844,44000), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 7082766 (ipc=14.7) sim_rate=50591 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:38:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (221188,44000), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (222903,44000), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 267000  inst.: 7109080 (ipc=14.7) sim_rate=50419 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:38:57 2016
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 7138346 (ipc=14.7) sim_rate=50270 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:38:58 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (225528,44000), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(187,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (226931,44000), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 271000  inst.: 7167366 (ipc=14.7) sim_rate=50121 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:38:59 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (228363,44000), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 273000  inst.: 7197299 (ipc=14.7) sim_rate=49981 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:39:00 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (229318,44000), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (231319,44000), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 7233903 (ipc=14.7) sim_rate=49888 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:39:01 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(189,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (232604,44000), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 7261390 (ipc=14.7) sim_rate=49735 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:39:02 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (234246,44000), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (235244,44000), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (235253,44000), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 7291254 (ipc=14.7) sim_rate=49600 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:39:03 2016
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 7322345 (ipc=14.7) sim_rate=49475 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:39:04 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(222,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 7349099 (ipc=14.6) sim_rate=49322 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:39:05 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (240680,44000), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 286500  inst.: 7382341 (ipc=14.6) sim_rate=49215 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:39:06 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (243473,44000), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (244011,44000), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 7411251 (ipc=14.6) sim_rate=49081 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:39:07 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (244586,44000), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (244862,44000), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (245909,44000), 4 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(255,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (246749,44000), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 7448321 (ipc=14.6) sim_rate=49002 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:39:08 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (248408,44000), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 293000  inst.: 7471634 (ipc=14.6) sim_rate=48834 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:39:09 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (250874,44000), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (250962,44000), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 7508415 (ipc=14.6) sim_rate=48755 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:39:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (251596,44000), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (252481,44000), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (252566,44000), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (252732,44000), 3 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(222,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (253481,44000), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 298000  inst.: 7541874 (ipc=14.6) sim_rate=48657 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:39:11 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (255830,44000), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 7576499 (ipc=14.6) sim_rate=48567 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:39:12 2016
GPGPU-Sim uArch: cycles simulated: 303000  inst.: 7606941 (ipc=14.6) sim_rate=48451 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:39:13 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (259288,44000), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (259839,44000), 3 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(240,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (260625,44000), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 305000  inst.: 7632706 (ipc=14.5) sim_rate=48308 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:39:14 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (261704,44000), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 7662932 (ipc=14.5) sim_rate=48194 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:39:15 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (264032,44000), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (264377,44000), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 7694496 (ipc=14.5) sim_rate=48090 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:39:16 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (266059,44000), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (266273,44000), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (266393,44000), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (266847,44000), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (268037,44000), 3 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(227,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 7726483 (ipc=14.5) sim_rate=47990 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:39:17 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (268825,44000), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (269201,44000), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (269218,44000), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (270548,44000), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 7756364 (ipc=14.5) sim_rate=47878 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:39:18 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (271267,44000), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (271284,44000), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (271931,44000), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (271958,44000), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (271996,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (272468,44000), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (272716,44000), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 7789441 (ipc=14.4) sim_rate=47787 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:39:19 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (274284,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (274425,44000), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (274447,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(244,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (276684,44000), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 7823469 (ipc=14.4) sim_rate=47704 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:39:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (277674,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (277745,44000), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (278039,44000), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (278041,44000), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (278538,44000), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (279168,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 7861279 (ipc=14.4) sim_rate=47644 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:39:21 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (282256,44000), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (282412,44000), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (282651,44000), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (282668,44000), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (283533,44000), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (284183,44000), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 328500  inst.: 7897176 (ipc=14.3) sim_rate=47573 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:39:22 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (284787,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (285023,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (285263,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (285402,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (285853,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (286034,44000), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (286781,44000), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (286836,44000), 1 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(255,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (288377,44000), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (288958,44000), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (289142,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (289605,44000), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (289963,44000), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 7930153 (ipc=14.1) sim_rate=47485 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:39:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (290863,44000), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (291956,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (292089,44000), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (292533,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (294468,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (294698,44000), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (296104,44000), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (297584,44000), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 297585
gpu_sim_insn = 4112208
gpu_ipc =      13.8186
gpu_tot_sim_cycle = 341585
gpu_tot_sim_insn = 7947672
gpu_tot_ipc =      23.2670
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 596363
gpu_stall_icnt2sh    = 1648195
gpu_total_sim_rate=47590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 475042
	L1I_total_cache_misses = 1008
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5821
L1D_cache:
	L1D_cache_core[0]: Access = 35706, Miss = 28483, Miss_rate = 0.798, Pending_hits = 2133, Reservation_fails = 244870
	L1D_cache_core[1]: Access = 35005, Miss = 28397, Miss_rate = 0.811, Pending_hits = 2170, Reservation_fails = 240054
	L1D_cache_core[2]: Access = 37458, Miss = 30392, Miss_rate = 0.811, Pending_hits = 2275, Reservation_fails = 253368
	L1D_cache_core[3]: Access = 36615, Miss = 29809, Miss_rate = 0.814, Pending_hits = 2249, Reservation_fails = 252351
	L1D_cache_core[4]: Access = 34513, Miss = 27866, Miss_rate = 0.807, Pending_hits = 2157, Reservation_fails = 238508
	L1D_cache_core[5]: Access = 38790, Miss = 31627, Miss_rate = 0.815, Pending_hits = 2290, Reservation_fails = 260419
	L1D_cache_core[6]: Access = 36711, Miss = 29939, Miss_rate = 0.816, Pending_hits = 2267, Reservation_fails = 249329
	L1D_cache_core[7]: Access = 38031, Miss = 30931, Miss_rate = 0.813, Pending_hits = 2352, Reservation_fails = 258638
	L1D_cache_core[8]: Access = 34356, Miss = 27717, Miss_rate = 0.807, Pending_hits = 2123, Reservation_fails = 241633
	L1D_cache_core[9]: Access = 36593, Miss = 29506, Miss_rate = 0.806, Pending_hits = 2175, Reservation_fails = 253550
	L1D_cache_core[10]: Access = 37206, Miss = 30082, Miss_rate = 0.809, Pending_hits = 2204, Reservation_fails = 253173
	L1D_cache_core[11]: Access = 35910, Miss = 29348, Miss_rate = 0.817, Pending_hits = 2114, Reservation_fails = 251115
	L1D_cache_core[12]: Access = 40444, Miss = 32862, Miss_rate = 0.813, Pending_hits = 2341, Reservation_fails = 262736
	L1D_cache_core[13]: Access = 36207, Miss = 29389, Miss_rate = 0.812, Pending_hits = 2198, Reservation_fails = 251788
	L1D_cache_core[14]: Access = 35489, Miss = 28776, Miss_rate = 0.811, Pending_hits = 2162, Reservation_fails = 246570
	L1D_total_cache_accesses = 549034
	L1D_total_cache_misses = 445124
	L1D_total_cache_miss_rate = 0.8107
	L1D_total_cache_pending_hits = 33210
	L1D_total_cache_reservation_fails = 3758102
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75371
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 221979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2362374
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74891
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 223145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1395728
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 474034
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1008
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5821
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1592, 1762, 1206, 1531, 1217, 1284, 1116, 1069, 810, 933, 1570, 1738, 1475, 1456, 1628, 1445, 1505, 1236, 1391, 1217, 935, 1619, 1161, 1505, 1658, 2005, 1094, 1454, 993, 1150, 1219, 1359, 1062, 1503, 1017, 1288, 1417, 933, 1174, 1153, 1284, 447, 914, 746, 961, 882, 634, 875, 
gpgpu_n_tot_thrd_icount = 28164448
gpgpu_n_tot_w_icount = 880139
gpgpu_n_stall_shd_mem = 4098479
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 221979
gpgpu_n_mem_write_global = 224856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 929330
gpgpu_n_store_insn = 334722
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 911903
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4094964
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6580508	W0_Idle:708881	W0_Scoreboard:1377430	W1:253997	W2:108474	W3:68700	W4:44565	W5:32401	W6:27992	W7:25493	W8:21995	W9:19754	W10:17275	W11:15648	W12:14962	W13:12817	W14:11222	W15:8477	W16:8054	W17:7119	W18:5593	W19:4607	W20:4168	W21:3362	W22:3100	W23:2272	W24:1703	W25:1382	W26:674	W27:525	W28:33	W29:93	W30:82	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1775832 {8:221979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9003584 {40:224738,72:31,136:87,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30189144 {136:221979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1798848 {8:224856,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1838 
maxdqlatency = 0 
maxmflatency = 2480 
averagemflatency = 387 
max_icnt2mem_latency = 826 
max_icnt2sh_latency = 341584 
mrq_lat_table:8671 	78 	137 	348 	436 	363 	249 	174 	168 	91 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62095 	312504 	72015 	226 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22242 	9357 	30525 	152301 	99540 	130971 	1974 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20195 	96333 	97257 	8107 	102 	0 	0 	2 	9 	39 	949 	9269 	18165 	43653 	98880 	53890 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	610 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        15        15        12        20        15        14        17        16        19        15        15        16        16        16        16 
dram[1]:        13        14        22        13        14        15        17        16        16        16        15        16        14        16        11         8 
dram[2]:        14        16        16        12        18        13        16        15        17        15        13        14        16        14        15        15 
dram[3]:        26        14        12        15        16        16        18        15        24        16        10        14        16        13        11         9 
dram[4]:        15        14        15        14        15        13        13        14        16        16        11        12        13        13        15        14 
dram[5]:        10         8        13        17        15        16        13        15        16        16        16        15        14        14        13         9 
maximum service time to same row:
dram[0]:     67850     82578     56178     55285     49425     49012     49722     47387     66956     67438     94982     93775     67266     68007     75118     76205 
dram[1]:     50051     63720     39220     39360     51014     79572     48222     86541    106841    112201    102307    103915     58472     49880     54162     59135 
dram[2]:     68393     77185     72404     75021     73902     44968     63422     62484     48417     72388     61872     79896     66132     65937     87264     85002 
dram[3]:     38892     36476     64837     44356     62383     58728     82766     77260     54949    117413     90147     83564     62353     49774     40421     39250 
dram[4]:     56913     54393     63923     51644     44732     43491     48285     48441     53171     72612     78361     71016     65828     51121     74069     75245 
dram[5]:     50284     41175     51920     74288     62603     56831     92204     76463     57523    106694    104190    103884     48289     67965     28134     22035 
average row accesses per activate:
dram[0]:  6.533333  4.695652  3.800000  3.965517  7.352941  4.833333  4.483871  3.275000  4.851852  4.533333  3.777778  3.517241  4.578948  4.136364  8.100000  5.058824 
dram[1]:  4.200000  4.826087  5.736842  5.842105  3.937500  4.275862  3.941176  4.303030  4.272727  5.625000  4.500000  3.366667  4.666667  4.473684  3.913043  3.791667 
dram[2]:  4.954545  5.947369  3.162162  4.035714  4.653846  4.730769  5.360000  5.115385  4.800000  4.181818  3.888889  4.333333  4.238095  3.500000  5.235294  5.176471 
dram[3]:  4.727273  2.945946  4.259259  5.380952  5.333333  4.423077  5.625000  4.724138  3.789474  4.800000  2.725000  3.343750  4.588235  4.705883  3.480000  3.000000 
dram[4]:  5.947369  4.863636  5.550000  4.071429  3.875000  5.454545  5.230769  4.880000  5.875000  6.714286  3.138889  4.120000  4.000000  3.291667  4.523809  4.368421 
dram[5]:  3.758621  3.218750  3.612903  3.026316  4.285714  3.787879  4.483871  5.600000  4.147059  4.147059  4.200000  3.923077  4.285714  4.937500  3.153846  3.333333 
average row locality = 10722/2478 = 4.326877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        82        92        98        99       107       100       123       114       114       119        95        96        87        91        81        86 
dram[1]:        89        95        93        94       108       106       117       126       124       119       102        96        84        85        90        91 
dram[2]:        92        97        98        97       105       107       118       117       126       122        99        99        89        90        89        88 
dram[3]:        86        90        97        97        96        97       119       119       128       128       103       101        78        80        87        84 
dram[4]:        96        91        94        98       107       104       120       105       124       124       107        98        84        79        95        83 
dram[5]:        92        87        96        98       103       109       122       124       125       125       100        97        90        79        82        90 
total reads: 9654
bank skew: 128/78 = 1.64
chip skew: 1633/1584 = 1.03
number of total write accesses:
dram[0]:        16        16        16        16        18        16        16        17        17        17         7         6         0         0         0         0 
dram[1]:        16        16        16        17        18        18        17        16        17        16         6         5         0         0         0         0 
dram[2]:        17        16        19        16        16        16        16        16        18        16         6         5         0         1         0         0 
dram[3]:        18        19        18        16        16        18        16        18        16        16         6         6         0         0         0         0 
dram[4]:        17        16        17        16        17        16        16        17        17        17         6         5         0         0         0         0 
dram[5]:        17        16        16        17        17        16        17        16        16        16         5         5         0         0         0         0 
total reads: 1068
min_bank_accesses = 0!
chip skew: 183/174 = 1.05
average mf latency per bank:
dram[0]:       9790      9171      9780      9048      8291      8797      7380      7575      7914      7665     20852     20971     28590     27189     35953     33698
dram[1]:       9578      9522      9697     10061      9030      9496      8321      7945      7947      8310     20391     22391     30844     31268     34320     34339
dram[2]:       9203      9257      8876      9171      8533      8599      7772      7787      7761      7857     20545     21565     29162     28315     33288     33443
dram[3]:       9854      9572      9353      9614      9176      8814      8076      7581      7628      7217     20054     20964     32637     32566     34267     36098
dram[4]:      11863      9602     12722      9365     12026      8813     10762      8268     10161      7411    128171     22019     40896     32702     43196     36155
dram[5]:       9746     10293     10056      9938      8893      8820      7603      7654      7607      7720     21770     22276     28684     33947     36436     34119
maximum mf latency per bank:
dram[0]:        926       902       923      1082      1177      1512      1611      1108       931       982      1139      1414      1474      1793      1847      2060
dram[1]:        803       884      1120       865       951       991       841       886       879       799       902      1079       864       941       993       853
dram[2]:        954       872       894       908      1022       920      1028      1028       903      1167      1072      1513      1567      2480      1809      2109
dram[3]:        808       787       802       836       813       851       833       821       824       788       875       967      1014       856       837       808
dram[4]:       1205       898      1226      1214      1108      1007      1193       928      1136       891      1104      1372      1724      1587      2035      1923
dram[5]:        863       905       938       812       847       803       782       868       769       838      1089      1112       855       964      1188       921

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450889 n_nop=437275 n_act=390 n_pre=374 n_req=1762 n_rd=12672 n_write=178 bw_util=0.057
n_activity=51219 dram_eff=0.5018
bk0: 656a 448040i bk1: 736a 447192i bk2: 784a 447219i bk3: 792a 446180i bk4: 856a 446171i bk5: 800a 445375i bk6: 984a 444721i bk7: 912a 444375i bk8: 912a 447090i bk9: 952a 446314i bk10: 760a 446745i bk11: 768a 445860i bk12: 696a 446184i bk13: 728a 444883i bk14: 648a 447181i bk15: 688a 446222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.147327
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450889 n_nop=436957 n_act=409 n_pre=393 n_req=1797 n_rd=12952 n_write=178 bw_util=0.05824
n_activity=52728 dram_eff=0.498
bk0: 712a 447429i bk1: 760a 447259i bk2: 744a 446933i bk3: 752a 447402i bk4: 864a 446510i bk5: 848a 446157i bk6: 936a 445740i bk7: 1008a 445135i bk8: 992a 446160i bk9: 952a 446680i bk10: 816a 447208i bk11: 768a 447014i bk12: 672a 447436i bk13: 680a 447018i bk14: 720a 446858i bk15: 728a 446590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.069088
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450889 n_nop=436855 n_act=404 n_pre=388 n_req=1811 n_rd=13064 n_write=178 bw_util=0.05874
n_activity=51926 dram_eff=0.51
bk0: 736a 447410i bk1: 776a 447413i bk2: 784a 446638i bk3: 776a 446505i bk4: 840a 446123i bk5: 856a 446553i bk6: 944a 446393i bk7: 936a 445769i bk8: 1008a 445789i bk9: 976a 445353i bk10: 792a 446469i bk11: 792a 445859i bk12: 712a 445733i bk13: 720a 445033i bk14: 712a 446266i bk15: 704a 446137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.160532
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450889 n_nop=437134 n_act=434 n_pre=418 n_req=1773 n_rd=12720 n_write=183 bw_util=0.05723
n_activity=53345 dram_eff=0.4838
bk0: 688a 447603i bk1: 720a 446871i bk2: 776a 446903i bk3: 776a 446791i bk4: 768a 446912i bk5: 776a 447025i bk6: 952a 446449i bk7: 952a 445454i bk8: 1024a 446190i bk9: 1024a 446134i bk10: 824a 447054i bk11: 808a 446292i bk12: 624a 447593i bk13: 640a 447125i bk14: 696a 447149i bk15: 672a 447365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0535631
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450889 n_nop=437086 n_act=385 n_pre=369 n_req=1786 n_rd=12872 n_write=177 bw_util=0.05788
n_activity=52018 dram_eff=0.5017
bk0: 768a 447258i bk1: 728a 447211i bk2: 752a 446726i bk3: 784a 446418i bk4: 856a 446620i bk5: 832a 446221i bk6: 960a 446169i bk7: 840a 445840i bk8: 992a 446322i bk9: 992a 445758i bk10: 856a 445945i bk11: 784a 445883i bk12: 672a 446379i bk13: 632a 446001i bk14: 760a 445951i bk15: 664a 446221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142505
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450889 n_nop=436867 n_act=456 n_pre=440 n_req=1793 n_rd=12952 n_write=174 bw_util=0.05822
n_activity=54317 dram_eff=0.4833
bk0: 736a 447284i bk1: 696a 447157i bk2: 768a 447131i bk3: 784a 446965i bk4: 824a 447055i bk5: 872a 446364i bk6: 976a 445980i bk7: 992a 445633i bk8: 1000a 446374i bk9: 1000a 445835i bk10: 800a 446901i bk11: 776a 446725i bk12: 720a 446960i bk13: 632a 447134i bk14: 656a 446767i bk15: 720a 446928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0709177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34688, Miss = 787, Miss_rate = 0.023, Pending_hits = 373, Reservation_fails = 259
L2_cache_bank[1]: Access = 34994, Miss = 797, Miss_rate = 0.023, Pending_hits = 343, Reservation_fails = 20
L2_cache_bank[2]: Access = 35286, Miss = 807, Miss_rate = 0.023, Pending_hits = 393, Reservation_fails = 120
L2_cache_bank[3]: Access = 35893, Miss = 812, Miss_rate = 0.023, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[4]: Access = 34796, Miss = 816, Miss_rate = 0.023, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[5]: Access = 35101, Miss = 817, Miss_rate = 0.023, Pending_hits = 357, Reservation_fails = 465
L2_cache_bank[6]: Access = 35326, Miss = 794, Miss_rate = 0.022, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[7]: Access = 35300, Miss = 796, Miss_rate = 0.023, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[8]: Access = 58810, Miss = 827, Miss_rate = 0.014, Pending_hits = 394, Reservation_fails = 192
L2_cache_bank[9]: Access = 35282, Miss = 782, Miss_rate = 0.022, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[10]: Access = 35794, Miss = 810, Miss_rate = 0.023, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[11]: Access = 35640, Miss = 809, Miss_rate = 0.023, Pending_hits = 375, Reservation_fails = 0
L2_total_cache_accesses = 446910
L2_total_cache_misses = 9654
L2_total_cache_miss_rate = 0.0216
L2_total_cache_pending_hits = 4537
L2_total_cache_reservation_fails = 1056
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1025
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 249
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=1335096
icnt_total_pkts_simt_to_mem=672058
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.6676
	minimum = 6
	maximum = 742
Network latency average = 39.3657
	minimum = 6
	maximum = 586
Slowest packet = 62687
Flit latency average = 29.7177
	minimum = 6
	maximum = 586
Slowest flit = 337070
Fragmentation average = 0.0952558
	minimum = 0
	maximum = 350
Injected packet rate average = 0.104331
	minimum = 0.0879345 (at node 8)
	maximum = 0.176222 (at node 23)
Accepted packet rate average = 0.104331
	minimum = 0.0879345 (at node 8)
	maximum = 0.176222 (at node 23)
Injected flit rate average = 0.235108
	minimum = 0.131989 (at node 8)
	maximum = 0.411597 (at node 23)
Accepted flit rate average= 0.235108
	minimum = 0.163187 (at node 15)
	maximum = 0.310402 (at node 12)
Injected packet length average = 2.25347
Accepted packet length average = 2.25347
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.9321 (5 samples)
	minimum = 6 (5 samples)
	maximum = 269.8 (5 samples)
Network latency average = 20.1653 (5 samples)
	minimum = 6 (5 samples)
	maximum = 213.2 (5 samples)
Flit latency average = 16.08 (5 samples)
	minimum = 6 (5 samples)
	maximum = 211.4 (5 samples)
Fragmentation average = 0.0261452 (5 samples)
	minimum = 0 (5 samples)
	maximum = 110.6 (5 samples)
Injected packet rate average = 0.042806 (5 samples)
	minimum = 0.0314661 (5 samples)
	maximum = 0.0999615 (5 samples)
Accepted packet rate average = 0.042806 (5 samples)
	minimum = 0.0314661 (5 samples)
	maximum = 0.0999615 (5 samples)
Injected flit rate average = 0.0957994 (5 samples)
	minimum = 0.0471631 (5 samples)
	maximum = 0.198013 (5 samples)
Accepted flit rate average = 0.0957994 (5 samples)
	minimum = 0.0600293 (5 samples)
	maximum = 0.190359 (5 samples)
Injected packet size average = 2.23799 (5 samples)
Accepted packet size average = 2.23799 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 47 sec (167 sec)
gpgpu_simulation_rate = 47590 (inst/sec)
gpgpu_simulation_rate = 2045 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,341585)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,341585)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,341585)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,341585)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,341585)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,341585)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,341585)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(32,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(64,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(89,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(82,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 342085  inst.: 8284241 (ipc=673.1) sim_rate=49310 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:39:24 2016
GPGPU-Sim uArch: cycles simulated: 342585  inst.: 8330538 (ipc=382.9) sim_rate=49293 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 21:39:25 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 344085  inst.: 8393445 (ipc=178.3) sim_rate=49373 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:39:26 2016
GPGPU-Sim uArch: cycles simulated: 346085  inst.: 8413308 (ipc=103.5) sim_rate=49200 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 21:39:27 2016
GPGPU-Sim uArch: cycles simulated: 348085  inst.: 8439013 (ipc=75.6) sim_rate=49064 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 21:39:28 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(29,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 349585  inst.: 8461741 (ipc=64.3) sim_rate=48911 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 21:39:29 2016
GPGPU-Sim uArch: cycles simulated: 351585  inst.: 8485787 (ipc=53.8) sim_rate=48768 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 21:39:30 2016
GPGPU-Sim uArch: cycles simulated: 353585  inst.: 8510949 (ipc=46.9) sim_rate=48633 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 21:39:31 2016
GPGPU-Sim uArch: cycles simulated: 355585  inst.: 8539531 (ipc=42.3) sim_rate=48520 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 21:39:32 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(11,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 357085  inst.: 8558778 (ipc=39.4) sim_rate=48354 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 21:39:33 2016
GPGPU-Sim uArch: cycles simulated: 359085  inst.: 8584112 (ipc=36.4) sim_rate=48225 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 21:39:34 2016
GPGPU-Sim uArch: cycles simulated: 361085  inst.: 8608164 (ipc=33.9) sim_rate=48090 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 21:39:35 2016
GPGPU-Sim uArch: cycles simulated: 363085  inst.: 8634935 (ipc=32.0) sim_rate=47971 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 21:39:36 2016
GPGPU-Sim uArch: cycles simulated: 364585  inst.: 8652909 (ipc=30.7) sim_rate=47806 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 21:39:37 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(42,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 366585  inst.: 8678474 (ipc=29.2) sim_rate=47683 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 21:39:38 2016
GPGPU-Sim uArch: cycles simulated: 368585  inst.: 8700204 (ipc=27.9) sim_rate=47542 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 21:39:39 2016
GPGPU-Sim uArch: cycles simulated: 370585  inst.: 8725887 (ipc=26.8) sim_rate=47423 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 21:39:40 2016
GPGPU-Sim uArch: cycles simulated: 372085  inst.: 8744422 (ipc=26.1) sim_rate=47267 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 21:39:41 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(6,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 374085  inst.: 8766428 (ipc=25.2) sim_rate=47131 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 21:39:42 2016
GPGPU-Sim uArch: cycles simulated: 376085  inst.: 8788775 (ipc=24.4) sim_rate=46998 (inst/sec) elapsed = 0:0:03:07 / Sun Feb 28 21:39:43 2016
GPGPU-Sim uArch: cycles simulated: 378085  inst.: 8809684 (ipc=23.6) sim_rate=46860 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 21:39:44 2016
GPGPU-Sim uArch: cycles simulated: 379585  inst.: 8827664 (ipc=23.2) sim_rate=46707 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 21:39:45 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(32,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 381585  inst.: 8851126 (ipc=22.6) sim_rate=46584 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 21:39:46 2016
GPGPU-Sim uArch: cycles simulated: 383585  inst.: 8876588 (ipc=22.1) sim_rate=46474 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 21:39:47 2016
GPGPU-Sim uArch: cycles simulated: 385085  inst.: 8893299 (ipc=21.7) sim_rate=46319 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 21:39:48 2016
GPGPU-Sim uArch: cycles simulated: 387085  inst.: 8918884 (ipc=21.3) sim_rate=46211 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 21:39:49 2016
GPGPU-Sim uArch: cycles simulated: 388585  inst.: 8936523 (ipc=21.0) sim_rate=46064 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 21:39:50 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(35,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 390585  inst.: 8959157 (ipc=20.6) sim_rate=45944 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 21:39:51 2016
GPGPU-Sim uArch: cycles simulated: 392085  inst.: 8977588 (ipc=20.4) sim_rate=45804 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 21:39:52 2016
GPGPU-Sim uArch: cycles simulated: 394085  inst.: 9002902 (ipc=20.1) sim_rate=45700 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 21:39:53 2016
GPGPU-Sim uArch: cycles simulated: 396085  inst.: 9026597 (ipc=19.8) sim_rate=45588 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 21:39:54 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(48,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 397585  inst.: 9047760 (ipc=19.6) sim_rate=45466 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 21:39:55 2016
GPGPU-Sim uArch: cycles simulated: 399585  inst.: 9073215 (ipc=19.4) sim_rate=45366 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 21:39:56 2016
GPGPU-Sim uArch: cycles simulated: 401085  inst.: 9093185 (ipc=19.3) sim_rate=45239 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 21:39:57 2016
GPGPU-Sim uArch: cycles simulated: 403085  inst.: 9118030 (ipc=19.0) sim_rate=45138 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 21:39:58 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(14,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 405085  inst.: 9144670 (ipc=18.9) sim_rate=45047 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 21:39:59 2016
GPGPU-Sim uArch: cycles simulated: 406585  inst.: 9166830 (ipc=18.8) sim_rate=44935 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 21:40:00 2016
GPGPU-Sim uArch: cycles simulated: 408585  inst.: 9194086 (ipc=18.6) sim_rate=44849 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 21:40:01 2016
GPGPU-Sim uArch: cycles simulated: 410585  inst.: 9224554 (ipc=18.5) sim_rate=44779 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 21:40:02 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(59,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 412585  inst.: 9252126 (ipc=18.4) sim_rate=44696 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 21:40:03 2016
GPGPU-Sim uArch: cycles simulated: 414585  inst.: 9279908 (ipc=18.2) sim_rate=44614 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 21:40:04 2016
GPGPU-Sim uArch: cycles simulated: 416085  inst.: 9299014 (ipc=18.1) sim_rate=44492 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 21:40:05 2016
GPGPU-Sim uArch: cycles simulated: 418085  inst.: 9324304 (ipc=18.0) sim_rate=44401 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 21:40:06 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(59,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 420085  inst.: 9345817 (ipc=17.8) sim_rate=44292 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 21:40:07 2016
GPGPU-Sim uArch: cycles simulated: 422085  inst.: 9370770 (ipc=17.7) sim_rate=44201 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 21:40:08 2016
GPGPU-Sim uArch: cycles simulated: 423585  inst.: 9391026 (ipc=17.6) sim_rate=44089 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 21:40:09 2016
GPGPU-Sim uArch: cycles simulated: 425585  inst.: 9413823 (ipc=17.5) sim_rate=43989 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 21:40:10 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(18,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 427585  inst.: 9437611 (ipc=17.3) sim_rate=43895 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 21:40:11 2016
GPGPU-Sim uArch: cycles simulated: 429585  inst.: 9459818 (ipc=17.2) sim_rate=43795 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 21:40:12 2016
GPGPU-Sim uArch: cycles simulated: 431085  inst.: 9477455 (ipc=17.1) sim_rate=43674 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 21:40:13 2016
GPGPU-Sim uArch: cycles simulated: 433085  inst.: 9499151 (ipc=17.0) sim_rate=43574 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 21:40:14 2016
GPGPU-Sim uArch: cycles simulated: 435085  inst.: 9521987 (ipc=16.8) sim_rate=43479 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 21:40:15 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(14,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 437085  inst.: 9545180 (ipc=16.7) sim_rate=43387 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 21:40:16 2016
GPGPU-Sim uArch: cycles simulated: 438585  inst.: 9563453 (ipc=16.7) sim_rate=43273 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 21:40:17 2016
GPGPU-Sim uArch: cycles simulated: 440585  inst.: 9589032 (ipc=16.6) sim_rate=43193 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 21:40:18 2016
GPGPU-Sim uArch: cycles simulated: 442585  inst.: 9614605 (ipc=16.5) sim_rate=43114 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 21:40:19 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(80,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 444585  inst.: 9639880 (ipc=16.4) sim_rate=43035 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 21:40:20 2016
GPGPU-Sim uArch: cycles simulated: 446585  inst.: 9665136 (ipc=16.4) sim_rate=42956 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 21:40:21 2016
GPGPU-Sim uArch: cycles simulated: 448585  inst.: 9690077 (ipc=16.3) sim_rate=42876 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 21:40:22 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(72,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 450585  inst.: 9715999 (ipc=16.2) sim_rate=42801 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 21:40:23 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (109121,341585), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(109122,341585)
GPGPU-Sim uArch: cycles simulated: 452585  inst.: 9747743 (ipc=16.2) sim_rate=42753 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 21:40:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (111013,341585), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(111014,341585)
GPGPU-Sim uArch: cycles simulated: 454085  inst.: 9772214 (ipc=16.2) sim_rate=42673 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 21:40:25 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (113827,341585), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(113828,341585)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (114272,341585), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(114273,341585)
GPGPU-Sim uArch: cycles simulated: 456085  inst.: 9808456 (ipc=16.3) sim_rate=42645 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 21:40:26 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114579,341585), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(114580,341585)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(75,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 458085  inst.: 9845749 (ipc=16.3) sim_rate=42622 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 21:40:27 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (116624,341585), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(116625,341585)
GPGPU-Sim uArch: cycles simulated: 460085  inst.: 9870775 (ipc=16.2) sim_rate=42546 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 21:40:28 2016
GPGPU-Sim uArch: cycles simulated: 461585  inst.: 9890523 (ipc=16.2) sim_rate=42448 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 21:40:29 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(39,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 463585  inst.: 9918217 (ipc=16.2) sim_rate=42385 (inst/sec) elapsed = 0:0:03:54 / Sun Feb 28 21:40:30 2016
GPGPU-Sim uArch: cycles simulated: 465585  inst.: 9940121 (ipc=16.1) sim_rate=42298 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 21:40:31 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (124219,341585), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(124220,341585)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (125068,341585), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(125069,341585)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (125125,341585), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(125126,341585)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (125328,341585), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(125329,341585)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (125698,341585), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(125699,341585)
GPGPU-Sim uArch: cycles simulated: 467585  inst.: 9979736 (ipc=16.1) sim_rate=42287 (inst/sec) elapsed = 0:0:03:56 / Sun Feb 28 21:40:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (126657,341585), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(126658,341585)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (126849,341585), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(126850,341585)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(101,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 469085  inst.: 10009066 (ipc=16.2) sim_rate=42232 (inst/sec) elapsed = 0:0:03:57 / Sun Feb 28 21:40:33 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (127868,341585), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(127869,341585)
GPGPU-Sim uArch: cycles simulated: 471085  inst.: 10040213 (ipc=16.2) sim_rate=42185 (inst/sec) elapsed = 0:0:03:58 / Sun Feb 28 21:40:34 2016
GPGPU-Sim uArch: cycles simulated: 472585  inst.: 10058831 (ipc=16.1) sim_rate=42087 (inst/sec) elapsed = 0:0:03:59 / Sun Feb 28 21:40:35 2016
GPGPU-Sim uArch: cycles simulated: 474585  inst.: 10088395 (ipc=16.1) sim_rate=42034 (inst/sec) elapsed = 0:0:04:00 / Sun Feb 28 21:40:36 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(17,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 476585  inst.: 10114071 (ipc=16.0) sim_rate=41967 (inst/sec) elapsed = 0:0:04:01 / Sun Feb 28 21:40:37 2016
GPGPU-Sim uArch: cycles simulated: 478585  inst.: 10139807 (ipc=16.0) sim_rate=41900 (inst/sec) elapsed = 0:0:04:02 / Sun Feb 28 21:40:38 2016
GPGPU-Sim uArch: cycles simulated: 480585  inst.: 10165111 (ipc=16.0) sim_rate=41831 (inst/sec) elapsed = 0:0:04:03 / Sun Feb 28 21:40:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (139611,341585), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(139612,341585)
GPGPU-Sim uArch: cycles simulated: 482585  inst.: 10194008 (ipc=15.9) sim_rate=41778 (inst/sec) elapsed = 0:0:04:04 / Sun Feb 28 21:40:40 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(94,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (141765,341585), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(141766,341585)
GPGPU-Sim uArch: cycles simulated: 484585  inst.: 10219037 (ipc=15.9) sim_rate=41710 (inst/sec) elapsed = 0:0:04:05 / Sun Feb 28 21:40:41 2016
GPGPU-Sim uArch: cycles simulated: 486585  inst.: 10248121 (ipc=15.9) sim_rate=41659 (inst/sec) elapsed = 0:0:04:06 / Sun Feb 28 21:40:42 2016
GPGPU-Sim uArch: cycles simulated: 488585  inst.: 10273659 (ipc=15.8) sim_rate=41593 (inst/sec) elapsed = 0:0:04:07 / Sun Feb 28 21:40:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (147097,341585), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(147098,341585)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(105,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 490085  inst.: 10294209 (ipc=15.8) sim_rate=41508 (inst/sec) elapsed = 0:0:04:08 / Sun Feb 28 21:40:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (149356,341585), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(149357,341585)
GPGPU-Sim uArch: cycles simulated: 492085  inst.: 10324920 (ipc=15.8) sim_rate=41465 (inst/sec) elapsed = 0:0:04:09 / Sun Feb 28 21:40:45 2016
GPGPU-Sim uArch: cycles simulated: 494085  inst.: 10350753 (ipc=15.8) sim_rate=41403 (inst/sec) elapsed = 0:0:04:10 / Sun Feb 28 21:40:46 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (153814,341585), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(153815,341585)
GPGPU-Sim uArch: cycles simulated: 496085  inst.: 10379075 (ipc=15.7) sim_rate=41350 (inst/sec) elapsed = 0:0:04:11 / Sun Feb 28 21:40:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (155152,341585), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(155153,341585)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(109,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 498085  inst.: 10406817 (ipc=15.7) sim_rate=41296 (inst/sec) elapsed = 0:0:04:12 / Sun Feb 28 21:40:48 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (156668,341585), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(156669,341585)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (157429,341585), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(157430,341585)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (157604,341585), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(157605,341585)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (158286,341585), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(158287,341585)
GPGPU-Sim uArch: cycles simulated: 500085  inst.: 10442311 (ipc=15.7) sim_rate=41273 (inst/sec) elapsed = 0:0:04:13 / Sun Feb 28 21:40:49 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (159237,341585), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(159238,341585)
GPGPU-Sim uArch: cycles simulated: 501585  inst.: 10468964 (ipc=15.8) sim_rate=41216 (inst/sec) elapsed = 0:0:04:14 / Sun Feb 28 21:40:50 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (160508,341585), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(160509,341585)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(115,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (160910,341585), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(160911,341585)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (161615,341585), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(161616,341585)
GPGPU-Sim uArch: cycles simulated: 503585  inst.: 10503679 (ipc=15.8) sim_rate=41190 (inst/sec) elapsed = 0:0:04:15 / Sun Feb 28 21:40:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (162404,341585), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(162405,341585)
GPGPU-Sim uArch: cycles simulated: 505585  inst.: 10531851 (ipc=15.8) sim_rate=41140 (inst/sec) elapsed = 0:0:04:16 / Sun Feb 28 21:40:52 2016
GPGPU-Sim uArch: cycles simulated: 507585  inst.: 10559020 (ipc=15.7) sim_rate=41085 (inst/sec) elapsed = 0:0:04:17 / Sun Feb 28 21:40:53 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(51,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 509585  inst.: 10583748 (ipc=15.7) sim_rate=41022 (inst/sec) elapsed = 0:0:04:18 / Sun Feb 28 21:40:54 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (168910,341585), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(168911,341585)
GPGPU-Sim uArch: cycles simulated: 511585  inst.: 10609370 (ipc=15.7) sim_rate=40962 (inst/sec) elapsed = 0:0:04:19 / Sun Feb 28 21:40:55 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (170950,341585), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(170951,341585)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (171306,341585), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(171307,341585)
GPGPU-Sim uArch: cycles simulated: 513585  inst.: 10645270 (ipc=15.7) sim_rate=40943 (inst/sec) elapsed = 0:0:04:20 / Sun Feb 28 21:40:56 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (172392,341585), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(172393,341585)
GPGPU-Sim uArch: cycles simulated: 515085  inst.: 10668233 (ipc=15.7) sim_rate=40874 (inst/sec) elapsed = 0:0:04:21 / Sun Feb 28 21:40:57 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(96,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (175139,341585), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(175140,341585)
GPGPU-Sim uArch: cycles simulated: 517085  inst.: 10698200 (ipc=15.7) sim_rate=40832 (inst/sec) elapsed = 0:0:04:22 / Sun Feb 28 21:40:58 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (175859,341585), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(175860,341585)
GPGPU-Sim uArch: cycles simulated: 519085  inst.: 10728747 (ipc=15.7) sim_rate=40793 (inst/sec) elapsed = 0:0:04:23 / Sun Feb 28 21:40:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (177535,341585), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(177536,341585)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (177680,341585), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(177681,341585)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (177955,341585), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(177956,341585)
GPGPU-Sim uArch: cycles simulated: 521085  inst.: 10763024 (ipc=15.7) sim_rate=40769 (inst/sec) elapsed = 0:0:04:24 / Sun Feb 28 21:41:00 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(127,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 523085  inst.: 10790203 (ipc=15.7) sim_rate=40717 (inst/sec) elapsed = 0:0:04:25 / Sun Feb 28 21:41:01 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (181725,341585), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(181726,341585)
GPGPU-Sim uArch: cycles simulated: 524585  inst.: 10810012 (ipc=15.6) sim_rate=40639 (inst/sec) elapsed = 0:0:04:26 / Sun Feb 28 21:41:02 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (183145,341585), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(183146,341585)
GPGPU-Sim uArch: cycles simulated: 526585  inst.: 10838876 (ipc=15.6) sim_rate=40595 (inst/sec) elapsed = 0:0:04:27 / Sun Feb 28 21:41:03 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (185301,341585), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(185302,341585)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (185931,341585), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(185932,341585)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (186162,341585), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(186163,341585)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (186592,341585), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(186593,341585)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(128,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 528585  inst.: 10871274 (ipc=15.6) sim_rate=40564 (inst/sec) elapsed = 0:0:04:28 / Sun Feb 28 21:41:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (187610,341585), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(187611,341585)
GPGPU-Sim uArch: cycles simulated: 530085  inst.: 10895649 (ipc=15.6) sim_rate=40504 (inst/sec) elapsed = 0:0:04:29 / Sun Feb 28 21:41:05 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (190095,341585), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(190096,341585)
GPGPU-Sim uArch: cycles simulated: 532085  inst.: 10925616 (ipc=15.6) sim_rate=40465 (inst/sec) elapsed = 0:0:04:30 / Sun Feb 28 21:41:06 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (191771,341585), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(191772,341585)
GPGPU-Sim uArch: cycles simulated: 533585  inst.: 10949543 (ipc=15.6) sim_rate=40404 (inst/sec) elapsed = 0:0:04:31 / Sun Feb 28 21:41:07 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(125,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 535585  inst.: 10972308 (ipc=15.6) sim_rate=40339 (inst/sec) elapsed = 0:0:04:32 / Sun Feb 28 21:41:08 2016
GPGPU-Sim uArch: cycles simulated: 537585  inst.: 10998503 (ipc=15.6) sim_rate=40287 (inst/sec) elapsed = 0:0:04:33 / Sun Feb 28 21:41:09 2016
GPGPU-Sim uArch: cycles simulated: 539585  inst.: 11032513 (ipc=15.6) sim_rate=40264 (inst/sec) elapsed = 0:0:04:34 / Sun Feb 28 21:41:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (198567,341585), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(198568,341585)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (199428,341585), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(199429,341585)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(138,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 541085  inst.: 11056493 (ipc=15.6) sim_rate=40205 (inst/sec) elapsed = 0:0:04:35 / Sun Feb 28 21:41:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (200197,341585), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(200198,341585)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (201092,341585), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(201093,341585)
GPGPU-Sim uArch: cycles simulated: 543085  inst.: 11090699 (ipc=15.6) sim_rate=40183 (inst/sec) elapsed = 0:0:04:36 / Sun Feb 28 21:41:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (201918,341585), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(201919,341585)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (202520,341585), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(202521,341585)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (202925,341585), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(202926,341585)
GPGPU-Sim uArch: cycles simulated: 544585  inst.: 11119154 (ipc=15.6) sim_rate=40141 (inst/sec) elapsed = 0:0:04:37 / Sun Feb 28 21:41:13 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (203757,341585), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(203758,341585)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(141,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 546585  inst.: 11151994 (ipc=15.6) sim_rate=40115 (inst/sec) elapsed = 0:0:04:38 / Sun Feb 28 21:41:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (205023,341585), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(205024,341585)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (205135,341585), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(205136,341585)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (205475,341585), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(205476,341585)
GPGPU-Sim uArch: cycles simulated: 548085  inst.: 11180295 (ipc=15.7) sim_rate=40072 (inst/sec) elapsed = 0:0:04:39 / Sun Feb 28 21:41:15 2016
GPGPU-Sim uArch: cycles simulated: 550085  inst.: 11211476 (ipc=15.7) sim_rate=40040 (inst/sec) elapsed = 0:0:04:40 / Sun Feb 28 21:41:16 2016
GPGPU-Sim uArch: cycles simulated: 552085  inst.: 11233847 (ipc=15.6) sim_rate=39978 (inst/sec) elapsed = 0:0:04:41 / Sun Feb 28 21:41:17 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(144,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 553585  inst.: 11259197 (ipc=15.6) sim_rate=39926 (inst/sec) elapsed = 0:0:04:42 / Sun Feb 28 21:41:18 2016
GPGPU-Sim uArch: cycles simulated: 555585  inst.: 11283226 (ipc=15.6) sim_rate=39870 (inst/sec) elapsed = 0:0:04:43 / Sun Feb 28 21:41:19 2016
GPGPU-Sim uArch: cycles simulated: 557585  inst.: 11309251 (ipc=15.6) sim_rate=39821 (inst/sec) elapsed = 0:0:04:44 / Sun Feb 28 21:41:20 2016
GPGPU-Sim uArch: cycles simulated: 559585  inst.: 11333182 (ipc=15.5) sim_rate=39765 (inst/sec) elapsed = 0:0:04:45 / Sun Feb 28 21:41:21 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(82,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (218555,341585), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(218556,341585)
GPGPU-Sim uArch: cycles simulated: 561585  inst.: 11368785 (ipc=15.6) sim_rate=39750 (inst/sec) elapsed = 0:0:04:46 / Sun Feb 28 21:41:22 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (220140,341585), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(220141,341585)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (221973,341585), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(221974,341585)
GPGPU-Sim uArch: cycles simulated: 563585  inst.: 11399246 (ipc=15.5) sim_rate=39718 (inst/sec) elapsed = 0:0:04:47 / Sun Feb 28 21:41:23 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (222566,341585), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(222567,341585)
GPGPU-Sim uArch: cycles simulated: 565085  inst.: 11423779 (ipc=15.6) sim_rate=39665 (inst/sec) elapsed = 0:0:04:48 / Sun Feb 28 21:41:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (224041,341585), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(224042,341585)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(90,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 567085  inst.: 11451998 (ipc=15.5) sim_rate=39626 (inst/sec) elapsed = 0:0:04:49 / Sun Feb 28 21:41:25 2016
GPGPU-Sim uArch: cycles simulated: 569085  inst.: 11484820 (ipc=15.5) sim_rate=39602 (inst/sec) elapsed = 0:0:04:50 / Sun Feb 28 21:41:26 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (229013,341585), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(229014,341585)
GPGPU-Sim uArch: cycles simulated: 571085  inst.: 11512515 (ipc=15.5) sim_rate=39561 (inst/sec) elapsed = 0:0:04:51 / Sun Feb 28 21:41:27 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (229574,341585), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(229575,341585)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (229821,341585), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(229822,341585)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(150,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 572585  inst.: 11541869 (ipc=15.6) sim_rate=39526 (inst/sec) elapsed = 0:0:04:52 / Sun Feb 28 21:41:28 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (231309,341585), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(231310,341585)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (232398,341585), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(232399,341585)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (232629,341585), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(232630,341585)
GPGPU-Sim uArch: cycles simulated: 574585  inst.: 11574193 (ipc=15.6) sim_rate=39502 (inst/sec) elapsed = 0:0:04:53 / Sun Feb 28 21:41:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (233286,341585), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(233287,341585)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (233408,341585), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(233409,341585)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (234318,341585), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(234319,341585)
GPGPU-Sim uArch: cycles simulated: 576085  inst.: 11606269 (ipc=15.6) sim_rate=39477 (inst/sec) elapsed = 0:0:04:54 / Sun Feb 28 21:41:30 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (235373,341585), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(235374,341585)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(158,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (235744,341585), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(235745,341585)
GPGPU-Sim uArch: cycles simulated: 577585  inst.: 11634950 (ipc=15.6) sim_rate=39440 (inst/sec) elapsed = 0:0:04:55 / Sun Feb 28 21:41:31 2016
GPGPU-Sim uArch: cycles simulated: 579585  inst.: 11665776 (ipc=15.6) sim_rate=39411 (inst/sec) elapsed = 0:0:04:56 / Sun Feb 28 21:41:32 2016
GPGPU-Sim uArch: cycles simulated: 581085  inst.: 11685060 (ipc=15.6) sim_rate=39343 (inst/sec) elapsed = 0:0:04:57 / Sun Feb 28 21:41:33 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (239548,341585), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(239549,341585)
GPGPU-Sim uArch: cycles simulated: 583085  inst.: 11711806 (ipc=15.6) sim_rate=39301 (inst/sec) elapsed = 0:0:04:58 / Sun Feb 28 21:41:34 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(153,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 585085  inst.: 11737814 (ipc=15.6) sim_rate=39256 (inst/sec) elapsed = 0:0:04:59 / Sun Feb 28 21:41:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (243619,341585), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(243620,341585)
GPGPU-Sim uArch: cycles simulated: 586585  inst.: 11758636 (ipc=15.6) sim_rate=39195 (inst/sec) elapsed = 0:0:05:00 / Sun Feb 28 21:41:36 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (246978,341585), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(246979,341585)
GPGPU-Sim uArch: cycles simulated: 588585  inst.: 11785281 (ipc=15.5) sim_rate=39153 (inst/sec) elapsed = 0:0:05:01 / Sun Feb 28 21:41:37 2016
GPGPU-Sim uArch: cycles simulated: 590585  inst.: 11813266 (ipc=15.5) sim_rate=39116 (inst/sec) elapsed = 0:0:05:02 / Sun Feb 28 21:41:38 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(163,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (249651,341585), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(249652,341585)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (250043,341585), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(250044,341585)
GPGPU-Sim uArch: cycles simulated: 592085  inst.: 11836832 (ipc=15.5) sim_rate=39065 (inst/sec) elapsed = 0:0:05:03 / Sun Feb 28 21:41:39 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (251780,341585), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(251781,341585)
GPGPU-Sim uArch: cycles simulated: 594085  inst.: 11873853 (ipc=15.5) sim_rate=39058 (inst/sec) elapsed = 0:0:05:04 / Sun Feb 28 21:41:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (252551,341585), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(252552,341585)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (253112,341585), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(253113,341585)
GPGPU-Sim uArch: cycles simulated: 595585  inst.: 11896314 (ipc=15.5) sim_rate=39004 (inst/sec) elapsed = 0:0:05:05 / Sun Feb 28 21:41:41 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (254167,341585), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(254168,341585)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (254210,341585), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(254211,341585)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(94,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 597085  inst.: 11919865 (ipc=15.5) sim_rate=38953 (inst/sec) elapsed = 0:0:05:06 / Sun Feb 28 21:41:42 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (256224,341585), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(256225,341585)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (256973,341585), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(256974,341585)
GPGPU-Sim uArch: cycles simulated: 598585  inst.: 11944622 (ipc=15.6) sim_rate=38907 (inst/sec) elapsed = 0:0:05:07 / Sun Feb 28 21:41:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (257177,341585), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(257178,341585)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (257410,341585), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(257411,341585)
GPGPU-Sim uArch: cycles simulated: 600585  inst.: 11974386 (ipc=15.5) sim_rate=38877 (inst/sec) elapsed = 0:0:05:08 / Sun Feb 28 21:41:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (259254,341585), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(259255,341585)
GPGPU-Sim uArch: cycles simulated: 602085  inst.: 11995984 (ipc=15.5) sim_rate=38821 (inst/sec) elapsed = 0:0:05:09 / Sun Feb 28 21:41:45 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (261312,341585), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(261313,341585)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(170,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 603585  inst.: 12014760 (ipc=15.5) sim_rate=38757 (inst/sec) elapsed = 0:0:05:10 / Sun Feb 28 21:41:46 2016
GPGPU-Sim uArch: cycles simulated: 605585  inst.: 12040848 (ipc=15.5) sim_rate=38716 (inst/sec) elapsed = 0:0:05:11 / Sun Feb 28 21:41:47 2016
GPGPU-Sim uArch: cycles simulated: 607585  inst.: 12064157 (ipc=15.5) sim_rate=38667 (inst/sec) elapsed = 0:0:05:12 / Sun Feb 28 21:41:48 2016
GPGPU-Sim uArch: cycles simulated: 609085  inst.: 12083352 (ipc=15.5) sim_rate=38604 (inst/sec) elapsed = 0:0:05:13 / Sun Feb 28 21:41:49 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (268210,341585), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(268211,341585)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(125,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 611085  inst.: 12108916 (ipc=15.4) sim_rate=38563 (inst/sec) elapsed = 0:0:05:14 / Sun Feb 28 21:41:50 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (269563,341585), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(269564,341585)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (270269,341585), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(270270,341585)
GPGPU-Sim uArch: cycles simulated: 612585  inst.: 12131451 (ipc=15.4) sim_rate=38512 (inst/sec) elapsed = 0:0:05:15 / Sun Feb 28 21:41:51 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (271125,341585), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(271126,341585)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (271453,341585), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(271454,341585)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (272595,341585), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(272596,341585)
GPGPU-Sim uArch: cycles simulated: 614585  inst.: 12168821 (ipc=15.5) sim_rate=38508 (inst/sec) elapsed = 0:0:05:16 / Sun Feb 28 21:41:52 2016
GPGPU-Sim uArch: cycles simulated: 616085  inst.: 12194328 (ipc=15.5) sim_rate=38467 (inst/sec) elapsed = 0:0:05:17 / Sun Feb 28 21:41:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (274743,341585), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(274744,341585)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(186,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (275296,341585), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(275297,341585)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (275566,341585), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(275567,341585)
GPGPU-Sim uArch: cycles simulated: 617585  inst.: 12218124 (ipc=15.5) sim_rate=38421 (inst/sec) elapsed = 0:0:05:18 / Sun Feb 28 21:41:54 2016
GPGPU-Sim uArch: cycles simulated: 619585  inst.: 12243599 (ipc=15.5) sim_rate=38381 (inst/sec) elapsed = 0:0:05:19 / Sun Feb 28 21:41:55 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (278506,341585), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(278507,341585)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (279470,341585), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(279471,341585)
GPGPU-Sim uArch: cycles simulated: 621085  inst.: 12263526 (ipc=15.4) sim_rate=38323 (inst/sec) elapsed = 0:0:05:20 / Sun Feb 28 21:41:56 2016
GPGPU-Sim uArch: cycles simulated: 622585  inst.: 12283355 (ipc=15.4) sim_rate=38265 (inst/sec) elapsed = 0:0:05:21 / Sun Feb 28 21:41:57 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (281739,341585), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(281740,341585)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(179,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 624585  inst.: 12305482 (ipc=15.4) sim_rate=38215 (inst/sec) elapsed = 0:0:05:22 / Sun Feb 28 21:41:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (284454,341585), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(284455,341585)
GPGPU-Sim uArch: cycles simulated: 626085  inst.: 12327391 (ipc=15.4) sim_rate=38165 (inst/sec) elapsed = 0:0:05:23 / Sun Feb 28 21:41:59 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (285305,341585), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(285306,341585)
GPGPU-Sim uArch: cycles simulated: 628085  inst.: 12351252 (ipc=15.4) sim_rate=38121 (inst/sec) elapsed = 0:0:05:24 / Sun Feb 28 21:42:00 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (287586,341585), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(287587,341585)
GPGPU-Sim uArch: cycles simulated: 629585  inst.: 12372252 (ipc=15.4) sim_rate=38068 (inst/sec) elapsed = 0:0:05:25 / Sun Feb 28 21:42:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (289085,341585), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(289086,341585)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(135,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 631585  inst.: 12397361 (ipc=15.3) sim_rate=38028 (inst/sec) elapsed = 0:0:05:26 / Sun Feb 28 21:42:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (290109,341585), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(290110,341585)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (290794,341585), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(290795,341585)
GPGPU-Sim uArch: cycles simulated: 633085  inst.: 12422038 (ipc=15.3) sim_rate=37987 (inst/sec) elapsed = 0:0:05:27 / Sun Feb 28 21:42:03 2016
GPGPU-Sim uArch: cycles simulated: 634585  inst.: 12443109 (ipc=15.3) sim_rate=37936 (inst/sec) elapsed = 0:0:05:28 / Sun Feb 28 21:42:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (293212,341585), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(293213,341585)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (293395,341585), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(293396,341585)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (293400,341585), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(293401,341585)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (294136,341585), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(294137,341585)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (294824,341585), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(294825,341585)
GPGPU-Sim uArch: cycles simulated: 636585  inst.: 12476192 (ipc=15.4) sim_rate=37921 (inst/sec) elapsed = 0:0:05:29 / Sun Feb 28 21:42:05 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(189,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 638085  inst.: 12496571 (ipc=15.3) sim_rate=37868 (inst/sec) elapsed = 0:0:05:30 / Sun Feb 28 21:42:06 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (296647,341585), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(296648,341585)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (297480,341585), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(297481,341585)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (297714,341585), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(297715,341585)
GPGPU-Sim uArch: cycles simulated: 640085  inst.: 12521349 (ipc=15.3) sim_rate=37828 (inst/sec) elapsed = 0:0:05:31 / Sun Feb 28 21:42:07 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (298991,341585), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(298992,341585)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (299757,341585), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(299758,341585)
GPGPU-Sim uArch: cycles simulated: 641585  inst.: 12542813 (ipc=15.3) sim_rate=37779 (inst/sec) elapsed = 0:0:05:32 / Sun Feb 28 21:42:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (301080,341585), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(301081,341585)
GPGPU-Sim uArch: cycles simulated: 643085  inst.: 12561086 (ipc=15.3) sim_rate=37720 (inst/sec) elapsed = 0:0:05:33 / Sun Feb 28 21:42:09 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (302187,341585), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(302188,341585)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(190,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 645085  inst.: 12585762 (ipc=15.3) sim_rate=37681 (inst/sec) elapsed = 0:0:05:34 / Sun Feb 28 21:42:10 2016
GPGPU-Sim uArch: cycles simulated: 646585  inst.: 12608154 (ipc=15.3) sim_rate=37636 (inst/sec) elapsed = 0:0:05:35 / Sun Feb 28 21:42:11 2016
GPGPU-Sim uArch: cycles simulated: 648085  inst.: 12623420 (ipc=15.3) sim_rate=37569 (inst/sec) elapsed = 0:0:05:36 / Sun Feb 28 21:42:12 2016
GPGPU-Sim uArch: cycles simulated: 649585  inst.: 12640147 (ipc=15.2) sim_rate=37507 (inst/sec) elapsed = 0:0:05:37 / Sun Feb 28 21:42:13 2016
GPGPU-Sim uArch: cycles simulated: 651585  inst.: 12661033 (ipc=15.2) sim_rate=37458 (inst/sec) elapsed = 0:0:05:38 / Sun Feb 28 21:42:14 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (310702,341585), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(310703,341585)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (310917,341585), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(310918,341585)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (311251,341585), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(311252,341585)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(210,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 653585  inst.: 12686074 (ipc=15.2) sim_rate=37422 (inst/sec) elapsed = 0:0:05:39 / Sun Feb 28 21:42:15 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (312151,341585), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(312152,341585)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (312667,341585), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(312668,341585)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (312836,341585), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(312837,341585)
GPGPU-Sim uArch: cycles simulated: 655085  inst.: 12710950 (ipc=15.2) sim_rate=37385 (inst/sec) elapsed = 0:0:05:40 / Sun Feb 28 21:42:16 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (314526,341585), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(314527,341585)
GPGPU-Sim uArch: cycles simulated: 657085  inst.: 12741106 (ipc=15.2) sim_rate=37363 (inst/sec) elapsed = 0:0:05:41 / Sun Feb 28 21:42:17 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (316572,341585), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(316573,341585)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (316879,341585), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(316880,341585)
GPGPU-Sim uArch: cycles simulated: 658585  inst.: 12757441 (ipc=15.2) sim_rate=37302 (inst/sec) elapsed = 0:0:05:42 / Sun Feb 28 21:42:18 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (317961,341585), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(317962,341585)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(136,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 660085  inst.: 12777546 (ipc=15.2) sim_rate=37252 (inst/sec) elapsed = 0:0:05:43 / Sun Feb 28 21:42:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (318576,341585), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(318577,341585)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (318950,341585), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(318951,341585)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (319264,341585), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(319265,341585)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (319591,341585), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(319592,341585)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (319641,341585), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(319642,341585)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (320007,341585), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(320008,341585)
GPGPU-Sim uArch: cycles simulated: 662085  inst.: 12813088 (ipc=15.2) sim_rate=37247 (inst/sec) elapsed = 0:0:05:44 / Sun Feb 28 21:42:20 2016
GPGPU-Sim uArch: cycles simulated: 663585  inst.: 12834453 (ipc=15.2) sim_rate=37201 (inst/sec) elapsed = 0:0:05:45 / Sun Feb 28 21:42:21 2016
