// Seed: 1637380523
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd50,
    parameter id_23 = 32'd25
) (
    output tri id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wor id_5,
    output tri1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input uwire _id_11,
    input uwire id_12,
    output logic id_13,
    output tri id_14,
    output supply0 id_15,
    output wor id_16
    , id_25,
    input tri1 id_17,
    input tri0 id_18,
    output supply1 id_19,
    input supply1 id_20,
    output supply0 id_21,
    output supply0 id_22,
    input supply0 _id_23
);
  always @(posedge id_11) id_13 = id_2;
  assign id_8 = -1 == ~id_20;
  wire id_26;
  module_0 modCall_1 (
      id_25,
      id_26,
      id_25,
      id_26,
      id_25,
      id_26,
      id_25,
      id_26,
      id_25,
      id_25
  );
  wire [id_11 : id_23] id_27;
endmodule
