
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: prog_reset (input port clocked by clk0)
Endpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.50    0.00    0.00 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00    0.00 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36    0.36 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net201 (net)
                  0.05    0.00    0.36 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25    0.61 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net199 (net)
                  0.04    0.00    0.61 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.14    0.75 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.12    0.00    0.75 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.76    0.54    1.29 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   228    0.77                           net200 (net)
                  0.88    0.24    1.53 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.53   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  100.33 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  100.50 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_1_0_prog_clk (net)
                  0.06    0.00  100.50 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.09  100.31   library recovery time
                                100.31   data required time
-----------------------------------------------------------------------------
                                100.31   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 98.78   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.50    0.00    0.00 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00    0.00 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36    0.36 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net201 (net)
                  0.05    0.00    0.36 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25    0.61 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net199 (net)
                  0.04    0.00    0.61 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.14    0.75 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.12    0.00    0.75 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.76    0.54    1.29 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   228    0.77                           net200 (net)
                  0.88    0.24    1.53 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.53   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  100.33 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  100.50 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.02                           clknet_4_0_0_prog_clk (net)
                  0.06    0.00  100.50 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.09  100.32   library recovery time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 98.78   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.50    0.00    0.00 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00    0.00 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36    0.36 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net201 (net)
                  0.05    0.00    0.36 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25    0.61 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net199 (net)
                  0.04    0.00    0.61 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.14    0.75 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.12    0.00    0.75 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.76    0.54    1.29 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   228    0.77                           net200 (net)
                  0.88    0.24    1.53 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.53   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  100.33 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  100.50 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_1_0_prog_clk (net)
                  0.06    0.00  100.50 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.08  100.32   library recovery time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 98.79   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.50    0.00    0.00 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00    0.00 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36    0.36 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net201 (net)
                  0.05    0.00    0.36 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25    0.61 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net199 (net)
                  0.04    0.00    0.61 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.14    0.75 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.12    0.00    0.75 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.76    0.54    1.29 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   228    0.77                           net200 (net)
                  0.89    0.25    1.54 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.54   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  100.33 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  100.50 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_1_0_prog_clk (net)
                  0.06    0.00  100.50 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.05  100.35   library recovery time
                                100.35   data required time
-----------------------------------------------------------------------------
                                100.35   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 98.81   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.50    0.00    0.00 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00    0.00 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36    0.36 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net201 (net)
                  0.05    0.00    0.36 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25    0.61 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net199 (net)
                  0.04    0.00    0.61 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.14    0.75 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.12    0.00    0.75 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.76    0.54    1.29 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   228    0.77                           net200 (net)
                  0.88    0.24    1.53 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.53   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  100.33 ^ clkbuf_4_4_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.16  100.49 ^ clkbuf_4_4_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.02                           clknet_4_4_0_prog_clk (net)
                  0.05    0.00  100.50 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.05  100.35   library recovery time
                                100.35   data required time
-----------------------------------------------------------------------------
                                100.35   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 98.82   slack (MET)


Startpoint: cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[2] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.00    0.36 ^ clkbuf_4_8_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.55 ^ clkbuf_4_8_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.03                           clknet_4_8_0_prog_clk (net)
                  0.06    0.00    0.55 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.37    0.92 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.ccff_tail (net)
                  0.08    0.00    0.92 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.14    0.18    1.10 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.14    0.00    1.10 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.11    1.21 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    1.21 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.27    0.35    1.57 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.28    0.01    1.57 v sb_8__0_.mux_left_track_15.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.45    2.02 v sb_8__0_.mux_left_track_15.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_8__0_.mux_left_track_15.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.10    0.00    2.03 v sb_8__0_.mux_left_track_15.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.41    2.44 v sb_8__0_.mux_left_track_15.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           sb_8__0_.mux_left_track_15.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.13    0.00    2.44 v sb_8__0_.mux_left_track_15.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.23    0.34    2.78 v sb_8__0_.mux_left_track_15.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.05                           sb_8__0_.mux_left_track_15.out (net)
                  0.23    0.00    2.79 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.39    3.18 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.07    0.00    3.18 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    3.49 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_8__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.06    0.00    3.49 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    3.80 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_8__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.06    0.00    3.80 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    4.16 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    4.16 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.13    4.30 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_8__0_.bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_ (net)
                  0.05    0.00    4.30 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.14    4.44 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_out (net)
                  0.06    0.00    4.44 v _162_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.13    4.57 v _162_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net149 (net)
                  0.07    0.00    4.57 v output149/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.19    4.76 v output149/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[2] (net)
                  0.07    0.00    4.76 v gfpga_pad_io_soc_out[2] (out)
                                  4.76   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.76   data arrival time
-----------------------------------------------------------------------------
                                 92.14   slack (MET)


Startpoint: cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[0] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.00    0.36 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.55 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.02                           clknet_4_10_0_prog_clk (net)
                  0.06    0.00    0.55 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.12    0.49    1.04 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     4    0.03                           net81 (net)
                  0.12    0.00    1.04 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_2)
                  0.15    0.22    1.26 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     6    0.03                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.15    0.00    1.26 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    1.36 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    1.36 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.28    0.35    1.71 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.28    0.01    1.72 v sb_8__0_.mux_left_track_19.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.42    2.13 v sb_8__0_.mux_left_track_19.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_8__0_.mux_left_track_19.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    2.14 v sb_8__0_.mux_left_track_19.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    2.50 v sb_8__0_.mux_left_track_19.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_8__0_.mux_left_track_19.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.09    0.00    2.50 v sb_8__0_.mux_left_track_19.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.19    0.25    2.74 v sb_8__0_.mux_left_track_19.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     6    0.03                           sb_8__0_.mux_left_track_19.out (net)
                  0.19    0.00    2.74 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.36    3.11 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_8__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.06    0.00    3.11 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    3.44 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.07    0.00    3.44 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    3.77 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    3.77 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.37    4.14 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.10    0.00    4.14 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.15    4.30 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_8__0_.bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_ (net)
                  0.07    0.00    4.30 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.05    0.15    4.45 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_out (net)
                  0.05    0.00    4.45 v _160_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.13    4.57 v _160_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net147 (net)
                  0.06    0.00    4.57 v output147/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    4.76 v output147/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[0] (net)
                  0.07    0.00    4.76 v gfpga_pad_io_soc_out[0] (out)
                                  4.76   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.76   data arrival time
-----------------------------------------------------------------------------
                                 92.14   slack (MET)


Startpoint: cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[3] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.37 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.56 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.02                           clknet_4_0_0_prog_clk (net)
                  0.06    0.00    0.56 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.12    0.40    0.96 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.ccff_tail (net)
                  0.12    0.00    0.96 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.15    0.20    1.16 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_dir (net)
                  0.15    0.00    1.16 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.11    1.27 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    1.27 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.26    0.35    1.62 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.26    0.01    1.62 v sb_8__0_.mux_left_track_13.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.47    2.09 v sb_8__0_.mux_left_track_13.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           sb_8__0_.mux_left_track_13.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.12    0.00    2.09 v sb_8__0_.mux_left_track_13.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.43    2.52 v sb_8__0_.mux_left_track_13.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           sb_8__0_.mux_left_track_13.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.13    0.00    2.52 v sb_8__0_.mux_left_track_13.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.28    2.80 v sb_8__0_.mux_left_track_13.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           sb_8__0_.mux_left_track_13.out (net)
                  0.18    0.00    2.80 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.37    3.16 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.07    0.00    3.16 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    3.50 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.07    0.00    3.50 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    3.82 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    3.82 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    4.16 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.07    0.00    4.16 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.12    4.28 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_8__0_.bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_ (net)
                  0.04    0.00    4.28 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.14    4.42 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_out (net)
                  0.06    0.00    4.42 v _163_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.13    4.56 v _163_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net150 (net)
                  0.07    0.00    4.56 v output150/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.19    4.75 v output150/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[3] (net)
                  0.07    0.00    4.75 v gfpga_pad_io_soc_out[3] (out)
                                  4.75   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.75   data arrival time
-----------------------------------------------------------------------------
                                 92.15   slack (MET)


Startpoint: cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.00    0.36 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.55 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.02                           clknet_4_10_0_prog_clk (net)
                  0.06    0.00    0.55 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.40    0.95 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.ccff_tail (net)
                  0.11    0.00    0.95 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.17    0.22    1.16 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.17    0.00    1.16 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.12    1.28 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    1.28 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.28    0.36    1.64 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.28    0.01    1.64 v sb_8__0_.mux_left_track_5.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.39    2.03 v sb_8__0_.mux_left_track_5.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_8__0_.mux_left_track_5.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.05    0.00    2.04 v sb_8__0_.mux_left_track_5.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.40    2.43 v sb_8__0_.mux_left_track_5.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.02                           sb_8__0_.mux_left_track_5.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.13    0.00    2.44 v sb_8__0_.mux_left_track_5.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.20    0.32    2.76 v sb_8__0_.mux_left_track_5.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.04                           sb_8__0_.mux_left_track_5.out (net)
                  0.20    0.00    2.76 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.39    3.15 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.08    0.00    3.15 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    3.49 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    3.49 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    3.83 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    3.83 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    4.18 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.08    0.00    4.18 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.12    4.30 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           cbx_8__0_.bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_ (net)
                  0.04    0.00    4.30 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.05    0.13    4.43 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_out (net)
                  0.05    0.00    4.43 v _161_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.13    4.56 v _161_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net148 (net)
                  0.06    0.00    4.56 v output148/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    4.74 v output148/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[1] (net)
                  0.07    0.00    4.75 v gfpga_pad_io_soc_out[1] (out)
                                  4.75   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.75   data arrival time
-----------------------------------------------------------------------------
                                 92.15   slack (MET)


Startpoint: cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: chanx_left_out[27] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.00    0.36 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.55 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.02                           clknet_4_10_0_prog_clk (net)
                  0.06    0.00    0.55 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.40    0.95 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.ccff_tail (net)
                  0.11    0.00    0.95 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.17    0.22    1.16 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.17    0.00    1.16 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.12    1.28 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    1.28 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.77    0.64    1.92 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.77    0.01    1.93 ^ sb_8__0_.mux_left_track_5.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.24    2.17 ^ sb_8__0_.mux_left_track_5.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_8__0_.mux_left_track_5.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.06    0.00    2.17 ^ sb_8__0_.mux_left_track_5.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.18    0.24    2.41 ^ sb_8__0_.mux_left_track_5.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.02                           sb_8__0_.mux_left_track_5.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.18    0.00    2.41 ^ sb_8__0_.mux_left_track_5.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.41    0.40    2.81 ^ sb_8__0_.mux_left_track_5.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.04                           sb_8__0_.mux_left_track_5.out (net)
                  0.41    0.00    2.82 ^ _123_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.28    3.10 ^ _123_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net102 (net)
                  0.15    0.00    3.10 ^ output102/A (sky130_fd_sc_hd__buf_12)
                  0.16    0.22    3.32 ^ output102/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chanx_left_out[27] (net)
                  0.16    0.01    3.33 ^ chanx_left_out[27] (out)
                                  3.33   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                 93.57   slack (MET)


Startpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.37 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.56 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.02                           clknet_4_0_0_prog_clk (net)
                  0.06    0.00    0.56 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.13    0.60    1.15 v cbx_8__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
    12    0.06                           cbx_8__0_.cbx_8__0_.mem_top_ipin_1.mem_out[0] (net)
                  0.13    0.01    1.16 v cbx_8__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.16   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  100.33 ^ clkbuf_4_4_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.16  100.49 ^ clkbuf_4_4_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.02                           clknet_4_4_0_prog_clk (net)
                  0.05    0.00  100.50 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.40   clock uncertainty
                          0.03  100.43   clock reconvergence pessimism
                         -0.15  100.28   library setup time
                                100.28   data required time
-----------------------------------------------------------------------------
                                100.28   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                 99.12   slack (MET)


Startpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.37 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.55 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_1_0_prog_clk (net)
                  0.06    0.00    0.55 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.55    1.11 v cbx_8__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     6    0.03                           cbx_8__0_.cbx_8__0_.mem_top_ipin_3.mem_out[0] (net)
                  0.10    0.00    1.11 v cbx_8__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.11   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  100.33 ^ clkbuf_4_4_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.16  100.49 ^ clkbuf_4_4_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.02                           clknet_4_4_0_prog_clk (net)
                  0.05    0.00  100.49 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.39   clock uncertainty
                          0.03  100.43   clock reconvergence pessimism
                         -0.14  100.29   library setup time
                                100.29   data required time
-----------------------------------------------------------------------------
                                100.29   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                 99.18   slack (MET)


Startpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.00    0.36 ^ clkbuf_4_11_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.18    0.54 ^ clkbuf_4_11_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.02                           clknet_4_11_0_prog_clk (net)
                  0.05    0.00    0.55 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.56    1.11 v cbx_8__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     6    0.04                           cbx_8__0_.cbx_8__0_.mem_top_ipin_0.mem_out[0] (net)
                  0.11    0.00    1.11 v cbx_8__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.11   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  100.33 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  100.50 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_1_0_prog_clk (net)
                  0.06    0.00  100.50 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.40   clock uncertainty
                          0.03  100.44   clock reconvergence pessimism
                         -0.14  100.30   library setup time
                                100.30   data required time
-----------------------------------------------------------------------------
                                100.30   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                 99.19   slack (MET)


Startpoint: sb_8__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.25    0.61 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    28    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.01    0.61 ^ sb_8__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.49    1.10 v sb_8__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           sb_8__0_.mem_top_track_0.mem_out[0] (net)
                  0.11    0.00    1.10 v sb_8__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.10   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00  100.33 ^ clkbuf_4_14_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.18  100.50 ^ clkbuf_4_14_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.03                           clknet_4_14_0_prog_clk (net)
                  0.07    0.00  100.50 ^ sb_8__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.40   clock uncertainty
                          0.03  100.44   clock reconvergence pessimism
                         -0.14  100.30   library setup time
                                100.30   data required time
-----------------------------------------------------------------------------
                                100.30   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                 99.20   slack (MET)


Startpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.37 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.55 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_1_0_prog_clk (net)
                  0.06    0.00    0.55 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.56    1.11 v cbx_8__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     6    0.04                           cbx_8__0_.cbx_8__0_.mem_top_ipin_2.mem_out[0] (net)
                  0.10    0.00    1.11 v cbx_8__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.11   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  100.33 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  100.50 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_1_0_prog_clk (net)
                  0.06    0.00  100.50 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.40   clock uncertainty
                          0.05  100.45   clock reconvergence pessimism
                         -0.14  100.32   library setup time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                 99.20   slack (MET)


