Loading plugins phase: Elapsed time ==> 0s.312ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.124ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.125ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Feb 29 15:25:26 2020


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Feb 29 15:25:26 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Feb 29 15:25:27 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Feb 29 15:25:27 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer:Net_260\
	Net_22
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_cmode_0\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	\Timer:TimerUDB:ctrl_ic_1\
	\Timer:TimerUDB:ctrl_ic_0\
	Net_26
	\Timer:TimerUDB:zeros_3\
	\Timer:TimerUDB:zeros_2\
	\Timer:Net_102\
	\Timer:Net_266\


Deleted 13 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC:vp_ctl_2\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_1\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_3\ to \ADC:vp_ctl_0\
Aliasing \ADC:vp_ctl_1\ to \ADC:vp_ctl_0\
Aliasing \ADC:vp_ctl_3\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_0\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_2\ to \ADC:vp_ctl_0\
Aliasing \ADC:soc\ to \ADC:vp_ctl_0\
Aliasing zero to \ADC:vp_ctl_0\
Aliasing one to \ADC:tmpOE__Bypass_net_0\
Aliasing \ADC:Net_383\ to \ADC:vp_ctl_0\
Aliasing tmpOE__Sensor_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \Keypad_1:Status_Reg:status_5\ to \ADC:vp_ctl_0\
Aliasing \Keypad_1:Status_Reg:status_6\ to \ADC:vp_ctl_0\
Aliasing \Keypad_1:Status_Reg:status_7\ to \ADC:vp_ctl_0\
Aliasing \Keypad_1:tmpOE__Column_net_3\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \Keypad_1:tmpOE__Column_net_2\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \Keypad_1:tmpOE__Column_net_1\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \Keypad_1:tmpOE__Column_net_0\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \Keypad_1:tmpOE__Row_net_3\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \Keypad_1:tmpOE__Row_net_2\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \Keypad_1:tmpOE__Row_net_1\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \Keypad_1:tmpOE__Row_net_0\ to \ADC:tmpOE__Bypass_net_0\
Aliasing Net_31 to \ADC:vp_ctl_0\
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to \ADC:vp_ctl_0\
Aliasing \Timer:TimerUDB:trigger_enable\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \Timer:TimerUDB:status_6\ to \ADC:vp_ctl_0\
Aliasing \Timer:TimerUDB:status_5\ to \ADC:vp_ctl_0\
Aliasing \Timer:TimerUDB:status_4\ to \ADC:vp_ctl_0\
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing tmpOE__pin_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing \Timer:TimerUDB:capture_last\\D\ to \ADC:vp_ctl_0\
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \Timer:TimerUDB:capture_out_reg_i\\D\ to \Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \ADC:vp_ctl_2\[6] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_1\[7] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_3\[8] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vp_ctl_1\[9] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vp_ctl_3\[10] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_0\[11] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_2\[12] = \ADC:vp_ctl_0\[5]
Removing Rhs of wire \ADC:Net_188\[16] = \ADC:Net_221\[17]
Removing Lhs of wire \ADC:soc\[23] = \ADC:vp_ctl_0\[5]
Removing Rhs of wire zero[24] = \ADC:vp_ctl_0\[5]
Removing Rhs of wire one[46] = \ADC:tmpOE__Bypass_net_0\[42]
Removing Lhs of wire \ADC:Net_383\[58] = zero[24]
Removing Lhs of wire tmpOE__Sensor_net_0[60] = one[46]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[66] = one[46]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[67] = one[46]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[68] = one[46]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[69] = one[46]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[70] = one[46]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[71] = one[46]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[72] = one[46]
Removing Lhs of wire \Keypad_1:Status_Reg:status_0\[89] = \Keypad_1:Net_16\[90]
Removing Rhs of wire \Keypad_1:Net_16\[90] = \Keypad_1:LUT_1:tmp__LUT_1_reg_4\[113]
Removing Lhs of wire \Keypad_1:Status_Reg:status_1\[91] = \Keypad_1:Net_12\[92]
Removing Rhs of wire \Keypad_1:Net_12\[92] = \Keypad_1:LUT_1:tmp__LUT_1_reg_5\[112]
Removing Lhs of wire \Keypad_1:Status_Reg:status_2\[93] = \Keypad_1:Net_14\[94]
Removing Rhs of wire \Keypad_1:Net_14\[94] = \Keypad_1:LUT_2:tmp__LUT_2_reg_0\[128]
Removing Lhs of wire \Keypad_1:Status_Reg:status_3\[95] = \Keypad_1:Net_15\[96]
Removing Rhs of wire \Keypad_1:Net_15\[96] = \Keypad_1:LUT_2:tmp__LUT_2_reg_1\[127]
Removing Lhs of wire \Keypad_1:Status_Reg:status_4\[97] = Net_39[98]
Removing Rhs of wire Net_39[98] = \Keypad_1:LUT_2:tmp__LUT_2_reg_2\[126]
Removing Lhs of wire \Keypad_1:Status_Reg:status_5\[99] = zero[24]
Removing Lhs of wire \Keypad_1:Status_Reg:status_6\[100] = zero[24]
Removing Lhs of wire \Keypad_1:Status_Reg:status_7\[101] = zero[24]
Removing Lhs of wire \Keypad_1:LUT_1:tmp__LUT_1_ins_3\[104] = \Keypad_1:Net_83\[105]
Removing Rhs of wire \Keypad_1:Net_83\[105] = \Keypad_1:LUT_1:tmp__LUT_1_reg_3\[114]
Removing Lhs of wire \Keypad_1:LUT_1:tmp__LUT_1_ins_2\[106] = \Keypad_1:Net_82\[107]
Removing Rhs of wire \Keypad_1:Net_82\[107] = \Keypad_1:LUT_1:tmp__LUT_1_reg_2\[115]
Removing Lhs of wire \Keypad_1:LUT_1:tmp__LUT_1_ins_1\[108] = \Keypad_1:Net_81\[109]
Removing Rhs of wire \Keypad_1:Net_81\[109] = \Keypad_1:LUT_1:tmp__LUT_1_reg_1\[116]
Removing Lhs of wire \Keypad_1:LUT_1:tmp__LUT_1_ins_0\[110] = \Keypad_1:Net_80\[111]
Removing Rhs of wire \Keypad_1:Net_80\[111] = \Keypad_1:LUT_1:tmp__LUT_1_reg_0\[117]
Removing Lhs of wire \Keypad_1:LUT_2:tmp__LUT_2_ins_3\[118] = \Keypad_1:Net_259\[119]
Removing Lhs of wire \Keypad_1:LUT_2:tmp__LUT_2_ins_2\[120] = \Keypad_1:Net_258\[121]
Removing Lhs of wire \Keypad_1:LUT_2:tmp__LUT_2_ins_1\[122] = \Keypad_1:Net_257\[123]
Removing Lhs of wire \Keypad_1:LUT_2:tmp__LUT_2_ins_0\[124] = \Keypad_1:Net_256\[125]
Removing Lhs of wire \Keypad_1:tmpOE__Column_net_3\[130] = one[46]
Removing Lhs of wire \Keypad_1:tmpOE__Column_net_2\[131] = one[46]
Removing Lhs of wire \Keypad_1:tmpOE__Column_net_1\[132] = one[46]
Removing Lhs of wire \Keypad_1:tmpOE__Column_net_0\[133] = one[46]
Removing Lhs of wire \Keypad_1:tmpOE__Row_net_3\[145] = one[46]
Removing Lhs of wire \Keypad_1:tmpOE__Row_net_2\[146] = one[46]
Removing Lhs of wire \Keypad_1:tmpOE__Row_net_1\[147] = one[46]
Removing Lhs of wire \Keypad_1:tmpOE__Row_net_0\[148] = one[46]
Removing Lhs of wire Net_31[158] = zero[24]
Removing Rhs of wire Net_37[162] = \Timer:Net_53\[163]
Removing Rhs of wire Net_37[162] = \Timer:TimerUDB:tc_reg_i\[195]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[177] = \Timer:TimerUDB:control_7\[169]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[179] = zero[24]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[188] = \Timer:TimerUDB:runmode_enable\[200]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[189] = \Timer:TimerUDB:hwEnable\[190]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[189] = \Timer:TimerUDB:control_7\[169]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[192] = one[46]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[194] = \Timer:TimerUDB:status_tc\[191]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[199] = \Timer:TimerUDB:capt_fifo_load\[187]
Removing Lhs of wire \Timer:TimerUDB:status_6\[202] = zero[24]
Removing Lhs of wire \Timer:TimerUDB:status_5\[203] = zero[24]
Removing Lhs of wire \Timer:TimerUDB:status_4\[204] = zero[24]
Removing Lhs of wire \Timer:TimerUDB:status_0\[205] = \Timer:TimerUDB:status_tc\[191]
Removing Lhs of wire \Timer:TimerUDB:status_1\[206] = \Timer:TimerUDB:capt_fifo_load\[187]
Removing Rhs of wire \Timer:TimerUDB:status_2\[207] = \Timer:TimerUDB:fifo_full\[208]
Removing Rhs of wire \Timer:TimerUDB:status_3\[209] = \Timer:TimerUDB:fifo_nempty\[210]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[212] = zero[24]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[213] = \Timer:TimerUDB:trig_reg\[201]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[214] = \Timer:TimerUDB:per_zero\[193]
Removing Lhs of wire tmpOE__pin_net_0[300] = one[46]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[311] = zero[24]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[312] = \Timer:TimerUDB:status_tc\[191]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[313] = \Timer:TimerUDB:control_7\[169]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[314] = \Timer:TimerUDB:capt_fifo_load\[187]

------------------------------------------------------
Aliased 0 equations, 79 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 0):
\Timer:TimerUDB:timer_enable\ <= (\Timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \ADC:Net_188\[16] = \ADC:Net_385\[14]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load\[187] = zero[24]
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[201] = \Timer:TimerUDB:control_7\[169]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.499ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 29 February 2020 15:25:28
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio6\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=2, Signal=\ADC:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'Keypad_1_Clock'. Fanout=6, Signal=\Keypad_1:Net_64\
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_32
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_210\ ,
            pad => \ADC:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Sensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor(0)__PA ,
            analog_term => Net_11 ,
            pad => Sensor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Column(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Column(0)\__PA ,
            pin_input => \Keypad_1:Net_80\ ,
            pad => \Keypad_1:Column(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Column(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Column(1)\__PA ,
            pin_input => \Keypad_1:Net_81\ ,
            pad => \Keypad_1:Column(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Column(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Column(2)\__PA ,
            pin_input => \Keypad_1:Net_82\ ,
            pad => \Keypad_1:Column(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Column(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Column(3)\__PA ,
            pin_input => \Keypad_1:Net_83\ ,
            pad => \Keypad_1:Column(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Row(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Row(0)\__PA ,
            fb => \Keypad_1:Net_256\ ,
            pad => \Keypad_1:Row(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Row(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Row(1)\__PA ,
            fb => \Keypad_1:Net_257\ ,
            pad => \Keypad_1:Row(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Row(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Row(2)\__PA ,
            fb => \Keypad_1:Net_258\ ,
            pad => \Keypad_1:Row(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Row(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Row(3)\__PA ,
            fb => \Keypad_1:Net_259\ ,
            pad => \Keypad_1:Row(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin(0)__PA ,
            pad => pin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_39, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * !\Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * \Keypad_1:Net_258\ * !\Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              !\Keypad_1:Net_256\
        );
        Output = Net_39 (fanout=2)

    MacroCell: Name=\Keypad_1:Net_15\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * !\Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
        );
        Output = \Keypad_1:Net_15\ (fanout=1)

    MacroCell: Name=\Keypad_1:Net_14\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * \Keypad_1:Net_258\ * !\Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
        );
        Output = \Keypad_1:Net_14\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Keypad_1:Net_12\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_12\ (fanout=1)

    MacroCell: Name=\Keypad_1:Net_16\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_16\ (fanout=1)

    MacroCell: Name=\Keypad_1:Net_83\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
            + !\Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_83\ (fanout=7)

    MacroCell: Name=\Keypad_1:Net_82\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
            + !\Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_82\ (fanout=7)

    MacroCell: Name=\Keypad_1:Net_81\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
            + !\Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_81\ (fanout=7)

    MacroCell: Name=\Keypad_1:Net_80\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_80\ (fanout=7)

    MacroCell: Name=Net_37, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = Net_37 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Keypad_1:Status_Reg:sts:sts_reg\
        PORT MAP (
            status_4 => Net_39 ,
            status_3 => \Keypad_1:Net_15\ ,
            status_2 => \Keypad_1:Net_14\ ,
            status_1 => \Keypad_1:Net_12\ ,
            status_0 => \Keypad_1:Net_16\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_32 ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_0 => \Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_32 ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_37 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_press
        PORT MAP (
            interrupt => Net_39 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   11 :  181 :  192 :  5.73 %
  Unique P-terms              :   10 :  374 :  384 :  2.60 %
  Total P-terms               :   29 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.234ms
Tech Mapping phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : Sensor(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
IO_4@[IOP=(3)][IoId=(4)] : \Keypad_1:Column(0)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \Keypad_1:Column(1)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \Keypad_1:Column(2)\ (fixed)
IO_7@[IOP=(3)][IoId=(7)] : \Keypad_1:Column(3)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : \Keypad_1:Row(0)\ (fixed)
IO_1@[IOP=(3)][IoId=(1)] : \Keypad_1:Row(1)\ (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \Keypad_1:Row(2)\ (fixed)
IO_3@[IOP=(3)][IoId=(3)] : \Keypad_1:Row(3)\ (fixed)
IO_0@[IOP=(12)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(12)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(12)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(12)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(12)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(12)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(12)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : pin(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : Sensor(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
IO_4@[IOP=(3)][IoId=(4)] : \Keypad_1:Column(0)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \Keypad_1:Column(1)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \Keypad_1:Column(2)\ (fixed)
IO_7@[IOP=(3)][IoId=(7)] : \Keypad_1:Column(3)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : \Keypad_1:Row(0)\ (fixed)
IO_1@[IOP=(3)][IoId=(1)] : \Keypad_1:Row(1)\ (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \Keypad_1:Row(2)\ (fixed)
IO_3@[IOP=(3)][IoId=(3)] : \Keypad_1:Row(3)\ (fixed)
IO_0@[IOP=(12)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(12)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(12)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(12)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(12)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(12)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(12)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : pin(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_11 {
    sar_1_vplus
    agr4_x_sar_1_vplus
    agr4
    agl4_x_agr4
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: \ADC:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_11
  agr4_x_sar_1_vplus                               -> Net_11
  agr4                                             -> Net_11
  agl4_x_agr4                                      -> Net_11
  agl4                                             -> Net_11
  agl4_x_p0_0                                      -> Net_11
  p0_0                                             -> Net_11
  sar_1_vrefhi                                     -> \ADC:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC:Net_126\
  sar_1_vminus                                     -> \ADC:Net_126\
  p0_2                                             -> \ADC:Net_210\
  p0_2_exvref                                      -> \ADC:Net_210\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_1_vref                                       -> \ADC:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.50
                   Pterms :            3.75
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       3.50 :       2.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_37, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = Net_37 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_32 ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_0 => \Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_32 ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Keypad_1:Net_81\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
            + !\Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_81\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Keypad_1:Net_82\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
            + !\Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_82\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Keypad_1:Net_83\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
            + !\Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_83\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Keypad_1:Net_12\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Keypad_1:Net_16\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Keypad_1:Net_80\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_80\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Keypad_1:Net_15\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * !\Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
        );
        Output = \Keypad_1:Net_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_39, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * !\Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * \Keypad_1:Net_258\ * !\Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              !\Keypad_1:Net_256\
        );
        Output = Net_39 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Keypad_1:Net_14\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * \Keypad_1:Net_258\ * !\Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
        );
        Output = \Keypad_1:Net_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\Keypad_1:Status_Reg:sts:sts_reg\
    PORT MAP (
        status_4 => Net_39 ,
        status_3 => \Keypad_1:Net_15\ ,
        status_2 => \Keypad_1:Net_14\ ,
        status_1 => \Keypad_1:Net_12\ ,
        status_0 => \Keypad_1:Net_16\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_press
        PORT MAP (
            interrupt => Net_39 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_37 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Sensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor(0)__PA ,
        analog_term => Net_11 ,
        pad => Sensor(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_210\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin(0)__PA ,
        pad => pin(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Keypad_1:Row(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Row(0)\__PA ,
        fb => \Keypad_1:Net_256\ ,
        pad => \Keypad_1:Row(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \Keypad_1:Row(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Row(1)\__PA ,
        fb => \Keypad_1:Net_257\ ,
        pad => \Keypad_1:Row(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \Keypad_1:Row(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Row(2)\__PA ,
        fb => \Keypad_1:Net_258\ ,
        pad => \Keypad_1:Row(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \Keypad_1:Row(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Row(3)\__PA ,
        fb => \Keypad_1:Net_259\ ,
        pad => \Keypad_1:Row(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Keypad_1:Column(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Column(0)\__PA ,
        pin_input => \Keypad_1:Net_80\ ,
        pad => \Keypad_1:Column(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Keypad_1:Column(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Column(1)\__PA ,
        pin_input => \Keypad_1:Net_81\ ,
        pad => \Keypad_1:Column(1)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \Keypad_1:Column(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Column(2)\__PA ,
        pin_input => \Keypad_1:Net_82\ ,
        pad => \Keypad_1:Column(2)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \Keypad_1:Column(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Column(3)\__PA ,
        pin_input => \Keypad_1:Net_83\ ,
        pad => \Keypad_1:Column(3)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC:Net_385\ ,
            aclk_0 => \ADC:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_381\ ,
            clk_a_dig_0 => \ADC:Net_381_local\ ,
            dclk_glb_0 => \Keypad_1:Net_64\ ,
            dclk_0 => \Keypad_1:Net_64_local\ ,
            dclk_glb_1 => Net_32 ,
            dclk_1 => Net_32_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_11 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_210\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clock => \ADC:Net_385\ ,
            pump_clock => \ADC:Net_385\ ,
            irq => \ADC:Net_252\ ,
            next => Net_17 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_14 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+-----------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |            Sensor(0) | Analog(Net_11)
     |   2 |     * |      NONE |      HI_Z_ANALOG |      \ADC:Bypass(0)\ | Analog(\ADC:Net_210\)
-----+-----+-------+-----------+------------------+----------------------+-----------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |               pin(0) | 
-----+-----+-------+-----------+------------------+----------------------+-----------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |    \Keypad_1:Row(0)\ | FB(\Keypad_1:Net_256\)
     |   1 |     * |      NONE |      RES_PULL_UP |    \Keypad_1:Row(1)\ | FB(\Keypad_1:Net_257\)
     |   2 |     * |      NONE |      RES_PULL_UP |    \Keypad_1:Row(2)\ | FB(\Keypad_1:Net_258\)
     |   3 |     * |      NONE |      RES_PULL_UP |    \Keypad_1:Row(3)\ | FB(\Keypad_1:Net_259\)
     |   4 |     * |      NONE |      RES_PULL_UP | \Keypad_1:Column(0)\ | In(\Keypad_1:Net_80\)
     |   5 |     * |      NONE |      RES_PULL_UP | \Keypad_1:Column(1)\ | In(\Keypad_1:Net_81\)
     |   6 |     * |      NONE |      RES_PULL_UP | \Keypad_1:Column(2)\ | In(\Keypad_1:Net_82\)
     |   7 |     * |      NONE |      RES_PULL_UP | \Keypad_1:Column(3)\ | In(\Keypad_1:Net_83\)
-----+-----+-------+-----------+------------------+----------------------+-----------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(6)\ | 
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.077ms
Digital Placement phase: Elapsed time ==> 1s.749ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\santa\Documents\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.391ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.082ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.651ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.312ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.312ms
API generation phase: Elapsed time ==> 2s.234ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.000ms
