verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/mmcme2_drp.v" \
"../../../bd/sys_design/ipshared/31a1/src/asyn_rst_syn.v" \
"../../../bd/sys_design/ipshared/31a1/src/dvi_encoder.v" \
"../../../bd/sys_design/ipshared/31a1/src/serializer_10_to_1.v" \
"../../../bd/sys_design/ipshared/31a1/src/dvi_transmitter_top.v" \
"../../../bd/sys_design/ip/sys_design_DVI_Transmitter_0_0/sim/sys_design_DVI_Transmitter_0_0.v" \
"../../../bd/sys_design/ipshared/015f/src/capture_rgb565_data.v" \
"../../../bd/sys_design/ip/sys_design_capture_rgb565_data_0_0/sim/sys_design_capture_rgb565_data_0_0.v" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/sim/bd_ce02.v" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_0/sim/bd_ce02_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_2/sim/bd_ce02_arsw_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_3/sim/bd_ce02_rsw_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_4/sim/bd_ce02_awsw_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_5/sim/bd_ce02_wsw_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_6/sim/bd_ce02_bsw_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_7/sim/bd_ce02_s00mmu_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_8/sim/bd_ce02_s00tr_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_9/sim/bd_ce02_s00sic_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_10/sim/bd_ce02_s00a2s_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_11/sim/bd_ce02_sarn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_12/sim/bd_ce02_srn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_13/sim/bd_ce02_s01mmu_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_14/sim/bd_ce02_s01tr_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_15/sim/bd_ce02_s01sic_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_16/sim/bd_ce02_s01a2s_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_17/sim/bd_ce02_sawn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_18/sim/bd_ce02_swn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_19/sim/bd_ce02_sbn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_20/sim/bd_ce02_m00s2a_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_21/sim/bd_ce02_m00arn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_22/sim/bd_ce02_m00rn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_23/sim/bd_ce02_m00awn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_24/sim/bd_ce02_m00wn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_25/sim/bd_ce02_m00bn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_26/sim/bd_ce02_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" --include "../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/sim/sys_design_axi_smc_0.v" \
"../../../bd/sys_design/ip/sys_design_processing_system7_0_0/sim/sys_design_processing_system7_0_0.v" \
"../../../bd/sys_design/ip/sys_design_xbar_0/sim/sys_design_xbar_0.v" \
"../../../bd/sys_design/ip/sys_design_v_axi4s_vid_out_0_0/sim/sys_design_v_axi4s_vid_out_0_0.v" \
"../../../bd/sys_design/ip/sys_design_v_vid_in_axi4s_0_0/sim/sys_design_v_vid_in_axi4s_0_0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_last_hunt.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_start_hunt.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_Block_entry1_proc.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_CONTROL_BUS_s_axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_dilate_0_0_600_1024_0_3_3_1_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_duplicateMat_0_600_1024_1_2_2_2_Pipeline_Col_Loop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_duplicateMat_0_600_1024_1_2_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_entry_proc.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_erode_0_0_600_1024_0_3_3_1_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w8_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w24_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d4_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d5_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d6_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d7_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d8_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d9_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_flow_control_loop_pipe_sequential_init.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_gray2rgb_0_9_600_1024_1_2_2_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_gray2rgb_0_9_600_1024_1_2_2_1_Pipeline_columnloop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_gray2rgb_0_9_600_1024_1_2_2_Pipeline_columnloop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_gray2rgb_0_9_600_1024_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_hls_deadlock_detection_unit.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_hls_deadlock_idx0_monitor.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_hls_deadlock_idx1_monitor.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_ImgProcess_9_0_600_1024_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_medianBlur_3_1_9_600_1024_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mul_8ns_7s_15_1_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mul_32ns_32ns_64_2_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mux_32_8_1_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mux_32_13_1_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mux_32_24_1_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_regslice_both.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_start_for_medianBlur_3_1_9_600_1024_1_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_buf_V_RAM_S2P_BRAM_1R1W.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfExtractPixels_1_1_0_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfMat2AXIvideo_24_9_600_1024_1_2_2.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfMat2AXIvideo_24_9_600_1024_1_2_2_Pipeline_loop_col_mat2axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfMat2AXIvideo_24_9_600_1024_1_2_Pipeline_loop_col_mat2axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfMat2AXIvideo_24_9_600_1024_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_buf_V_RAM_S2P_BRAM_1R1W.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianProc_3_1_9_3_9_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis.v" \
"../../../bd/sys_design/ip/sys_design_color_analysis_0_0/sim/sys_design_color_analysis_0_0.v" \
"../../../bd/sys_design/sim/sys_design.v" \
"../../../bd/sys_design/ip/sys_design_blk_mem_gen_0_0/sim/sys_design_blk_mem_gen_0_0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_addWeighted_0_0_600_1024_1_2_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AddWeightedKernel_0_0_600_1024_1_2_2_2_1_0_0_1_1_1024_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AddWeightedKernel_Pipeline_ColLoop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_last_hunt.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_start_hunt.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_CONTROL_BUS_s_axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w8_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w9_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w10_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w11_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w24_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_flow_control_loop_pipe_sequential_init.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_gray2rgb_0_9_300_512_1_2_2_Pipeline_columnloop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_gray2rgb_0_9_300_512_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_hls_deadlock_detection_unit.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_hls_deadlock_idx0_monitor.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_hls_deadlock_idx1_monitor.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mul_mul_8ns_14ns_22_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mul_mul_16ns_8ns_24_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mul_mul_16ns_16ns_32_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mul_mul_16ns_17ns_32_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mux_32_8_1_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_regslice_both.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_resize_2_0_600_1024_300_512_1_2_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_rgb2gray_9_0_600_1024_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_Sobel_0_3_0_0_600_1024_1_false_2_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_addWeighted_0_0_600_1024_1_2_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_gray2rgb_0_9_300_512_1_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_rgb2gray_9_0_600_1024_1_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFGradientX3x3_0_0_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFGradientY3x3_0_0_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xfMat2AXIvideo_24_9_300_512_1_2_Pipeline_loop_col_mat2axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xfMat2AXIvideo_24_9_300_512_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_ouput_buffer_V_eOg.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_Pipeline_VITIS_LOOP_660_4.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobel3x3_1_1_0_0_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_buf_V_RAM_S2P_BRbkb.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_Pipeline_Col_Loop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu.v" \
"../../../bd/sys_design/ip/sys_design_test_Hu_0_0/sim/sys_design_test_Hu_0_0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_CONTROL_BUS_s_axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_control_s_axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_entry_proc.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w8_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w9_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w10_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w24_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w64_d6_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_flow_control_loop_pipe_sequential_init.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fpext_32ns_64_2_no_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_hls_deadlock_detection_unit.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_hls_deadlock_idx0_monitor.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_hls_deadlock_idx1_monitor.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_s_pBmpBuf_RAM_AUTO_1R1W.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_Loop_1_proc.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_Loop_1_proc_Pipeline_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_M2int_RAM_AUTO_1R1W.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mul_9ns_8ns_17_1_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mul_mul_8ns_14ns_22_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_regslice_both.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_rgb2gray_9_0_300_512_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_sitofp_32ns_32_6_no_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_HuMoment_0_300_512_1_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_rgb2gray_9_0_300_512_1_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip.v" \
"../../../bd/sys_design/ip/sys_design_CAL_Hu_0_0/sim/sys_design_CAL_Hu_0_0.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_7/sim/sys_design_auto_pc_7.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_0/sim/sys_design_auto_pc_0.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_1/sim/sys_design_auto_pc_1.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_2/sim/sys_design_auto_pc_2.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_3/sim/sys_design_auto_pc_3.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_4/sim/sys_design_auto_pc_4.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_5/sim/sys_design_auto_pc_5.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_6/sim/sys_design_auto_pc_6.v" \
"../../../bd/sys_design/ip/sys_design_s01_mmu_0/sim/sys_design_s01_mmu_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
