// Seed: 778259564
module module_0 (
    input supply0 id_0,
    output tri id_1,
    output tri id_2,
    input supply1 id_3,
    output tri0 id_4
);
  wire id_6;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input wor id_2,
    input uwire id_3,
    output tri id_4,
    output tri id_5,
    input tri id_6,
    output supply0 id_7
);
  logic [-1 : 1] id_9 = id_2;
  assign id_5 = -1 - id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5
  );
  wire [1 : 1 'b0] id_10;
  assign id_5 = -1;
endmodule
