Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/dekr0/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto a10cd7d1fec54118b4db1e1849ee47ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot seq_fsm_tb_behav xil_defaultlib.seq_fsm_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.seq_fsm [seq_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.seq_fsm_tb
Built simulation snapshot seq_fsm_tb_behav
