<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="template_a1" device="LCMXO2-256HC-4SG32C" default_implementation="impl">
    <Options/>
    <Implementation title="impl" dir="impl" description="impl" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="TinyFPGA_A1"/>
        <Source name="TinyFPGA_A1.v" type="Verilog" type_short="Verilog">
            <Options top_module="TinyFPGA_A1"/>
        </Source>
        <Source name="template_a1.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="template_a11.sty"/>
</BaliProject>
