library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity topo is
port(KEY: in std_logic_vector(3 downto 0);
	SW: in std_logic_vector(9 downto 2);
	LEDR: out std_logic_vector (9 downto 0);
	HEX5, HEX4, HEX3, HEX2, HEX1, HEX0 out std_logic_vector(6 downto 0)
);