// File: analog_wires.v
// analog wires (etc.) digital placeholder
// Yosys hints: blackbox + keep_hierarchy.
(* blackbox *)
module analog_wires (
    inout Iout,
    inout [1:0] VcascP,
    inout [1:0] VbiasP,
    inout i_in,
    inout i_out,
    inout VDDA
);
endmodule
