#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Dec 17 16:04:10 2021
# Process ID: 13900
# Current directory: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18744 C:\Users\Vincenzo Pascarella\Desktop\Universit\Magistrale\Architettura_S_D\Vivado\progetti_tesina\esercizio_libero\esercizio_libero.xpr
# Log file: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/vivado.log
# Journal file: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero'
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/timer.vhd}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 16:08:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 16:09:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Dec 17 16:10:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec 17 16:11:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 999.633 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18246A
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/GuessTheSequence.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/GuessTheSequence.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 16:19:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Dec 17 16:20:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec 17 16:21:18 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/GuessTheSequence.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 16:23:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Dec 17 16:24:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec 17 16:25:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/GuessTheSequence.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 16:29:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Dec 17 16:30:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec 17 16:31:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/GuessTheSequence.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 16:38:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Dec 17 16:39:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec 17 16:40:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/GuessTheSequence.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 16:43:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 16:45:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Dec 17 16:46:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec 17 16:47:29 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/GuessTheSequence.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 16:50:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Dec 17 16:51:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec 17 16:52:55 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/GuessTheSequence.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_difficult.vhd} w ]
add_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_difficult.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_difficult.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_difficult.vhd}}
file delete -force {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_difficult.vhd}
close [ open {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_difficulty.vhd} w ]
add_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_difficulty.vhd}}
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B18246A
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div2.vhd} w ]
add_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div2.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18246A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 17:25:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 17:30:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Dec 17 17:31:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec 17 17:33:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/GuessTheSequence.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 17:39:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Dec 17 17:40:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec 17 17:42:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/GuessTheSequence.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/GuessTheSequence.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_16_1.vhd} w ]
add_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_16_1.vhd}}
close [ open {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_4_1.vhd} w ]
add_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_4_1.vhd}}
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div2.vhd}}]
set_property is_enabled false [get_files  {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_difficulty.vhd}}]
close [ open {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_velocity.vhd} w ]
add_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_velocity.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div2.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div2.vhd}}
file delete -force {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div2.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_difficulty.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_difficulty.vhd}}
file delete -force {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_difficulty.vhd}
set_property is_enabled false [get_files  {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_4_1.vhd}}]
export_ip_user_files -of_objects  [get_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_4_1.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_4_1.vhd}}
file delete -force {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_4_1.vhd}
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Dec 17 19:24:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Dec 17 19:25:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec 17 19:26:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/impl_1/GuessTheSequence.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B18246A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 17 19:31:12 2021...
