
---------- Begin Simulation Statistics ----------
final_tick                                 6326960500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65068                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725444                       # Number of bytes of host memory used
host_op_rate                                   104218                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   153.68                       # Real time elapsed on the host
host_tick_rate                               41168421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006327                       # Number of seconds simulated
sim_ticks                                  6326960500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9149649                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8513242                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.265392                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.265392                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    957840                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   503675                       # number of floating regfile writes
system.cpu.idleCycles                          131383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                73233                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1331828                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.433197                       # Inst execution rate
system.cpu.iew.exec_refs                      4512616                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1529907                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1180516                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3367943                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                923                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1801                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1556718                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20050018                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2982709                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            149426                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18135561                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10624                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2345801                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  65829                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2360905                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            299                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        35127                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          38106                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24107387                       # num instructions consuming a value
system.cpu.iew.wb_count                      17999956                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.562397                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13557930                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.422480                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18066978                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 29409957                       # number of integer regfile reads
system.cpu.int_regfile_writes                14597963                       # number of integer regfile writes
system.cpu.ipc                               0.790269                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.790269                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            200837      1.10%      1.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13051274     71.38%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   59      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43807      0.24%     72.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              130835      0.72%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1451      0.01%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9169      0.05%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                23356      0.13%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20049      0.11%     73.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256185      1.40%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4288      0.02%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            4400      0.02%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           2187      0.01%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2967602     16.23%     91.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1179122      6.45%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           34186      0.19%     98.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         356177      1.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18284990                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  908615                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1785306                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       855922                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             954142                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      259413                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014187                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  117787     45.41%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     45.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    162      0.06%     45.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     45.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    958      0.37%     45.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29568     11.40%     57.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     57.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     57.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   71      0.03%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     57.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 101318     39.06%     96.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8237      3.18%     99.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               528      0.20%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              783      0.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17434951                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           47573267                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17144034                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          23129445                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20048667                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18284990                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1351                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4033280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6644                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            148                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7965627                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12522539                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.460166                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.074866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6931779     55.35%     55.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1224211      9.78%     65.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1120348      8.95%     74.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1082925      8.65%     82.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              682785      5.45%     88.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              572490      4.57%     92.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              551524      4.40%     97.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              183242      1.46%     98.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              173235      1.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12522539                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.445006                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            244715                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            88309                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3367943                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1556718                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7472819                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12653922                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85391                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          889                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       120027                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            889                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2136592                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1708309                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             65180                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1119399                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1112050                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.343487                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  171900                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           18278                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               9680                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8598                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1737                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4027028                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             64634                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11986108                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.336270                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.213153                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6952106     58.00%     58.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1593989     13.30%     71.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1121594      9.36%     80.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          821843      6.86%     87.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          165991      1.38%     88.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          412379      3.44%     92.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          133376      1.11%     93.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           90789      0.76%     94.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          694041      5.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11986108                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        694041                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3495113                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3495113                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3495113                       # number of overall hits
system.cpu.dcache.overall_hits::total         3495113                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       104393                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         104393                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       104393                       # number of overall misses
system.cpu.dcache.overall_misses::total        104393                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5749567995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5749567995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5749567995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5749567995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3599506                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3599506                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3599506                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3599506                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029002                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55076.183221                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55076.183221                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55076.183221                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55076.183221                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26821                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               767                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.968709                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.565217                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41659                       # number of writebacks
system.cpu.dcache.writebacks::total             41659                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        46368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        46368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        46368                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        46368                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        58025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        58025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        58025                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        58025                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3456614495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3456614495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3456614495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3456614495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016120                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59571.124429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59571.124429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59571.124429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59571.124429                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57513                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2076717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2076717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        67527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         67527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3093113000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3093113000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2144244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2144244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45805.574067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45805.574067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        46355                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        46355                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    837880000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    837880000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39574.910259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39574.910259                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2656454995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2656454995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72057.044296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72057.044296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2618734495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2618734495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71058.923154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71058.923154                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.392416                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3553138                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             58025                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.234606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.392416                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7257037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7257037                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1143592                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8391362                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2096538                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                825218                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  65829                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1040663                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1384                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21081140                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7195                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2981389                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1529920                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3107                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16704                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1219113                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13290475                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2136592                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1293630                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11229770                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  134362                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  833                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5616                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                   1114560                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  9552                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12522539                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.755652                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.026885                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8887157     70.97%     70.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   158142      1.26%     72.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   303491      2.42%     74.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   287526      2.30%     76.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   280846      2.24%     79.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   268949      2.15%     81.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   326123      2.60%     83.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   149783      1.20%     85.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1860522     14.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12522539                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.168848                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.050305                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1111392                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1111392                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1111392                       # number of overall hits
system.cpu.icache.overall_hits::total         1111392                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3168                       # number of overall misses
system.cpu.icache.overall_misses::total          3168                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    195524000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    195524000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    195524000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    195524000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1114560                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1114560                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1114560                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1114560                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002842                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002842                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002842                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002842                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61718.434343                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61718.434343                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61718.434343                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61718.434343                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          289                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1990                       # number of writebacks
system.cpu.icache.writebacks::total              1990                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          669                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          669                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          669                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          669                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2499                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2499                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2499                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2499                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156895500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156895500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002242                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002242                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002242                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62783.313325                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62783.313325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62783.313325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62783.313325                       # average overall mshr miss latency
system.cpu.icache.replacements                   1990                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1111392                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1111392                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3168                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    195524000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    195524000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1114560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1114560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61718.434343                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61718.434343                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          669                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          669                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2499                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2499                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156895500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156895500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62783.313325                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62783.313325                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.441253                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1113891                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2499                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            445.734694                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.441253                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.979377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2231619                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2231619                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1115455                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1210                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      835363                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  672724                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2293                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 299                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 101449                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   11                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    628                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6326960500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  65829                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1475167                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3741232                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13421                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2553580                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4673310                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20707741                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9652                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 838144                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 734092                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3054205                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             298                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            27070492                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    56420510                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 34124680                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1004299                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5641614                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     743                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 718                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4102098                       # count of insts added to the skid buffer
system.cpu.rob.reads                         31323235                       # The number of ROB reads
system.cpu.rob.writes                        40624525                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  420                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13092                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13512                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 420                       # number of overall hits
system.l2.overall_hits::.cpu.data               13092                       # number of overall hits
system.l2.overall_hits::total                   13512                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2079                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44933                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47012                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2079                       # number of overall misses
system.l2.overall_misses::.cpu.data             44933                       # number of overall misses
system.l2.overall_misses::total                 47012                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    148488000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3230276500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3378764500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    148488000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3230276500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3378764500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2499                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            58025                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60524                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2499                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           58025                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60524                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.831933                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.774373                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.776750                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.831933                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.774373                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.776750                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71422.799423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71890.959874                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71870.256530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71422.799423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71890.959874                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71870.256530                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28257                       # number of writebacks
system.l2.writebacks::total                     28257                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47012                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127244500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2770645500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2897890000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127244500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2770645500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2897890000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.831933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.774373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.776750                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.831933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.774373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.776750                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61204.665705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61661.707431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61641.495788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61204.665705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61661.707431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61641.495788                       # average overall mshr miss latency
system.l2.replacements                          39267                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41659                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41659                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1989                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1989                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1989                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1989                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1056                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1056                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35799                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35799                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2552215500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2552215500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971347                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971347                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71292.927177                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71292.927177                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2185761000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2185761000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971347                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971347                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61056.482025                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61056.482025                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2079                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2079                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    148488000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148488000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2499                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2499                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.831933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.831933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71422.799423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71422.799423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127244500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127244500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.831933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.831933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61204.665705                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61204.665705                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678061000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678061000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.431460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.431460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74234.836873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74234.836873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584884500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584884500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.431460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.431460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64033.774907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64033.774907                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7743.127839                       # Cycle average of tags in use
system.l2.tags.total_refs                      120022                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47459                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.528962                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.676386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       262.858081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7424.593372                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.906322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945206                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1007643                       # Number of tag accesses
system.l2.tags.data_accesses                  1007643                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001345506500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121756                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26533                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47012                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28257                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47012                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28257                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.21                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28257                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.794755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.161089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.563804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1743     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           10      0.57%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1754                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.096351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.089961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.479302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1677     95.61%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.17%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               61      3.48%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.68%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1754                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3008768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    475.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    285.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6314976000                       # Total gap between requests
system.mem_ctrls.avgGap                      83898.76                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2875264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1806912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 21030003.269342362881                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 454446333.274879753590                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 285589265.177173137665                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2079                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44933                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28257                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58634250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1287924750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 139692789500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28203.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28663.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4943652.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       133056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2875712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3008768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       133056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       133056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808448                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808448                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2079                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44933                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47012                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28257                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28257                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21030003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    454517141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        475547145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21030003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21030003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    285832036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       285832036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    285832036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21030003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    454517141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       761379180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47005                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28233                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               465215250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235025000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1346559000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9897.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28647.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40062                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25636                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.80                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   504.741300                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   295.720286                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   415.366021                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2619     27.45%     27.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1481     15.52%     42.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          653      6.84%     49.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          469      4.92%     54.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          376      3.94%     58.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          266      2.79%     61.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          341      3.57%     65.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          266      2.79%     67.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3069     32.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3008320                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1806912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              475.476337                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              285.589265                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35350140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18789045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173951820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75862260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 499087680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1554000690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1120920960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3477962595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   549.705122                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2883661500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    211120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3232179000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32765460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17415255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161663880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71514000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 499087680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1567283400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1109735520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3459465195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.781538                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2857243500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    211120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3258597000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11213                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28257                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10122                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35799                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35799                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11213                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132403                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132403                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132403                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4817216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4817216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4817216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47012                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47012    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47012                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49604750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58765000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23669                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1990                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26864                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36855                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36855                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2499                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21170                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6988                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       173563                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                180551                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       287296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6379776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6667072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39267                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99791                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008949                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094174                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98898     99.11%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    893      0.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99791                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6326960500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          103662500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3750496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          87038498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
