<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Session9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="basic_computer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="basic_computer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="basic_computer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="basic_computer.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basic_computer.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="basic_computer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="basic_computer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="basic_computer.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="basic_computer_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="basic_computer_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basic_computer_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basic_computer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/basic_computer_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/basic_computer_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_basic_computer_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_basic_computer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_basic_computer_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1600842815" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1600842815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600855216" xil_pn:in_ck="-6527347291035571101" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1600855216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU8bits.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="basic_computer.vhd"/>
      <outfile xil_pn:name="tb_CPU8bits.vhd"/>
      <outfile xil_pn:name="tb_RAM.vhd"/>
      <outfile xil_pn:name="tb_basic_computer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1600842815" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5399988494089674181" xil_pn:start_ts="1600842815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600842815" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6112963942674979085" xil_pn:start_ts="1600842815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600842815" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5949892864818678410" xil_pn:start_ts="1600842815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600855216" xil_pn:in_ck="-6527347291035571101" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1600855216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU8bits.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="basic_computer.vhd"/>
      <outfile xil_pn:name="tb_CPU8bits.vhd"/>
      <outfile xil_pn:name="tb_RAM.vhd"/>
      <outfile xil_pn:name="tb_basic_computer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1600855219" xil_pn:in_ck="-6527347291035571101" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5938728561293412845" xil_pn:start_ts="1600855216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_basic_computer_beh.prj"/>
      <outfile xil_pn:name="tb_basic_computer_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1600855219" xil_pn:in_ck="4970748578887717172" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3137666950071501376" xil_pn:start_ts="1600855219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_basic_computer_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1600852867" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1600852867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600852867" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8398601928599730443" xil_pn:start_ts="1600852867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600852867" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5949892864818678410" xil_pn:start_ts="1600852867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600852867" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1600852867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600852867" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7635289857071516243" xil_pn:start_ts="1600852867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600852867" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1600852867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600852867" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7690337029996583404" xil_pn:start_ts="1600852867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600852900" xil_pn:in_ck="8381982047563327026" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-1894604261128323820" xil_pn:start_ts="1600852894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="basic_computer.lso"/>
      <outfile xil_pn:name="basic_computer.ngc"/>
      <outfile xil_pn:name="basic_computer.ngr"/>
      <outfile xil_pn:name="basic_computer.prj"/>
      <outfile xil_pn:name="basic_computer.stx"/>
      <outfile xil_pn:name="basic_computer.syr"/>
      <outfile xil_pn:name="basic_computer.xst"/>
      <outfile xil_pn:name="basic_computer_vhdl.prj"/>
      <outfile xil_pn:name="basic_computer_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1600841790" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5313973945819794648" xil_pn:start_ts="1600841790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
