// Seed: 2786987781
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_5, id_6;
  assign id_6 = id_4;
  supply0 [-1 : -1] id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_8 = -1 == id_6;
  assign id_7 = module_0 ? id_12 : -1 ? -1'b0 : -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_10,
      id_5
  );
  input wire id_8;
  input logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wor id_2;
  output uwire id_1;
  wire [-1 : (  -1 'b0 )] id_14;
  assign id_1 = id_7[-1] == ~id_14;
  assign id_2 = 1;
endmodule
