$date
	Sat Apr 05 14:53:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shift_test $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ in $end
$scope module SR $end
$var wire 1 % A $end
$var wire 1 & clear $end
$var wire 1 ' clock $end
$var reg 1 ( B $end
$var reg 1 ) C $end
$var reg 1 * D $end
$var reg 1 + E $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
x%
x$
0#
0"
0!
$end
#20
1#
1&
#50
x(
1"
1'
#100
0"
0'
#120
0$
0%
#150
0(
x)
1"
1'
#200
0"
0'
#250
0)
x*
1"
1'
#300
0"
0'
#320
1$
1%
#350
1(
0*
x+
x!
1"
1'
#400
0"
0'
#420
0$
0%
#450
0(
1)
0+
0!
1"
1'
#500
0"
0'
#550
0)
1*
1"
1'
#600
0"
0'
#620
1$
1%
#650
1(
0*
1+
1!
1"
1'
#700
0"
0'
#750
1)
0+
0!
1"
1'
#800
0"
0'
#850
1*
1"
1'
#900
0"
0'
#950
1+
1!
1"
1'
#1000
0"
0'
#1050
1"
1'
#1100
0"
0'
#1150
1"
1'
#1200
0"
0'
#1250
1"
1'
#1300
0"
0'
#1350
1"
1'
#1400
0"
0'
#1450
1"
1'
#1500
0"
0'
#1550
1"
1'
#1600
0"
0'
#1650
1"
1'
#1700
0"
0'
#1750
1"
1'
#1800
0"
0'
#1850
1"
1'
#1900
0"
0'
#1950
1"
1'
#2000
0"
0'
