/* Generated by Yosys 0.9+4052 (git sha1 5c1e6a0e, clang 7.0.1 -fPIC -Os) */

module top(clk, a, b, c);
  input clk;
  input a;
  input b;
  output c;
  
  wire flop_net;
  wire _unconnected_;

  AND2_X1 _403_ (
    .A1(a),
    .A2(b),
    .ZN(flop_net)
  );

  DFF_X1 output_flop (
    .CK(clk),
    .D(flop_net),
    .Q(c),
    .QN(_unconnected_)
  );

endmodule
