SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -1
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc5vlx50t
SET_PREFERENCE projectname DDR2_CORE
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package ff665
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE removerpms false
SET_PARAMETER component_name DDR2_CORE
SET_PARAMETER xml_input_file ./DDR2_CORE/user_design/mig.prj
SET_CORE_CLASS com.xilinx.ip.mig_v3_61.bin.nt64.mig
SET_CORE_PATH C:\Xilinx\14.4\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_v3_61\
SET_CORE_GUIPATH com\xilinx\ip\mig_v3_61\bin\%platform%\gui\mig_v3_61.tcl
SET_CORE_NAME MIG
SET_CORE_VERSION 3.61
SET_CORE_VLNV xilinx.com:ip:mig:3.61
ADD_CORE_DOCUMENT <C:\Xilinx\14.4\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_v3_61\data\docs\mig_vinfo.html><Version Information>
ADD_CORE_DOCUMENT <C:\Xilinx\14.4\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_v3_61\data\docs\ug086.pdf><Virtex-4/Virtex-5/Spartan-3 Family Memory Interface Solutions User Guide>
