Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Ignac\Documentos\Git\os-hw1\NIOS\cpu.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Ignac\Documentos\Git\os-hw1\NIOS\cpu\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NIOS/cpu.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds_minutes_ls [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_minutes_ls
Progress: Adding leds_minutes_ms [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_minutes_ms
Progress: Adding leds_seconds_ls [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_seconds_ls
Progress: Adding leds_seconds_ms [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_seconds_ms
Progress: Adding memoria [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memoria
Progress: Adding pio_key_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key_0
Progress: Adding pio_key_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key_1
Progress: Adding pio_key_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key_2
Progress: Adding pio_key_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key_3
Progress: Adding pio_switches [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_switches
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.pio_key_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_key_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_key_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_key_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu: Generating cpu "cpu" for SIM_VERILOG
Info: cpu: "cpu" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart_0: Starting RTL generation for module 'cpu_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart_0 --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0002_jtag_uart_0_gen//cpu_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0002_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'cpu_jtag_uart_0'
Info: jtag_uart_0: "cpu" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds_minutes_ls: Starting RTL generation for module 'cpu_leds_minutes_ls'
Info: leds_minutes_ls:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_leds_minutes_ls --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0003_leds_minutes_ls_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0003_leds_minutes_ls_gen//cpu_leds_minutes_ls_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0003_leds_minutes_ls_gen/  ]
Info: leds_minutes_ls: Done RTL generation for module 'cpu_leds_minutes_ls'
Info: leds_minutes_ls: "cpu" instantiated altera_avalon_pio "leds_minutes_ls"
Info: leds_seconds_ls: Starting RTL generation for module 'cpu_leds_seconds_ls'
Info: leds_seconds_ls:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_leds_seconds_ls --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0004_leds_seconds_ls_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0004_leds_seconds_ls_gen//cpu_leds_seconds_ls_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0004_leds_seconds_ls_gen/  ]
Info: leds_seconds_ls: Done RTL generation for module 'cpu_leds_seconds_ls'
Info: leds_seconds_ls: "cpu" instantiated altera_avalon_pio "leds_seconds_ls"
Info: memoria: Starting RTL generation for module 'cpu_memoria'
Info: memoria:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_memoria --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0005_memoria_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0005_memoria_gen//cpu_memoria_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0005_memoria_gen/  ]
Info: memoria: Done RTL generation for module 'cpu_memoria'
Info: memoria: "cpu" instantiated altera_avalon_onchip_memory2 "memoria"
Info: pio_key_0: Starting RTL generation for module 'cpu_pio_key_0'
Info: pio_key_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_key_0 --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0006_pio_key_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0006_pio_key_0_gen//cpu_pio_key_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0006_pio_key_0_gen/  ]
Info: pio_key_0: Done RTL generation for module 'cpu_pio_key_0'
Info: pio_key_0: "cpu" instantiated altera_avalon_pio "pio_key_0"
Info: pio_key_3: Starting RTL generation for module 'cpu_pio_key_3'
Info: pio_key_3:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_key_3 --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0007_pio_key_3_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0007_pio_key_3_gen//cpu_pio_key_3_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0007_pio_key_3_gen/  ]
Info: pio_key_3: Done RTL generation for module 'cpu_pio_key_3'
Info: pio_key_3: "cpu" instantiated altera_avalon_pio "pio_key_3"
Info: pio_switches: Starting RTL generation for module 'cpu_pio_switches'
Info: pio_switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_switches --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0008_pio_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0008_pio_switches_gen//cpu_pio_switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0008_pio_switches_gen/  ]
Info: pio_switches: Done RTL generation for module 'cpu_pio_switches'
Info: pio_switches: "cpu" instantiated altera_avalon_pio "pio_switches"
Info: timer: Starting RTL generation for module 'cpu_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_timer --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0009_timer_gen//cpu_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0009_timer_gen/  ]
Info: timer: Done RTL generation for module 'cpu_timer'
Info: timer: "cpu" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cpu_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_cpu_cpu --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0012_cpu_gen//cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0012_cpu_gen/  ]
Info: cpu: # 2024.08.17 00:37:21 (*) Starting Nios II generation
Info: cpu: # 2024.08.17 00:37:21 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.17 00:37:22 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.17 00:37:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.17 00:37:22 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.17 00:37:22 (*)   Plaintext license not found.
Info: cpu: # 2024.08.17 00:37:22 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.17 00:37:22 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.17 00:37:22 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.17 00:37:23 (*)   Creating 'C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0012_cpu_gen//cpu_cpu_cpu_nios2_waves.do'
Info: cpu: # 2024.08.17 00:37:23 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.17 00:37:23 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.17 00:37:24 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: cpu: Done "cpu" with 33 modules, 53 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\Ignac\Documentos\Git\os-hw1\NIOS\cpu\cpu.spd --output-directory=C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Ignac\Documentos\Git\os-hw1\NIOS\cpu\cpu.spd --output-directory=C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	31 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Ignac\Documentos\Git\os-hw1\NIOS\cpu.qsys --block-symbol-file --output-directory=C:\Users\Ignac\Documentos\Git\os-hw1\NIOS\cpu --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NIOS/cpu.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds_minutes_ls [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_minutes_ls
Progress: Adding leds_minutes_ms [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_minutes_ms
Progress: Adding leds_seconds_ls [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_seconds_ls
Progress: Adding leds_seconds_ms [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_seconds_ms
Progress: Adding memoria [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memoria
Progress: Adding pio_key_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key_0
Progress: Adding pio_key_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key_1
Progress: Adding pio_key_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key_2
Progress: Adding pio_key_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key_3
Progress: Adding pio_switches [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_switches
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.pio_key_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_key_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_key_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_key_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Ignac\Documentos\Git\os-hw1\NIOS\cpu.qsys --synthesis=VERILOG --output-directory=C:\Users\Ignac\Documentos\Git\os-hw1\NIOS\cpu\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NIOS/cpu.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds_minutes_ls [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_minutes_ls
Progress: Adding leds_minutes_ms [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_minutes_ms
Progress: Adding leds_seconds_ls [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_seconds_ls
Progress: Adding leds_seconds_ms [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_seconds_ms
Progress: Adding memoria [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memoria
Progress: Adding pio_key_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key_0
Progress: Adding pio_key_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key_1
Progress: Adding pio_key_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key_2
Progress: Adding pio_key_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key_3
Progress: Adding pio_switches [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_switches
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.pio_key_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_key_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_key_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_key_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: cpu: "cpu" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart_0: Starting RTL generation for module 'cpu_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart_0 --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0032_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0032_jtag_uart_0_gen//cpu_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'cpu_jtag_uart_0'
Info: jtag_uart_0: "cpu" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds_minutes_ls: Starting RTL generation for module 'cpu_leds_minutes_ls'
Info: leds_minutes_ls:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_leds_minutes_ls --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0033_leds_minutes_ls_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0033_leds_minutes_ls_gen//cpu_leds_minutes_ls_component_configuration.pl  --do_build_sim=0  ]
Info: leds_minutes_ls: Done RTL generation for module 'cpu_leds_minutes_ls'
Info: leds_minutes_ls: "cpu" instantiated altera_avalon_pio "leds_minutes_ls"
Info: leds_seconds_ls: Starting RTL generation for module 'cpu_leds_seconds_ls'
Info: leds_seconds_ls:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_leds_seconds_ls --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0034_leds_seconds_ls_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0034_leds_seconds_ls_gen//cpu_leds_seconds_ls_component_configuration.pl  --do_build_sim=0  ]
Info: leds_seconds_ls: Done RTL generation for module 'cpu_leds_seconds_ls'
Info: leds_seconds_ls: "cpu" instantiated altera_avalon_pio "leds_seconds_ls"
Info: memoria: Starting RTL generation for module 'cpu_memoria'
Info: memoria:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_memoria --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0035_memoria_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0035_memoria_gen//cpu_memoria_component_configuration.pl  --do_build_sim=0  ]
Info: memoria: Done RTL generation for module 'cpu_memoria'
Info: memoria: "cpu" instantiated altera_avalon_onchip_memory2 "memoria"
Info: pio_key_0: Starting RTL generation for module 'cpu_pio_key_0'
Info: pio_key_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_key_0 --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0036_pio_key_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0036_pio_key_0_gen//cpu_pio_key_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key_0: Done RTL generation for module 'cpu_pio_key_0'
Info: pio_key_0: "cpu" instantiated altera_avalon_pio "pio_key_0"
Info: pio_key_3: Starting RTL generation for module 'cpu_pio_key_3'
Info: pio_key_3:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_key_3 --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0037_pio_key_3_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0037_pio_key_3_gen//cpu_pio_key_3_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key_3: Done RTL generation for module 'cpu_pio_key_3'
Info: pio_key_3: "cpu" instantiated altera_avalon_pio "pio_key_3"
Info: pio_switches: Starting RTL generation for module 'cpu_pio_switches'
Info: pio_switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_switches --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0038_pio_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0038_pio_switches_gen//cpu_pio_switches_component_configuration.pl  --do_build_sim=0  ]
Info: pio_switches: Done RTL generation for module 'cpu_pio_switches'
Info: pio_switches: "cpu" instantiated altera_avalon_pio "pio_switches"
Info: timer: Starting RTL generation for module 'cpu_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_timer --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0039_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0039_timer_gen//cpu_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'cpu_timer'
Info: timer: "cpu" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cpu_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_cpu_cpu --dir=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0042_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Ignac/AppData/Local/Temp/alt9952_296349625571909772.dir/0042_cpu_gen//cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.08.17 00:38:05 (*) Starting Nios II generation
Info: cpu: # 2024.08.17 00:38:05 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.17 00:38:06 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.17 00:38:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.17 00:38:06 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.17 00:38:06 (*)   Plaintext license not found.
Info: cpu: # 2024.08.17 00:38:06 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.17 00:38:06 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.17 00:38:06 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.17 00:38:07 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.17 00:38:07 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.17 00:38:08 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Ignac/Documentos/Git/os-hw1/NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: cpu: Done "cpu" with 33 modules, 46 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
