Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f8515dd27fa84ae3b3c6108771441f44 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_div_n32p_behav xil_defaultlib.tb_div_n32p xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_n32p(p=42950)
Compiling module xil_defaultlib.tb_div_n32p
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_div_n32p_behav
