Fitter report for ExampleTopLevel
Sun Aug 20 16:25:43 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sun Aug 20 16:25:42 2023       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; ExampleTopLevel                             ;
; Top-level Entity Name           ; ExampleTopLevel                             ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,099 / 32,070 ( 3 % )                      ;
; Total registers                 ; 1787                                        ;
; Total pins                      ; 174 / 457 ( 38 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 660,480 / 4,065,280 ( 16 % )                ;
; Total RAM Blocks                ; 82 / 397 ( 21 % )                           ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                        ; 4                                     ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.7%      ;
;     Processor 3            ;   5.2%      ;
;     Processor 4            ;   5.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                          ; Action     ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                              ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                        ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                                                                                                                                                                    ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; TS_CLOCK_IN~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                      ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; clock~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                            ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; BUTTON_REL_DET:DET_IN|RELEASE[1]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; BUTTON_REL_DET:DET_IN|RELEASE[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:baremetal_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:baremetal_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][121]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][121]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                                ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                       ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                               ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                           ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                         ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                   ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:baremetal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:baremetal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:baremetal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:baremetal_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:handshake_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:handshake_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:handshake_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:handshake_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_avmm_master_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_avmm_master_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_avmm_master_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_avmm_master_slave_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_avmm_master_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_avmm_master_slave_agent_rsp_fifo|mem[0][114]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hpsinitreset_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hpsinitreset_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                             ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                                ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                                                ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                     ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                    ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                              ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                            ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                      ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hpsinitreset_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hpsinitreset_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                  ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                            ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                          ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_avmm_master_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_avmm_master_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:handshake_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:handshake_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_id_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_id_control_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_id_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_id_control_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0]                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|LT24Display:lt24_fpga|LT24DisplayInterface:LT24Interface|counter[11]                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|LT24Display:lt24_fpga|LT24DisplayInterface:LT24Interface|counter[11]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a6                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; TS_STATE_MACHINE:SM|RD_REQ_memToStb                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; TS_STATE_MACHINE:SM|RD_REQ_memToStb~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                     ;
+-----------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------+-------------------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                                             ; Ignored Value ; Ignored Source                      ;
+-----------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------+-------------------------------------+
; I/O Standard                ; ExampleTopLevel                             ;              ; TS_DATA_IN                                                                                                             ; 3.3-V LVTTL   ; QSF Assignment                      ;
; I/O Standard                ; ExampleTopLevel                             ;              ; TS_DATA_OUT                                                                                                            ; 3.3-V LVTTL   ; QSF Assignment                      ;
; PLL Compensation Mode       ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment                      ;
; Global Signal               ; ExampleTopLevel                             ;              ; hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment                      ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_gpio_inst_GPIO48[0]                                                                               ; PIN_P14A0T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_gpio_inst_GPIO53[0]                                                                               ; PIN_P15B0T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_gpio_inst_GPIO54[0]                                                                               ; PIN_P15A1T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_gpio_inst_LOANIO49[0]                                                                             ; PIN_P14B0T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_gpio_inst_LOANIO50[0]                                                                             ; PIN_P14A1T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_i2c0_inst_SCL[0]                                                                                  ; PIN_P16A0T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_i2c0_inst_SDA[0]                                                                                  ; PIN_P15B1T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_sdio_inst_CLK[0]                                                                                  ; PIN_P27B0T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_sdio_inst_CMD[0]                                                                                  ; PIN_P25A0T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_sdio_inst_D0[0]                                                                                   ; PIN_P25A1T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_sdio_inst_D1[0]                                                                                   ; PIN_P25B1T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_sdio_inst_D2[0]                                                                                   ; PIN_P27A1T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; HPS_LOCATION                ; HPSWrapper_arm_hps                          ;              ; hps_io|border|hps_io_sdio_inst_D3[0]                                                                                   ; PIN_P27B1T    ; HPSWrapper/synthesis/HPSWrapper.qip ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                                              ; on            ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                                              ; on            ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                                              ; on            ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                                              ; on            ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                                              ; on            ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                                              ; on            ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                                              ; on            ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                                              ; on            ; Compiler or HDL Assignment          ;
+-----------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4509 ) ; 0.00 % ( 0 / 4509 )        ; 0.00 % ( 0 / 4509 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4509 ) ; 0.00 % ( 0 / 4509 )        ; 0.00 % ( 0 / 4509 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                          ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                                ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                     ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                         ;
; HPSWrapper_arm_hps_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border ;
; hard_block:auto_generated_inst          ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                          ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                              ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                          ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                     ; 0.00 % ( 0 / 3711 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; HPSWrapper_arm_hps_hps_io_border:border ; 0.00 % ( 0 / 783 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst          ; 0.00 % ( 0 / 15 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/output_files/ExampleTopLevel.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,099 / 32,070        ; 3 %   ;
; ALMs needed [=A-B+C]                                        ; 1,099                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,222 / 32,070        ; 4 %   ;
;         [a] ALMs used for LUT logic and registers           ; 556                   ;       ;
;         [b] ALMs used for LUT logic                         ; 493                   ;       ;
;         [c] ALMs used for registers                         ; 173                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 128 / 32,070          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 5 / 32,070            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 5                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 164 / 3,207           ; 5 %   ;
;     -- Logic LABs                                           ; 164                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,906                 ;       ;
;     -- 7 input functions                                    ; 14                    ;       ;
;     -- 6 input functions                                    ; 273                   ;       ;
;     -- 5 input functions                                    ; 319                   ;       ;
;     -- 4 input functions                                    ; 515                   ;       ;
;     -- <=3 input functions                                  ; 785                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 139                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,561                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,456 / 64,140        ; 2 %   ;
;         -- Secondary logic registers                        ; 105 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,483                 ;       ;
;         -- Routing optimization registers                   ; 78                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 174 / 457             ; 38 %  ;
;     -- Clock pins                                           ; 5 / 8                 ; 63 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 1 / 1 ( 100 % )       ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 82 / 397              ; 21 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 660,480 / 4,065,280   ; 16 %  ;
; Total block memory implementation bits                      ; 839,680 / 4,065,280   ; 21 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 1.4% / 1.4% / 1.5%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 12.7% / 13.0% / 15.0% ;       ;
; Maximum fan-out                                             ; 851                   ;       ;
; Highest non-global fan-out                                  ; 507                   ;       ;
; Total fan-out                                               ; 16740                 ;       ;
; Average fan-out                                             ; 3.55                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                    ;
+-------------------------------------------------------------+-----------------------+-----------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; HPSWrapper_arm_hps_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1099 / 32070 ( 3 % )  ; 0 / 32070 ( 0 % )                       ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1099                  ; 0                                       ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1222 / 32070 ( 4 % )  ; 0 / 32070 ( 0 % )                       ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 556                   ; 0                                       ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 493                   ; 0                                       ; 0                              ;
;         [c] ALMs used for registers                         ; 173                   ; 0                                       ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                       ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 128 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                       ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 5 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )                       ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                       ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                                       ; 0                              ;
;         [c] Due to LAB input limits                         ; 5                     ; 0                                       ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                     ; Low                            ;
;                                                             ;                       ;                                         ;                                ;
; Total LABs:  partially or completely used                   ; 164 / 3207 ( 5 % )    ; 0 / 3207 ( 0 % )                        ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 164                   ; 0                                       ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Combinational ALUT usage for logic                          ; 1906                  ; 0                                       ; 0                              ;
;     -- 7 input functions                                    ; 14                    ; 0                                       ; 0                              ;
;     -- 6 input functions                                    ; 273                   ; 0                                       ; 0                              ;
;     -- 5 input functions                                    ; 319                   ; 0                                       ; 0                              ;
;     -- 4 input functions                                    ; 515                   ; 0                                       ; 0                              ;
;     -- <=3 input functions                                  ; 785                   ; 0                                       ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 139                   ; 0                                       ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                       ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                       ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                       ; 0                              ;
;     -- By type:                                             ;                       ;                                         ;                                ;
;         -- Primary logic registers                          ; 1456 / 64140 ( 2 % )  ; 0 / 64140 ( 0 % )                       ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 105 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                       ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                         ;                                ;
;         -- Design implementation registers                  ; 1483                  ; 0                                       ; 0                              ;
;         -- Routing optimization registers                   ; 78                    ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
;                                                             ;                       ;                                         ;                                ;
; Virtual pins                                                ; 0                     ; 0                                       ; 0                              ;
; I/O pins                                                    ; 115                   ; 58                                      ; 1                              ;
; I/O registers                                               ; 50                    ; 176                                     ; 0                              ;
; Total block memory bits                                     ; 660480                ; 0                                       ; 0                              ;
; Total block memory implementation bits                      ; 839680                ; 0                                       ; 0                              ;
; M10K block                                                  ; 82 / 397 ( 20 % )     ; 0 / 397 ( 0 % )                         ; 0 / 397 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                         ; 3 / 116 ( 2 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                     ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                        ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                        ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                          ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                         ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                         ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                      ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                       ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                         ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                         ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                         ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                       ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                        ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                         ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS loan I/O interface                                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                        ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                         ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                         ;                                ;
; Connections                                                 ;                       ;                                         ;                                ;
;     -- Input Connections                                    ; 2484                  ; 187                                     ; 263                            ;
;     -- Registered Input Connections                         ; 1522                  ; 0                                       ; 0                              ;
;     -- Output Connections                                   ; 197                   ; 145                                     ; 2592                           ;
;     -- Registered Output Connections                        ; 74                    ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Internal Connections                                        ;                       ;                                         ;                                ;
;     -- Total Connections                                    ; 16404                 ; 5321                                    ; 2865                           ;
;     -- Registered Connections                               ; 9077                  ; 100                                     ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; External Connections                                        ;                       ;                                         ;                                ;
;     -- Top                                                  ; 0                     ; 27                                      ; 2654                           ;
;     -- HPSWrapper_arm_hps_hps_io_border:border              ; 27                    ; 104                                     ; 201                            ;
;     -- hard_block:auto_generated_inst                       ; 2654                  ; 201                                     ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Partition Interface                                         ;                       ;                                         ;                                ;
;     -- Input Ports                                          ; 27                    ; 135                                     ; 264                            ;
;     -- Output Ports                                         ; 95                    ; 99                                      ; 393                            ;
;     -- Bidir Ports                                          ; 52                    ; 52                                      ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Registered Ports                                            ;                       ;                                         ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                       ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Port Connectivity                                           ;                       ;                                         ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                       ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                       ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                       ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                       ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                       ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                       ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                       ; 8                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                       ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; PASS_IN          ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; PLAY_IN          ; W15   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; RECORD_IN        ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; RESET_IN         ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 20                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SWITCH[0]        ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SWITCH[1]        ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SWITCH[2]        ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SWITCH[3]        ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SWITCH[4]        ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SWITCH[5]        ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SWITCH[6]        ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SWITCH[7]        ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SWITCH[8]        ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SWITCH[9]        ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; TS_CLOCK_IN      ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 124                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TS_DATA_IN[0]    ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TS_DATA_IN[1]    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TS_DATA_IN[2]    ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TS_DATA_IN[3]    ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TS_DATA_IN[4]    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TS_DATA_IN[5]    ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TS_DATA_IN[6]    ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TS_DATA_IN[7]    ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TS_SYNC_IN       ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TS_VALID_IN      ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; clock            ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 851                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; memory_oct_rzqin ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                              ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX_0[0]                    ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_0[1]                    ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_0[2]                    ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_0[3]                    ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_0[4]                    ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_0[5]                    ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_0[6]                    ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_1[0]                    ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_1[1]                    ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_1[2]                    ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_1[3]                    ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_1[4]                    ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_1[5]                    ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_1[6]                    ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_2[0]                    ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_2[1]                    ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_2[2]                    ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_2[3]                    ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_2[4]                    ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_2[5]                    ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_2[6]                    ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_3[0]                    ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_3[1]                    ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_3[2]                    ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_3[3]                    ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_3[4]                    ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_3[5]                    ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_3[6]                    ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_4[0]                    ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_4[1]                    ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_4[2]                    ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_4[3]                    ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_4[4]                    ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_4[5]                    ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_4[6]                    ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_5[0]                    ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_5[1]                    ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_5[2]                    ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_5[3]                    ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_5[4]                    ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_5[5]                    ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX_5[6]                    ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]                      ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]                      ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]                      ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]                      ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]                      ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]                      ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]                      ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]                      ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[8]                      ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[9]                      ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TS_CLOCK_OUT                ; Y17   ; 4A       ; 68           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TS_DATA_OUT[0]              ; AD20  ; 4A       ; 82           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TS_DATA_OUT[1]              ; AK21  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TS_DATA_OUT[2]              ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TS_DATA_OUT[3]              ; AC20  ; 4A       ; 76           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TS_DATA_OUT[4]              ; AA19  ; 4A       ; 72           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TS_DATA_OUT[5]              ; AG17  ; 4A       ; 50           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TS_DATA_OUT[6]              ; AE16  ; 4A       ; 52           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TS_DATA_OUT[7]              ; AH17  ; 4A       ; 56           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TS_SYNC_OUT                 ; AK18  ; 4A       ; 58           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TS_VALID_OUT                ; Y18   ; 4A       ; 72           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_sdio_inst_CLK ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[0]             ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[10]            ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[11]            ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[12]            ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[13]            ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[14]            ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[1]             ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[2]             ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[3]             ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[4]             ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[5]             ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[6]             ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[7]             ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[8]             ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[9]             ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[0]            ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[1]            ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[2]            ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cas_n            ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck               ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck_n             ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cke              ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cs_n             ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[0]            ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[1]            ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[2]            ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[3]            ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_odt              ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ras_n            ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_reset_n          ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_we_n             ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                                                              ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hps_io_hps_io_gpio_inst_GPIO48   ; B26   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; hps_io_hps_io_gpio_inst_GPIO53   ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; hps_io_hps_io_gpio_inst_GPIO54   ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; hps_io_hps_io_gpio_inst_LOANIO49 ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; hps_io_hps_io_gpio_inst_LOANIO50 ; C25   ; 7A       ; 79           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; hps_io_hps_io_i2c0_inst_SCL      ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                        ;
; hps_io_hps_io_i2c0_inst_SDA      ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[10]                                                                                                                                                                                                                                        ;
; hps_io_hps_io_sdio_inst_CMD      ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; hps_io_hps_io_sdio_inst_D0       ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; hps_io_hps_io_sdio_inst_D1       ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; hps_io_hps_io_sdio_inst_D2       ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; hps_io_hps_io_sdio_inst_D3       ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; memory_mem_dq[0]                 ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[10]                ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[11]                ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[12]                ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[13]                ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[14]                ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[15]                ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[16]                ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[17]                ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[18]                ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[19]                ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[1]                 ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[20]                ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[21]                ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[22]                ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[23]                ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[24]                ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[25]                ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[26]                ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[27]                ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[28]                ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[29]                ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[2]                 ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[30]                ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[31]                ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[3]                 ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]                 ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]                 ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]                 ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]                 ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[8]                 ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[9]                 ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dqs[0]                ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[1]                ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[2]                ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[3]                ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n[0]              ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[1]              ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[2]              ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[3]              ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
+----------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 4 / 48 ( 8 % )    ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 30 / 80 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 13 / 16 ( 81 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 7 / 19 ( 37 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 6 / 12 ( 50 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                      ;
+----------+------------+----------------+----------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                   ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+----------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; hps_io_hps_io_sdio_inst_CLK      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; hps_io_hps_io_gpio_inst_GPIO53   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                         ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESET_IN                         ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; PASS_IN                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; clock                            ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; TS_DATA_IN[4]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; TS_DATA_OUT[4]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                           ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX_4[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX_5[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX_5[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX_5[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                        ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                     ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                             ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                           ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SWITCH[0]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                        ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                        ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; HEX_3[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX_2[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX_3[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX_5[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX_5[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX_3[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                             ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                 ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SWITCH[7]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SWITCH[1]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                        ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                        ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                        ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; TS_CLOCK_IN                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                        ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; TS_DATA_OUT[3]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                        ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX_3[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX_3[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX_2[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX_2[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX_2[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                        ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; SWITCH[8]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SWITCH[4]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SWITCH[5]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                        ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; TS_VALID_IN                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; TS_DATA_IN[0]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; TS_DATA_OUT[0]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; HEX_3[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX_3[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX_1[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX_2[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX_2[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                 ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                 ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SWITCH[6]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SWITCH[9]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; TS_DATA_OUT[6]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; TS_DATA_IN[3]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                        ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX_0[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX_0[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX_0[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX_2[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SWITCH[2]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SWITCH[3]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; TS_DATA_IN[5]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX_0[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX_1[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX_1[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; TS_DATA_IN[6]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; TS_DATA_OUT[5]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; HEX_0[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX_0[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX_1[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; TS_DATA_OUT[7]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; TS_DATA_IN[7]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; TS_DATA_IN[2]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; TS_DATA_IN[1]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; HEX_0[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX_1[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX_1[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                        ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; TS_DATA_OUT[2]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX_1[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; TS_SYNC_IN                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                        ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; TS_SYNC_OUT                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                          ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; TS_DATA_OUT[1]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                        ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; hps_io_hps_io_sdio_inst_D3       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; hps_io_hps_io_gpio_inst_LOANIO49 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; hps_io_hps_io_gpio_inst_GPIO48   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                         ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                         ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; memory_mem_a[12]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; hps_io_hps_io_sdio_inst_D1       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; hps_io_hps_io_i2c0_inst_SDA      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A             ; hps_io_hps_io_gpio_inst_LOANIO50 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; memory_mem_we_n                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; memory_mem_a[13]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; memory_mem_a[11]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; hps_io_hps_io_sdio_inst_D2       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; memory_oct_rzqin                 ; input  ; SSTL-15 Class I                 ;                     ; --           ; Y               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; memory_mem_a[10]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; memory_mem_ras_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; hps_io_hps_io_i2c0_inst_SCL      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; memory_mem_cas_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; memory_mem_a[7]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; memory_mem_ba[0]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E30      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                         ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; hps_io_hps_io_sdio_inst_CMD      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; memory_mem_a[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F27      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; memory_mem_a[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; memory_mem_a[6]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; memory_mem_a[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;                ; GND                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; hps_io_hps_io_sdio_inst_D0       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; hps_io_hps_io_gpio_inst_GPIO54   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; memory_mem_a[9]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                    ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; memory_mem_dq[3]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; memory_mem_a[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                           ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                         ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; memory_mem_cs_n                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; memory_mem_a[14]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; memory_mem_a[8]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; memory_mem_odt                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; memory_mem_dq[2]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                         ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                           ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                    ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; memory_mem_ba[2]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; memory_mem_ba[1]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; memory_mem_a[4]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; memory_mem_a[5]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J28      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; memory_mem_dq[7]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; memory_mem_dq[6]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; memory_mem_dq[1]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; memory_mem_dq[0]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; memory_mem_dq[8]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; memory_mem_dq[11]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; memory_mem_dm[0]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; memory_mem_dq[10]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; memory_mem_ck_n                  ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; memory_mem_dq[5]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; memory_mem_dq[4]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; memory_mem_dq[9]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; memory_mem_dq[14]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; memory_mem_cke                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; memory_mem_dqs_n[0]              ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M20      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                    ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; memory_mem_ck                    ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; memory_mem_dq[12]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; memory_mem_dq[13]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; memory_mem_dm[1]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M29      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; memory_mem_dq[15]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; memory_mem_dqs[0]                ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N19      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                    ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; memory_mem_dqs_n[1]              ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; memory_mem_dqs[1]                ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; memory_mem_dq[22]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; memory_mem_dq[19]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; memory_mem_dq[18]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                    ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; memory_mem_dq[24]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; memory_mem_dq[25]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; memory_mem_dq[20]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; memory_mem_dq[21]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; memory_mem_reset_n               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; memory_mem_dqs_n[2]              ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; memory_mem_dqs[2]                ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                    ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; memory_mem_dqs_n[3]              ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; memory_mem_dqs[3]                ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                    ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; memory_mem_dq[29]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; memory_mem_dq[28]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; memory_mem_dm[2]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; memory_mem_dq[23]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R30      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; memory_mem_dq[17]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T27      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; memory_mem_dq[27]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; memory_mem_dq[26]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                            ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                             ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                          ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; memory_mem_dq[16]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                    ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                             ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LED[0]                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LED[2]                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LED[3]                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX_4[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX_5[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; memory_mem_dq[30]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; PLAY_IN                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LED[1]                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LED[4]                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LED[5]                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LED[7]                           ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LED[8]                           ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX_4[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX_4[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX_4[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; memory_mem_dq[31]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; memory_mem_dm[3]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                              ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RECORD_IN                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; TS_CLOCK_OUT                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; TS_VALID_OUT                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LED[6]                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LED[9]                           ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX_4[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX_4[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; HEX_5[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                              ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+----------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                       ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+-------------------------------------------------------------------------+
; I/O Assignment Warnings                                                 ;
+----------------------------------+--------------------------------------+
; Pin Name                         ; Reason                               ;
+----------------------------------+--------------------------------------+
; hps_io_hps_io_sdio_inst_CLK      ; Missing drive strength and slew rate ;
; memory_mem_a[0]                  ; Missing slew rate                    ;
; memory_mem_a[1]                  ; Missing slew rate                    ;
; memory_mem_a[2]                  ; Missing slew rate                    ;
; memory_mem_a[3]                  ; Missing slew rate                    ;
; memory_mem_a[4]                  ; Missing slew rate                    ;
; memory_mem_a[5]                  ; Missing slew rate                    ;
; memory_mem_a[6]                  ; Missing slew rate                    ;
; memory_mem_a[7]                  ; Missing slew rate                    ;
; memory_mem_a[8]                  ; Missing slew rate                    ;
; memory_mem_a[9]                  ; Missing slew rate                    ;
; memory_mem_a[10]                 ; Missing slew rate                    ;
; memory_mem_a[11]                 ; Missing slew rate                    ;
; memory_mem_a[12]                 ; Missing slew rate                    ;
; memory_mem_a[13]                 ; Missing slew rate                    ;
; memory_mem_a[14]                 ; Missing slew rate                    ;
; memory_mem_ba[0]                 ; Missing slew rate                    ;
; memory_mem_ba[1]                 ; Missing slew rate                    ;
; memory_mem_ba[2]                 ; Missing slew rate                    ;
; memory_mem_cke                   ; Missing slew rate                    ;
; memory_mem_cs_n                  ; Missing slew rate                    ;
; memory_mem_ras_n                 ; Missing slew rate                    ;
; memory_mem_cas_n                 ; Missing slew rate                    ;
; memory_mem_we_n                  ; Missing slew rate                    ;
; memory_mem_reset_n               ; Missing slew rate                    ;
; memory_mem_odt                   ; Missing slew rate                    ;
; LED[0]                           ; Missing drive strength and slew rate ;
; LED[1]                           ; Missing drive strength and slew rate ;
; LED[2]                           ; Missing drive strength and slew rate ;
; LED[3]                           ; Missing drive strength and slew rate ;
; LED[4]                           ; Missing drive strength and slew rate ;
; LED[5]                           ; Missing drive strength and slew rate ;
; LED[6]                           ; Missing drive strength and slew rate ;
; LED[7]                           ; Missing drive strength and slew rate ;
; LED[8]                           ; Missing drive strength and slew rate ;
; LED[9]                           ; Missing drive strength and slew rate ;
; TS_CLOCK_OUT                     ; Missing drive strength and slew rate ;
; TS_VALID_OUT                     ; Missing drive strength and slew rate ;
; TS_SYNC_OUT                      ; Missing drive strength and slew rate ;
; TS_DATA_OUT[0]                   ; Missing drive strength and slew rate ;
; TS_DATA_OUT[1]                   ; Missing drive strength and slew rate ;
; TS_DATA_OUT[2]                   ; Missing drive strength and slew rate ;
; TS_DATA_OUT[3]                   ; Missing drive strength and slew rate ;
; TS_DATA_OUT[4]                   ; Missing drive strength and slew rate ;
; TS_DATA_OUT[5]                   ; Missing drive strength and slew rate ;
; TS_DATA_OUT[6]                   ; Missing drive strength and slew rate ;
; TS_DATA_OUT[7]                   ; Missing drive strength and slew rate ;
; HEX_0[0]                         ; Missing drive strength and slew rate ;
; HEX_0[1]                         ; Missing drive strength and slew rate ;
; HEX_0[2]                         ; Missing drive strength and slew rate ;
; HEX_0[3]                         ; Missing drive strength and slew rate ;
; HEX_0[4]                         ; Missing drive strength and slew rate ;
; HEX_0[5]                         ; Missing drive strength and slew rate ;
; HEX_0[6]                         ; Missing drive strength and slew rate ;
; HEX_1[0]                         ; Missing drive strength and slew rate ;
; HEX_1[1]                         ; Missing drive strength and slew rate ;
; HEX_1[2]                         ; Missing drive strength and slew rate ;
; HEX_1[3]                         ; Missing drive strength and slew rate ;
; HEX_1[4]                         ; Missing drive strength and slew rate ;
; HEX_1[5]                         ; Missing drive strength and slew rate ;
; HEX_1[6]                         ; Missing drive strength and slew rate ;
; HEX_2[0]                         ; Missing drive strength and slew rate ;
; HEX_2[1]                         ; Missing drive strength and slew rate ;
; HEX_2[2]                         ; Missing drive strength and slew rate ;
; HEX_2[3]                         ; Missing drive strength and slew rate ;
; HEX_2[4]                         ; Missing drive strength and slew rate ;
; HEX_2[5]                         ; Missing drive strength and slew rate ;
; HEX_2[6]                         ; Missing drive strength and slew rate ;
; HEX_3[0]                         ; Missing drive strength and slew rate ;
; HEX_3[1]                         ; Missing drive strength and slew rate ;
; HEX_3[2]                         ; Missing drive strength and slew rate ;
; HEX_3[3]                         ; Missing drive strength and slew rate ;
; HEX_3[4]                         ; Missing drive strength and slew rate ;
; HEX_3[5]                         ; Missing drive strength and slew rate ;
; HEX_3[6]                         ; Missing drive strength and slew rate ;
; HEX_4[0]                         ; Missing drive strength and slew rate ;
; HEX_4[1]                         ; Missing drive strength and slew rate ;
; HEX_4[2]                         ; Missing drive strength and slew rate ;
; HEX_4[3]                         ; Missing drive strength and slew rate ;
; HEX_4[4]                         ; Missing drive strength and slew rate ;
; HEX_4[5]                         ; Missing drive strength and slew rate ;
; HEX_4[6]                         ; Missing drive strength and slew rate ;
; HEX_5[0]                         ; Missing drive strength and slew rate ;
; HEX_5[1]                         ; Missing drive strength and slew rate ;
; HEX_5[2]                         ; Missing drive strength and slew rate ;
; HEX_5[3]                         ; Missing drive strength and slew rate ;
; HEX_5[4]                         ; Missing drive strength and slew rate ;
; HEX_5[5]                         ; Missing drive strength and slew rate ;
; HEX_5[6]                         ; Missing drive strength and slew rate ;
; hps_io_hps_io_sdio_inst_CMD      ; Missing drive strength and slew rate ;
; hps_io_hps_io_sdio_inst_D0       ; Missing drive strength and slew rate ;
; hps_io_hps_io_sdio_inst_D1       ; Missing drive strength and slew rate ;
; hps_io_hps_io_sdio_inst_D2       ; Missing drive strength and slew rate ;
; hps_io_hps_io_sdio_inst_D3       ; Missing drive strength and slew rate ;
; hps_io_hps_io_i2c0_inst_SDA      ; Missing drive strength and slew rate ;
; hps_io_hps_io_i2c0_inst_SCL      ; Missing drive strength and slew rate ;
; hps_io_hps_io_gpio_inst_GPIO48   ; Missing drive strength and slew rate ;
; hps_io_hps_io_gpio_inst_GPIO53   ; Missing drive strength and slew rate ;
; hps_io_hps_io_gpio_inst_GPIO54   ; Missing drive strength and slew rate ;
; hps_io_hps_io_gpio_inst_LOANIO49 ; Missing drive strength and slew rate ;
; hps_io_hps_io_gpio_inst_LOANIO50 ; Missing drive strength and slew rate ;
+----------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                       ; Library Name ;
+--------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |ExampleTopLevel                                                                                 ; 1099.0 (3.0)         ; 1221.0 (3.0)                     ; 127.0 (0.0)                                       ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 1906 (6)            ; 1561 (0)                  ; 226 (226)     ; 660480            ; 82    ; 0          ; 174  ; 0            ; |ExampleTopLevel                                                                                                                                                                                                                                                                                                                                                                                                  ; ExampleTopLevel                                   ; work         ;
;    |BUTTON_REL_DET:DET_IN|                                                                       ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|BUTTON_REL_DET:DET_IN                                                                                                                                                                                                                                                                                                                                                                            ; BUTTON_REL_DET                                    ; work         ;
;    |HPSWrapperTop:hps_system|                                                                    ; 961.5 (0.0)          ; 1023.0 (0.0)                     ; 66.5 (0.0)                                        ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 1698 (0)            ; 1217 (0)                  ; 0 (0)         ; 655360            ; 80    ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system                                                                                                                                                                                                                                                                                                                                                                         ; HPSWrapperTop                                     ; work         ;
;       |HPSWrapper:hps_qsys_system|                                                               ; 961.5 (0.0)          ; 1023.0 (0.0)                     ; 66.5 (0.0)                                        ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 1698 (0)            ; 1217 (0)                  ; 0 (0)         ; 655360            ; 80    ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system                                                                                                                                                                                                                                                                                                                                              ; HPSWrapper                                        ; HPSWrapper   ;
;          |HPSWrapper_arm_hps:arm_hps|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps                                                                                                                                                                                                                                                                                                                   ; HPSWrapper_arm_hps                                ; HPSWrapper   ;
;             |HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                ; HPSWrapper_arm_hps_fpga_interfaces                ; HPSWrapper   ;
;             |HPSWrapper_arm_hps_hps_io:hps_io|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                  ; HPSWrapper_arm_hps_hps_io                         ; HPSWrapper   ;
;                |HPSWrapper_arm_hps_hps_io_border:border|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border                                                                                                                                                                                                                                          ; HPSWrapper_arm_hps_hps_io_border                  ; HPSWrapper   ;
;                   |hps_sdram:hps_sdram_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; HPSWrapper   ;
;                      |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; HPSWrapper   ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; HPSWrapper   ;
;                      |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; HPSWrapper   ;
;                      |hps_sdram_p0:p0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; HPSWrapper   ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; HPSWrapper   ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; HPSWrapper   ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; HPSWrapper   ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; HPSWrapper   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; HPSWrapper   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; HPSWrapper   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; HPSWrapper   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; HPSWrapper   ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; HPSWrapper   ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; HPSWrapper   ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; HPSWrapper   ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; HPSWrapper   ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; HPSWrapper   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; HPSWrapper   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; HPSWrapper   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; HPSWrapper   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; HPSWrapper   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; HPSWrapper   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; HPSWrapper   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; HPSWrapper   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; HPSWrapper   ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; HPSWrapper   ;
;                      |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; HPSWrapper   ;
;          |HPSWrapper_baremetal:baremetal|                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_baremetal:baremetal                                                                                                                                                                                                                                                                                                               ; HPSWrapper_baremetal                              ; HPSWrapper   ;
;             |altsyncram:the_altsyncram|                                                          ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_baremetal:baremetal|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                |altsyncram_igm1:auto_generated|                                                  ; 1.5 (0.3)            ; 1.5 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (1)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_baremetal:baremetal|altsyncram:the_altsyncram|altsyncram_igm1:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_igm1                                   ; work         ;
;                   |decode_5la:decode3|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_baremetal:baremetal|altsyncram:the_altsyncram|altsyncram_igm1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                                   ; decode_5la                                        ; work         ;
;          |HPSWrapper_handshake:handshake|                                                        ; 11.4 (11.4)          ; 15.3 (15.3)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_handshake:handshake                                                                                                                                                                                                                                                                                                               ; HPSWrapper_handshake                              ; HPSWrapper   ;
;          |HPSWrapper_mm_interconnect_0:mm_interconnect_0|                                        ; 506.0 (0.0)          ; 513.5 (0.0)                      ; 12.5 (0.0)                                        ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 899 (0)             ; 560 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; HPSWrapper_mm_interconnect_0                      ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_0_cmd_demux:cmd_demux|                                   ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                              ; HPSWrapper_mm_interconnect_0_cmd_demux            ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_0_cmd_demux:cmd_demux_001|                               ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                          ; HPSWrapper_mm_interconnect_0_cmd_demux            ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 22.0 (19.5)          ; 22.1 (19.6)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (65)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                  ; HPSWrapper_mm_interconnect_0_cmd_mux              ; HPSWrapper   ;
;                |altera_merlin_arbitrator:arb|                                                    ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux_001|                                   ; 21.9 (19.0)          ; 22.0 (19.0)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (65)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                              ; HPSWrapper_mm_interconnect_0_cmd_mux              ; HPSWrapper   ;
;                |altera_merlin_arbitrator:arb|                                                    ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                          ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_0_router:router|                                         ; 8.8 (8.8)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_router:router                                                                                                                                                                                                                                                    ; HPSWrapper_mm_interconnect_0_router               ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_0_router:router_001|                                     ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                ; HPSWrapper_mm_interconnect_0_router               ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                              ; HPSWrapper_mm_interconnect_0_rsp_demux            ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_0_rsp_demux:rsp_demux_001|                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                          ; HPSWrapper_mm_interconnect_0_rsp_demux            ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_0_rsp_mux:rsp_mux|                                       ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                  ; HPSWrapper_mm_interconnect_0_rsp_mux              ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_0_rsp_mux:rsp_mux_001|                                   ; 35.8 (35.8)          ; 35.0 (35.0)                      ; 0.0 (0.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 111 (111)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                              ; HPSWrapper_mm_interconnect_0_rsp_mux              ; HPSWrapper   ;
;             |altera_avalon_sc_fifo:baremetal_s1_agent_rdata_fifo|                                ; 26.3 (26.3)          ; 26.5 (26.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:baremetal_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; HPSWrapper   ;
;             |altera_avalon_sc_fifo:baremetal_s1_agent_rsp_fifo|                                  ; 20.2 (20.2)          ; 19.8 (19.8)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 27 (27)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:baremetal_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; HPSWrapper   ;
;             |altera_avalon_sc_fifo:ocram_s1_agent_rdata_fifo|                                    ; 26.0 (26.0)          ; 28.2 (28.2)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rdata_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; HPSWrapper   ;
;             |altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|                                      ; 19.6 (19.6)          ; 20.2 (20.2)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; HPSWrapper   ;
;             |altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|                           ; 84.2 (33.2)          ; 84.7 (33.2)                      ; 2.2 (0.0)                                         ; 1.8 (0.1)                        ; 0.0 (0.0)            ; 139 (61)            ; 44 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent                                                                                                                                                                                                                                      ; altera_merlin_axi_master_ni                       ; HPSWrapper   ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 50.4 (50.4)          ; 51.5 (51.5)                      ; 2.8 (2.8)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 78 (78)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                ; altera_merlin_address_alignment                   ; HPSWrapper   ;
;             |altera_merlin_burst_adapter:baremetal_s1_burst_adapter|                             ; 93.5 (0.0)           ; 95.6 (0.0)                       ; 3.1 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 139 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                       ; HPSWrapper   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 93.5 (93.3)          ; 95.6 (95.3)                      ; 3.1 (3.1)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 139 (138)           ; 125 (125)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                        ; altera_merlin_burst_adapter_13_1                  ; HPSWrapper   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                  ; altera_merlin_address_alignment                   ; HPSWrapper   ;
;             |altera_merlin_burst_adapter:ocram_s1_burst_adapter|                                 ; 87.8 (0.0)           ; 92.1 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                       ; HPSWrapper   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 87.8 (87.6)          ; 92.1 (91.8)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (127)           ; 123 (123)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                  ; HPSWrapper   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                      ; altera_merlin_address_alignment                   ; HPSWrapper   ;
;             |altera_merlin_slave_agent:baremetal_s1_agent|                                       ; 13.0 (2.9)           ; 13.0 (3.0)                       ; 0.3 (0.2)                                         ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 24 (8)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:baremetal_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; HPSWrapper   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.1 (10.1)          ; 10.0 (10.0)                      ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:baremetal_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; HPSWrapper   ;
;             |altera_merlin_slave_agent:ocram_s1_agent|                                           ; 12.7 (3.0)           ; 12.8 (3.2)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (7)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; HPSWrapper   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; HPSWrapper   ;
;             |altera_merlin_slave_translator:baremetal_s1_translator|                             ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:baremetal_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; HPSWrapper   ;
;             |altera_merlin_slave_translator:ocram_s1_translator|                                 ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; HPSWrapper   ;
;             |altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_rd_limiter|                    ; 7.2 (7.2)            ; 7.5 (7.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_rd_limiter                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                     ; HPSWrapper   ;
;             |altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|                    ; 7.7 (7.7)            ; 8.0 (8.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                     ; HPSWrapper   ;
;          |HPSWrapper_mm_interconnect_1:mm_interconnect_1|                                        ; 410.4 (0.0)          ; 443.7 (0.0)                      ; 33.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 709 (0)             ; 531 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                               ; HPSWrapper_mm_interconnect_1                      ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_cmd_demux:cmd_demux|                                   ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                              ; HPSWrapper_mm_interconnect_1_cmd_demux            ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_cmd_demux:cmd_demux_001|                               ; 3.8 (3.8)            ; 4.7 (4.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                          ; HPSWrapper_mm_interconnect_1_cmd_demux            ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux|                                       ; 2.5 (2.5)            ; 2.9 (2.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                  ; HPSWrapper_mm_interconnect_1_cmd_mux              ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_001|                                   ; 21.4 (18.4)          ; 21.5 (18.7)                      ; 0.1 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (51)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                              ; HPSWrapper_mm_interconnect_1_cmd_mux              ; HPSWrapper   ;
;                |altera_merlin_arbitrator:arb|                                                    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                          ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_002|                                   ; 11.0 (6.7)           ; 11.0 (6.8)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (21)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                              ; HPSWrapper_mm_interconnect_1_cmd_mux              ; HPSWrapper   ;
;                |altera_merlin_arbitrator:arb|                                                    ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                          ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_003|                                   ; 3.7 (2.8)            ; 4.5 (3.2)                        ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                              ; HPSWrapper_mm_interconnect_1_cmd_mux              ; HPSWrapper   ;
;                |altera_merlin_arbitrator:arb|                                                    ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                          ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_router:router|                                         ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_router:router                                                                                                                                                                                                                                                    ; HPSWrapper_mm_interconnect_1_router               ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_router:router_001|                                     ; 2.9 (2.9)            ; 4.3 (4.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                                ; HPSWrapper_mm_interconnect_1_router               ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_rsp_demux:rsp_demux_001|                               ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                          ; HPSWrapper_mm_interconnect_1_rsp_demux            ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_rsp_demux:rsp_demux_002|                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                          ; HPSWrapper_mm_interconnect_1_rsp_demux            ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_rsp_demux:rsp_demux_003|                               ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                          ; HPSWrapper_mm_interconnect_1_rsp_demux            ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux|                                       ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                  ; HPSWrapper_mm_interconnect_1_rsp_mux              ; HPSWrapper   ;
;             |HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux_001|                                   ; 15.6 (15.6)          ; 16.1 (16.1)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                              ; HPSWrapper_mm_interconnect_1_rsp_mux              ; HPSWrapper   ;
;             |altera_avalon_sc_fifo:handshake_s1_agent_rdata_fifo|                                ; 15.7 (15.7)          ; 16.5 (16.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:handshake_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; HPSWrapper   ;
;             |altera_avalon_sc_fifo:handshake_s1_agent_rsp_fifo|                                  ; 21.2 (21.2)          ; 21.5 (21.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:handshake_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; HPSWrapper   ;
;             |altera_avalon_sc_fifo:hps_avmm_master_slave_agent_rdata_fifo|                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_avmm_master_slave_agent_rdata_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; HPSWrapper   ;
;             |altera_avalon_sc_fifo:hps_avmm_master_slave_agent_rsp_fifo|                         ; 19.4 (19.4)          ; 19.6 (19.6)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_avmm_master_slave_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; HPSWrapper   ;
;             |altera_avalon_sc_fifo:hpsinitreset_slave_agent_rdata_fifo|                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hpsinitreset_slave_agent_rdata_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; HPSWrapper   ;
;             |altera_avalon_sc_fifo:hpsinitreset_slave_agent_rsp_fifo|                            ; 10.5 (10.5)          ; 14.8 (14.8)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hpsinitreset_slave_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; HPSWrapper   ;
;             |altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|                     ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; HPSWrapper   ;
;             |altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|                       ; 16.8 (16.8)          ; 18.6 (18.6)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; HPSWrapper   ;
;             |altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent|                        ; 52.2 (22.2)          ; 52.5 (22.2)                      ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (43)            ; 24 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                   ; altera_merlin_axi_master_ni                       ; HPSWrapper   ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 30.0 (30.0)          ; 30.3 (30.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (57)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                             ; altera_merlin_address_alignment                   ; HPSWrapper   ;
;             |altera_merlin_burst_adapter:handshake_s1_burst_adapter|                             ; 48.7 (0.0)           ; 50.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                       ; HPSWrapper   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 48.7 (48.5)          ; 50.3 (50.1)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (66)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                        ; altera_merlin_burst_adapter_13_1                  ; HPSWrapper   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                  ; altera_merlin_address_alignment                   ; HPSWrapper   ;
;             |altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter|                    ; 28.2 (0.0)           ; 28.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                       ; HPSWrapper   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 28.2 (28.2)          ; 28.4 (28.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter_13_1                  ; HPSWrapper   ;
;             |altera_merlin_burst_adapter:hpsinitreset_slave_burst_adapter|                       ; 12.3 (0.0)           ; 21.3 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hpsinitreset_slave_burst_adapter                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; HPSWrapper   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 12.3 (12.3)          ; 21.3 (21.3)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hpsinitreset_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; HPSWrapper   ;
;             |altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|                  ; 31.8 (0.0)           ; 35.6 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                       ; HPSWrapper   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 31.8 (31.6)          ; 35.6 (35.3)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (46)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter_13_1                  ; HPSWrapper   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                       ; altera_merlin_address_alignment                   ; HPSWrapper   ;
;             |altera_merlin_slave_agent:handshake_s1_agent|                                       ; 13.4 (3.3)           ; 14.1 (3.9)                       ; 0.7 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (8)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:handshake_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; HPSWrapper   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.1 (10.1)          ; 10.2 (10.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:handshake_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; HPSWrapper   ;
;             |altera_merlin_slave_agent:hps_avmm_master_slave_agent|                              ; 11.8 (1.8)           ; 12.0 (2.2)                       ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (4)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_avmm_master_slave_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; HPSWrapper   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_avmm_master_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                  ; HPSWrapper   ;
;             |altera_merlin_slave_agent:hpsinitreset_slave_agent|                                 ; 1.7 (1.3)            ; 1.7 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hpsinitreset_slave_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; HPSWrapper   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hpsinitreset_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; HPSWrapper   ;
;             |altera_merlin_slave_agent:system_id_control_slave_agent|                            ; 12.0 (1.7)           ; 13.0 (2.0)                       ; 1.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_id_control_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; HPSWrapper   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 11.0 (11.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                  ; HPSWrapper   ;
;             |altera_merlin_slave_translator:handshake_s1_translator|                             ; 5.5 (5.5)            ; 9.2 (9.2)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:handshake_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; HPSWrapper   ;
;             |altera_merlin_slave_translator:hps_avmm_master_slave_translator|                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_avmm_master_slave_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; HPSWrapper   ;
;             |altera_merlin_slave_translator:hpsinitreset_slave_translator|                       ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hpsinitreset_slave_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; HPSWrapper   ;
;             |altera_merlin_slave_translator:system_id_control_slave_translator|                  ; 2.1 (2.1)            ; 2.4 (2.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_id_control_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; HPSWrapper   ;
;             |altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_rd_limiter|                 ; 7.1 (7.1)            ; 7.2 (7.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                     ; HPSWrapper   ;
;             |altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_wr_limiter|                 ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                     ; HPSWrapper   ;
;          |HPSWrapper_ocram:ocram|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_ocram:ocram                                                                                                                                                                                                                                                                                                                       ; HPSWrapper_ocram                                  ; HPSWrapper   ;
;             |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_ocram:ocram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;                |altsyncram_adm1:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_ocram:ocram|altsyncram:the_altsyncram|altsyncram_adm1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_adm1                                   ; work         ;
;          |LT24Display:lt24_fpga|                                                                 ; 23.5 (7.5)           ; 25.8 (8.7)                       ; 2.3 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (15)             ; 41 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|LT24Display:lt24_fpga                                                                                                                                                                                                                                                                                                                        ; LT24Display                                       ; HPSWrapper   ;
;             |LT24DisplayInterface:LT24Interface|                                                 ; 15.2 (15.2)          ; 15.5 (15.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|LT24Display:lt24_fpga|LT24DisplayInterface:LT24Interface                                                                                                                                                                                                                                                                                     ; LT24DisplayInterface                              ; HPSWrapper   ;
;             |ResetSynchroniser:resetGen|                                                         ; 0.8 (0.8)            ; 1.7 (1.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|LT24Display:lt24_fpga|ResetSynchroniser:resetGen                                                                                                                                                                                                                                                                                             ; ResetSynchroniser                                 ; HPSWrapper   ;
;          |altera_reset_controller:baremetal_reset|                                               ; 1.8 (1.3)            ; 7.9 (4.4)                        ; 6.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:baremetal_reset                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                           ; HPSWrapper   ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                     ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:baremetal_reset|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; HPSWrapper   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:baremetal_reset|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                         ; HPSWrapper   ;
;          |altera_reset_controller:reset50mhz|                                                    ; 0.5 (0.3)            ; 1.8 (0.3)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:reset50mhz                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; HPSWrapper   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:reset50mhz|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; HPSWrapper   ;
;          |altera_reset_controller:rst_controller|                                                ; 3.8 (3.9)            ; 7.6 (4.8)                        ; 3.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                           ; HPSWrapper   ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                     ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                         ; HPSWrapper   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                         ; HPSWrapper   ;
;          |altera_reset_controller:rst_controller_001|                                            ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                           ; HPSWrapper   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                         ; HPSWrapper   ;
;          |altera_reset_controller:rst_controller_002|                                            ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                           ; HPSWrapper   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                         ; HPSWrapper   ;
;          |avmm_reset_hw:hpsinitreset|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|avmm_reset_hw:hpsinitreset                                                                                                                                                                                                                                                                                                                   ; avmm_reset_hw                                     ; HPSWrapper   ;
;          |power_on_reset_hw:power_on_reset|                                                      ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|power_on_reset_hw:power_on_reset                                                                                                                                                                                                                                                                                                             ; power_on_reset_hw                                 ; HPSWrapper   ;
;    |NBitSynchroniser:SYS_SYNC_IP|                                                                ; 0.0 (0.0)            ; 2.5 (2.5)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|NBitSynchroniser:SYS_SYNC_IP                                                                                                                                                                                                                                                                                                                                                                     ; NBitSynchroniser                                  ; work         ;
;    |ResetSynchroniser_HW:SYS_SYNC_R|                                                             ; 3.2 (3.2)            ; 4.3 (4.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|ResetSynchroniser_HW:SYS_SYNC_R                                                                                                                                                                                                                                                                                                                                                                  ; ResetSynchroniser_HW                              ; work         ;
;    |ResetSynchroniser_HW:TS_SYNC_R|                                                              ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|ResetSynchroniser_HW:TS_SYNC_R                                                                                                                                                                                                                                                                                                                                                                   ; ResetSynchroniser_HW                              ; work         ;
;    |TS_STATE_MACHINE:SM|                                                                         ; 125.5 (61.2)         ; 181.7 (75.6)                     ; 56.2 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 182 (93)            ; 323 (110)                 ; 0 (0)         ; 5120              ; 2     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM                                                                                                                                                                                                                                                                                                                                                                              ; TS_STATE_MACHINE                                  ; work         ;
;       |BUFFER_COMB:TS_BUFFER_OP|                                                                 ; -0.2 (0.0)           ; 9.8 (0.0)                        ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP                                                                                                                                                                                                                                                                                                                                                     ; BUFFER_COMB                                       ; work         ;
;          |BUFFER_IP:B_IP|                                                                        ; -0.2 (-0.2)          ; 4.8 (4.8)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP|BUFFER_IP:B_IP                                                                                                                                                                                                                                                                                                                                      ; BUFFER_IP                                         ; work         ;
;          |BUFFER_OP:B_OP|                                                                        ; 0.0 (0.0)            ; 5.0 (5.0)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP|BUFFER_OP:B_OP                                                                                                                                                                                                                                                                                                                                      ; BUFFER_OP                                         ; work         ;
;       |BUFFER_IP:TS_BUFFER_IP|                                                                   ; 0.0 (0.0)            ; 4.5 (4.5)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP                                                                                                                                                                                                                                                                                                                                                       ; BUFFER_IP                                         ; work         ;
;       |FIFO_ASYNC:memToStb|                                                                      ; 31.9 (0.0)           ; 45.4 (0.0)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 91 (0)                    ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb                                                                                                                                                                                                                                                                                                                                                          ; FIFO_ASYNC                                        ; work         ;
;          |dcfifo:dcfifo_component|                                                               ; 31.9 (0.0)           ; 45.4 (0.0)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 91 (0)                    ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                  ; dcfifo                                            ; work         ;
;             |dcfifo_h6q1:auto_generated|                                                         ; 31.9 (3.0)           ; 45.4 (10.0)                      ; 13.5 (7.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (5)              ; 91 (27)                   ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated                                                                                                                                                                                                                                                                                                       ; dcfifo_h6q1                                       ; work         ;
;                |a_graycounter_bcc:wrptr_g1p|                                                     ; 9.6 (9.6)            ; 9.8 (9.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                                                                                           ; a_graycounter_bcc                                 ; work         ;
;                |a_graycounter_fu6:rdptr_g1p|                                                     ; 10.0 (10.0)          ; 10.1 (10.1)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                                                                                                                                                           ; a_graycounter_fu6                                 ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                                                      ; 2.8 (0.0)            ; 6.2 (0.0)                        ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                                                                                                            ; alt_synch_pipe_0ol                                ; work         ;
;                   |dffpipe_hd9:dffpipe12|                                                        ; 2.8 (2.8)            ; 6.2 (6.2)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12                                                                                                                                                                                                                                                      ; dffpipe_hd9                                       ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                                                      ; 3.0 (0.0)            ; 5.7 (0.0)                        ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                                                                                                            ; alt_synch_pipe_1ol                                ; work         ;
;                   |dffpipe_id9:dffpipe15|                                                        ; 3.0 (3.0)            ; 5.7 (5.7)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15                                                                                                                                                                                                                                                      ; dffpipe_id9                                       ; work         ;
;                |altsyncram_q5d1:fifo_ram|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram                                                                                                                                                                                                                                                                              ; altsyncram_q5d1                                   ; work         ;
;                |cmpr_1v5:rdempty_eq_comp|                                                        ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                                                                                              ; cmpr_1v5                                          ; work         ;
;                |cmpr_1v5:wrfull_eq_comp|                                                         ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                                                                                               ; cmpr_1v5                                          ; work         ;
;       |FIFO_ASYNC:stbToMem|                                                                      ; 32.5 (0.0)           ; 46.3 (0.0)                       ; 13.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 92 (0)                    ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem                                                                                                                                                                                                                                                                                                                                                          ; FIFO_ASYNC                                        ; work         ;
;          |dcfifo:dcfifo_component|                                                               ; 32.5 (0.0)           ; 46.3 (0.0)                       ; 13.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 92 (0)                    ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                  ; dcfifo                                            ; work         ;
;             |dcfifo_h6q1:auto_generated|                                                         ; 32.5 (3.9)           ; 46.3 (11.4)                      ; 13.8 (7.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (6)              ; 92 (27)                   ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated                                                                                                                                                                                                                                                                                                       ; dcfifo_h6q1                                       ; work         ;
;                |a_graycounter_bcc:wrptr_g1p|                                                     ; 8.8 (8.8)            ; 9.0 (9.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                                                                                           ; a_graycounter_bcc                                 ; work         ;
;                |a_graycounter_fu6:rdptr_g1p|                                                     ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                                                                                                                                                           ; a_graycounter_fu6                                 ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                                                      ; 2.3 (0.0)            ; 6.0 (0.0)                        ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                                                                                                            ; alt_synch_pipe_0ol                                ; work         ;
;                   |dffpipe_hd9:dffpipe12|                                                        ; 2.3 (2.3)            ; 6.0 (6.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12                                                                                                                                                                                                                                                      ; dffpipe_hd9                                       ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                                                      ; 3.6 (0.0)            ; 6.8 (0.0)                        ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                                                                                                            ; alt_synch_pipe_1ol                                ; work         ;
;                   |dffpipe_id9:dffpipe15|                                                        ; 3.6 (3.6)            ; 6.8 (6.8)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15                                                                                                                                                                                                                                                      ; dffpipe_id9                                       ; work         ;
;                |altsyncram_q5d1:fifo_ram|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram                                                                                                                                                                                                                                                                              ; altsyncram_q5d1                                   ; work         ;
;                |cmpr_1v5:rdempty_eq_comp|                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                                                                                              ; cmpr_1v5                                          ; work         ;
;                |cmpr_1v5:wrfull_eq_comp|                                                         ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ExampleTopLevel|TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                                                                                               ; cmpr_1v5                                          ; work         ;
+--------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                   ;
+----------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                             ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+----------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; hps_io_hps_io_sdio_inst_CLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_a[0]                  ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]                  ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]                  ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]                  ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]                  ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]                  ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]                  ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]                  ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]                  ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]                  ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]                 ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]                 ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]                 ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[13]                 ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[14]                 ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]                 ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]                 ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]                 ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck                    ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n                  ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke                   ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n                  ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n                 ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n                 ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n                  ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n               ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt                   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm[0]                 ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]                 ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[2]                 ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[3]                 ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; SWITCH[0]                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SWITCH[1]                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SWITCH[2]                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SWITCH[3]                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SWITCH[4]                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SWITCH[5]                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SWITCH[6]                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SWITCH[7]                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SWITCH[8]                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SWITCH[9]                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LED[0]                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[1]                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[4]                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[5]                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[6]                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[7]                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[8]                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[9]                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TS_CLOCK_OUT                     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TS_VALID_OUT                     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TS_SYNC_OUT                      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TS_DATA_OUT[0]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TS_DATA_OUT[1]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TS_DATA_OUT[2]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TS_DATA_OUT[3]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TS_DATA_OUT[4]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TS_DATA_OUT[5]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TS_DATA_OUT[6]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TS_DATA_OUT[7]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_0[0]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_0[1]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_0[2]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_0[3]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_0[4]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_0[5]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_0[6]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_1[0]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_1[1]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_1[2]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_1[3]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_1[4]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_1[5]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_1[6]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_2[0]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_2[1]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_2[2]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_2[3]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_2[4]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_2[5]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_2[6]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_3[0]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_3[1]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_3[2]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_3[3]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_3[4]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_3[5]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_3[6]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_4[0]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_4[1]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_4[2]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_4[3]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_4[4]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_4[5]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_4[6]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_5[0]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_5[1]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_5[2]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_5[3]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_5[4]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_5[5]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX_5[6]                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_sdio_inst_CMD      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_sdio_inst_D0       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_sdio_inst_D1       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_sdio_inst_D2       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_sdio_inst_D3       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_i2c0_inst_SDA      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_i2c0_inst_SCL      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_gpio_inst_GPIO48   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_gpio_inst_GPIO53   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_gpio_inst_GPIO54   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_gpio_inst_LOANIO49 ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_gpio_inst_LOANIO50 ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]                 ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]                 ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]                 ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]                 ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]                 ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]                 ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]                 ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]                 ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]                 ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]                 ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]                ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]                ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]                ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]                ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]                ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]                ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[16]                ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[17]                ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[18]                ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[19]                ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[20]                ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[21]                ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; memory_mem_dq[22]                ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[23]                ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[24]                ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[25]                ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[26]                ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[27]                ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[28]                ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[29]                ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[30]                ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[31]                ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]                ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]                ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[2]                ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[3]                ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0]              ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1]              ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[2]              ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[3]              ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; TS_CLOCK_IN                      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin                 ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; clock                            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; RESET_IN                         ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TS_DATA_IN[0]                    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TS_DATA_IN[1]                    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TS_DATA_IN[2]                    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TS_DATA_IN[3]                    ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TS_DATA_IN[4]                    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TS_DATA_IN[5]                    ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TS_DATA_IN[6]                    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TS_DATA_IN[7]                    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TS_SYNC_IN                       ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TS_VALID_IN                      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; PLAY_IN                          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; PASS_IN                          ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; RECORD_IN                        ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+----------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                                  ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SWITCH[0]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; SWITCH[1]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; SWITCH[2]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; SWITCH[3]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; SWITCH[4]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; SWITCH[5]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; SWITCH[6]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; SWITCH[7]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; SWITCH[8]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; SWITCH[9]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_io_hps_io_sdio_inst_CMD                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; hps_io_hps_io_sdio_inst_D0                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; hps_io_hps_io_sdio_inst_D1                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; hps_io_hps_io_sdio_inst_D2                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; hps_io_hps_io_sdio_inst_D3                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; hps_io_hps_io_i2c0_inst_SDA                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; hps_io_hps_io_i2c0_inst_SCL                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; hps_io_hps_io_gpio_inst_GPIO48                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; hps_io_hps_io_gpio_inst_GPIO53                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; hps_io_hps_io_gpio_inst_GPIO54                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; hps_io_hps_io_gpio_inst_LOANIO49                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_gpio_inst_LOANIO50                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TS_CLOCK_IN                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; clock                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; RESET_IN                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ResetSynchroniser_HW:TS_SYNC_R|resetSync[3]~_emulated                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:TS_SYNC_R|resetSync[3]~2                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:SYS_SYNC_R|resetSync[3]~_emulated                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:SYS_SYNC_R|resetSync[3]~2                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:TS_SYNC_R|resetSync[2]~_emulated                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:TS_SYNC_R|resetSync[2]~6                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:SYS_SYNC_R|resetSync[2]~_emulated                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:SYS_SYNC_R|resetSync[2]~6                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:TS_SYNC_R|resetSync[1]~_emulated                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:TS_SYNC_R|resetSync[0]                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:TS_SYNC_R|resetSync[1]~10                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:SYS_SYNC_R|resetSync[1]~_emulated                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:SYS_SYNC_R|resetSync[0]                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:SYS_SYNC_R|resetSync[1]~10                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:TS_SYNC_R|resetSync[3]~1                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:SYS_SYNC_R|resetSync[3]~1                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:TS_SYNC_R|resetSync[2]~5                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:SYS_SYNC_R|resetSync[2]~5                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:TS_SYNC_R|resetSync[1]~9                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ResetSynchroniser_HW:SYS_SYNC_R|resetSync[1]~9                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; TS_DATA_IN[0]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[0]                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; TS_DATA_IN[1]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[1]~feeder                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; TS_DATA_IN[2]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[2]~feeder                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; TS_DATA_IN[3]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[3]                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; TS_DATA_IN[4]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[4]                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; TS_DATA_IN[5]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[5]                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; TS_DATA_IN[6]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[6]                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; TS_DATA_IN[7]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[7]                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; TS_SYNC_IN                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[8]~feeder                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; TS_VALID_IN                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[9]~feeder                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; PLAY_IN                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - NBitSynchroniser:SYS_SYNC_IP|syncChain[0][0]                                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; PASS_IN                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - NBitSynchroniser:SYS_SYNC_IP|syncChain[0][2]~feeder                                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; RECORD_IN                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - NBitSynchroniser:SYS_SYNC_IP|syncChain[0][1]~feeder                                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                      ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACEHPS2FPGA_X52_Y47_N111            ; 45      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                       ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                            ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 10      ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                                                                                                                                                                        ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 677     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_baremetal:baremetal|altsyncram:the_altsyncram|altsyncram_igm1:auto_generated|decode_5la:decode3|eq_node[0]                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y48_N36                         ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_baremetal:baremetal|altsyncram:the_altsyncram|altsyncram_igm1:auto_generated|decode_5la:decode3|eq_node[1]                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y48_N51                         ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_handshake:handshake|always2~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y41_N48                          ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                    ; LABCELL_X46_Y48_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                        ; LABCELL_X46_Y48_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                        ; LABCELL_X40_Y48_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                            ; LABCELL_X40_Y48_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:baremetal_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                          ; LABCELL_X33_Y49_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:baremetal_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X35_Y48_N15                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:baremetal_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                               ; LABCELL_X35_Y47_N0                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X43_Y51_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                ; LABCELL_X42_Y51_N39                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y51_N45                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                              ; LABCELL_X40_Y48_N39                          ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                               ; MLABCELL_X39_Y48_N57                         ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                  ; LABCELL_X43_Y48_N54                          ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                   ; LABCELL_X43_Y48_N48                          ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:baremetal_s1_agent|m0_write~1                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y48_N48                         ; 64      ; Read enable                ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|m0_write~0                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y48_N51                          ; 16      ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                            ; LABCELL_X45_Y48_N30                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_rd_limiter|save_dest_id~0                                                                                                                                                                                                                                         ; LABCELL_X45_Y48_N0                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                               ; MLABCELL_X47_Y48_N48                         ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                            ; MLABCELL_X47_Y48_N54                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                                         ; MLABCELL_X47_Y48_N12                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                    ; MLABCELL_X39_Y42_N54                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y42_N0                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                    ; LABCELL_X40_Y43_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                        ; LABCELL_X40_Y43_N30                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                    ; LABCELL_X37_Y40_N51                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:handshake_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                          ; LABCELL_X43_Y39_N30                          ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:handshake_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X42_Y39_N0                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:handshake_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                               ; LABCELL_X43_Y39_N18                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_avmm_master_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X43_Y41_N51                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_avmm_master_slave_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                      ; LABCELL_X43_Y40_N27                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hpsinitreset_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y40_N21                         ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                               ; LABCELL_X42_Y40_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X43_Y39_N0                           ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y43_N42                         ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                              ; MLABCELL_X39_Y42_N3                          ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:handshake_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                               ; MLABCELL_X39_Y41_N33                         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                     ; LABCELL_X40_Y42_N18                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_avmm_master_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                      ; LABCELL_X40_Y41_N3                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hpsinitreset_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                        ; LABCELL_X37_Y40_N30                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hpsinitreset_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                         ; LABCELL_X42_Y38_N33                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                 ; LABCELL_X42_Y37_N36                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                    ; LABCELL_X42_Y37_N0                           ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                        ; LABCELL_X43_Y39_N21                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                                    ; LABCELL_X43_Y42_N24                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                         ; LABCELL_X43_Y39_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                                    ; MLABCELL_X39_Y43_N18                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                         ; MLABCELL_X39_Y43_N39                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|LT24Display:lt24_fpga|LT24DisplayInterface:LT24Interface|LessThan0~5                                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y38_N48                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|LT24Display:lt24_fpga|ResetSynchroniser:resetGen|resetSync[3]                                                                                                                                                                                                                                                                                                         ; FF_X42_Y38_N41                               ; 37      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|LT24Display:lt24_fpga|Selector1~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y39_N0                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|LT24Display:lt24_fpga|resetApp                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y39_N12                          ; 338     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|LT24Display:lt24_fpga|stateMachine.LOAD_STATE                                                                                                                                                                                                                                                                                                                         ; FF_X35_Y39_N11                               ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:baremetal_reset|r_sync_rst                                                                                                                                                                                                                                                                                                                    ; FF_X33_Y46_N49                               ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:reset50mhz|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                 ; FF_X40_Y37_N14                               ; 192     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:reset50mhz|merged_reset~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y36_N27                          ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                         ; FF_X42_Y52_N26                               ; 54      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                         ; FF_X45_Y43_N59                               ; 39      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                    ; FF_X33_Y46_N11                               ; 81      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                     ; FF_X33_Y46_N17                               ; 507     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|avmm_reset_hw:hpsinitreset|reset_gen                                                                                                                                                                                                                                                                                                                                  ; FF_X43_Y38_N53                               ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; RESET_IN                                                                                                                                                                                                                                                                                                                                                                                                                  ; PIN_AA14                                     ; 20      ; Async. clear, Latch enable ; no     ; --                   ; --               ; --                        ;
; ResetSynchroniser_HW:SYS_SYNC_R|resetSync[3]~2                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y12_N36                          ; 182     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ResetSynchroniser_HW:TS_SYNC_R|resetSync[3]~2                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y12_N57                         ; 123     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; TS_CLOCK_IN                                                                                                                                                                                                                                                                                                                                                                                                               ; PIN_AC18                                     ; 124     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; TS_STATE_MACHINE:SM|DATA_OUT[0]~0                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y12_N36                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TS_STATE_MACHINE:SM|Equal1~5                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y59_N42                          ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y12_N48                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y11_N57                          ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y13_N42                         ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y12_N45                          ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; TS_STATE_MACHINE:SM|IN_memToStb[0]~0                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y13_N42                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TS_STATE_MACHINE:SM|STATE[2]                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X39_Y11_N8                                ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TS_STATE_MACHINE:SM|TEMP_VALID~0                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y13_N21                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TS_STATE_MACHINE:SM|readAddress[0]~0                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y13_N30                          ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TS_STATE_MACHINE:SM|writeAddress[0]~0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y13_N51                          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; WideOr2~0                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y13_N45                          ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; clock                                                                                                                                                                                                                                                                                                                                                                                                                     ; PIN_AA16                                     ; 848     ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]     ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 10      ; Global Clock         ; GCLK8            ; --                        ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 677     ; Global Clock         ; GCLK9            ; --                        ;
; TS_CLOCK_IN                                                                                                                                        ; PIN_AC18                              ; 124     ; Global Clock         ; GCLK4            ; --                        ;
; clock                                                                                                                                              ; PIN_AA16                              ; 848     ; Global Clock         ; GCLK6            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                 ;
+-------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                  ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------+---------+
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|altera_reset_controller:rst_controller|r_sync_rst ; 507     ;
+-------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; Name                                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_baremetal:baremetal|altsyncram:the_altsyncram|altsyncram_igm1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 16384        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288 ; 16384                       ; 32                          ; --                          ; --                          ; 524288              ; 64          ; 0     ; software/sleep.hex ; M10K_X38_Y42_N0, M10K_X38_Y45_N0, M10K_X41_Y46_N0, M10K_X49_Y46_N0, M10K_X26_Y52_N0, M10K_X26_Y51_N0, M10K_X26_Y42_N0, M10K_X14_Y43_N0, M10K_X38_Y55_N0, M10K_X26_Y55_N0, M10K_X14_Y55_N0, M10K_X14_Y54_N0, M10K_X14_Y52_N0, M10K_X14_Y53_N0, M10K_X41_Y45_N0, M10K_X49_Y53_N0, M10K_X49_Y41_N0, M10K_X41_Y44_N0, M10K_X5_Y51_N0, M10K_X5_Y49_N0, M10K_X5_Y50_N0, M10K_X5_Y52_N0, M10K_X38_Y44_N0, M10K_X38_Y43_N0, M10K_X41_Y54_N0, M10K_X49_Y54_N0, M10K_X26_Y53_N0, M10K_X26_Y54_N0, M10K_X49_Y43_N0, M10K_X41_Y43_N0, M10K_X49_Y49_N0, M10K_X49_Y48_N0, M10K_X14_Y45_N0, M10K_X14_Y47_N0, M10K_X14_Y41_N0, M10K_X14_Y44_N0, M10K_X26_Y48_N0, M10K_X26_Y45_N0, M10K_X14_Y49_N0, M10K_X14_Y48_N0, M10K_X14_Y50_N0, M10K_X14_Y51_N0, M10K_X26_Y44_N0, M10K_X26_Y47_N0, M10K_X5_Y46_N0, M10K_X14_Y46_N0, M10K_X5_Y47_N0, M10K_X5_Y48_N0, M10K_X49_Y44_N0, M10K_X41_Y42_N0, M10K_X26_Y50_N0, M10K_X26_Y49_N0, M10K_X38_Y54_N0, M10K_X26_Y56_N0, M10K_X49_Y52_N0, M10K_X41_Y55_N0, M10K_X38_Y56_N0, M10K_X38_Y57_N0, M10K_X41_Y56_N0, M10K_X41_Y57_N0, M10K_X26_Y43_N0, M10K_X26_Y46_N0, M10K_X38_Y47_N0, M10K_X38_Y46_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_ocram:ocram|altsyncram:the_altsyncram|altsyncram_adm1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port      ; Single Clock ; 4096         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 4096                        ; 32                          ; --                          ; --                          ; 131072              ; 16          ; 0     ; software/sleep.hex ; M10K_X49_Y50_N0, M10K_X41_Y51_N0, M10K_X38_Y50_N0, M10K_X38_Y51_N0, M10K_X38_Y53_N0, M10K_X41_Y50_N0, M10K_X41_Y53_N0, M10K_X41_Y52_N0, M10K_X38_Y49_N0, M10K_X41_Y49_N0, M10K_X38_Y48_N0, M10K_X38_Y52_N0, M10K_X41_Y48_N0, M10K_X49_Y47_N0, M10K_X49_Y51_N0, M10K_X41_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 10           ; 256          ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 2560   ; 256                         ; 10                          ; 256                         ; 10                          ; 2560                ; 1           ; 0     ; None               ; M10K_X41_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 10           ; 256          ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 2560   ; 256                         ; 10                          ; 256                         ; 10                          ; 2560                ; 1           ; 0     ; None               ; M10K_X38_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 4,973 / 289,320 ( 2 % ) ;
; C12 interconnects                           ; 122 / 13,420 ( < 1 % )  ;
; C2 interconnects                            ; 1,527 / 119,108 ( 1 % ) ;
; C4 interconnects                            ; 1,040 / 56,300 ( 2 % )  ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )         ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )         ;
; Direct links                                ; 376 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 78 / 852 ( 9 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 13 / 408 ( 3 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 63 / 165 ( 38 % )       ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 60 / 67 ( 90 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 103 / 156 ( 66 % )      ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 140 / 282 ( 50 % )      ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 1 / 64 ( 2 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 981 / 84,580 ( 1 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 199 / 12,676 ( 2 % )    ;
; R14/C12 interconnect drivers                ; 238 / 20,720 ( 1 % )    ;
; R3 interconnects                            ; 2,304 / 130,992 ( 2 % ) ;
; R6 interconnects                            ; 3,457 / 266,960 ( 1 % ) ;
; Spine clocks                                ; 12 / 360 ( 3 % )        ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-----------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                        ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004 ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+----------------------------------+-----------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                       ; 174       ; 0            ; 174       ; 174       ; 32           ; 174       ; 174       ; 0            ; 174       ; 174       ; 25           ; 104          ; 0            ; 0            ; 0            ; 25           ; 104          ; 0            ; 0            ; 0            ; 2            ; 104          ; 129          ; 0            ; 0            ; 0            ; 0            ; 86           ;
; Total Unchecked                  ; 0         ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable               ; 0         ; 174          ; 0         ; 0         ; 142          ; 0         ; 0         ; 174          ; 0         ; 0         ; 149          ; 70           ; 174          ; 174          ; 174          ; 149          ; 70           ; 174          ; 174          ; 174          ; 172          ; 70           ; 45           ; 174          ; 174          ; 174          ; 174          ; 88           ;
; Total Fail                       ; 0         ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; hps_io_hps_io_sdio_inst_CLK      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_a[0]                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[1]                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[2]                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[3]                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[4]                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[5]                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[6]                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[7]                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[8]                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[9]                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[10]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[11]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[12]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[13]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[14]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[0]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[1]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[2]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ck                    ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ck_n                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_cke                   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cs_n                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ras_n                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cas_n                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_we_n                  ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_reset_n               ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_odt                   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[0]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[1]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[2]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[3]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SWITCH[0]                        ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SWITCH[1]                        ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SWITCH[2]                        ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SWITCH[3]                        ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SWITCH[4]                        ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SWITCH[5]                        ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SWITCH[6]                        ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SWITCH[7]                        ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SWITCH[8]                        ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SWITCH[9]                        ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]                           ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]                           ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]                           ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]                           ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[4]                           ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[5]                           ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[6]                           ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[7]                           ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[8]                           ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[9]                           ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TS_CLOCK_OUT                     ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TS_VALID_OUT                     ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TS_SYNC_OUT                      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TS_DATA_OUT[0]                   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TS_DATA_OUT[1]                   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TS_DATA_OUT[2]                   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TS_DATA_OUT[3]                   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TS_DATA_OUT[4]                   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TS_DATA_OUT[5]                   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TS_DATA_OUT[6]                   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TS_DATA_OUT[7]                   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_0[0]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_0[1]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_0[2]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_0[3]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_0[4]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_0[5]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_0[6]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_1[0]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_1[1]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_1[2]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_1[3]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_1[4]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_1[5]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_1[6]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_2[0]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_2[1]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_2[2]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_2[3]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_2[4]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_2[5]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_2[6]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_3[0]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_3[1]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_3[2]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_3[3]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_3[4]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_3[5]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_3[6]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_4[0]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_4[1]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_4[2]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_4[3]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_4[4]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_4[5]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_4[6]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_5[0]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_5[1]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_5[2]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_5[3]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_5[4]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_5[5]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX_5[6]                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_sdio_inst_CMD      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_sdio_inst_D0       ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_sdio_inst_D1       ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_sdio_inst_D2       ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_sdio_inst_D3       ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_i2c0_inst_SDA      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_i2c0_inst_SCL      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_gpio_inst_GPIO48   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_gpio_inst_GPIO53   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_gpio_inst_GPIO54   ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_gpio_inst_LOANIO49 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_gpio_inst_LOANIO50 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dq[0]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[1]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[2]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[3]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[4]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[5]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[6]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[7]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[8]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[9]                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[10]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[11]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[12]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[13]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[14]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[15]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[16]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[17]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[18]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[19]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[20]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[21]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[22]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[23]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[24]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[25]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[26]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[27]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[28]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[29]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[30]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[31]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dqs[0]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[1]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[2]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[3]                ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[0]              ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[1]              ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[2]              ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[3]              ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TS_CLOCK_IN                      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_oct_rzqin                 ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clock                            ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RESET_IN                         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TS_DATA_IN[0]                    ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TS_DATA_IN[1]                    ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TS_DATA_IN[2]                    ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TS_DATA_IN[3]                    ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TS_DATA_IN[4]                    ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TS_DATA_IN[5]                    ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TS_DATA_IN[6]                    ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TS_DATA_IN[7]                    ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TS_SYNC_IN                       ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TS_VALID_IN                      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PLAY_IN                          ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PASS_IN                          ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RECORD_IN                        ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+----------------------------------+-----------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                       ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                ; Destination Clock(s)                                                           ; Delay Added in ns ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------+
; clock50                                                                        ; clock50                                                                        ; 136.8             ;
; hps_system|hps_qsys_system|arm_hps|fpga_interfaces|clocks_resets|h2f_user0_clk ; hps_system|hps_qsys_system|arm_hps|fpga_interfaces|clocks_resets|h2f_user0_clk ; 125.9             ;
; clock6                                                                         ; clock6                                                                         ; 36.5              ;
; clock6                                                                         ; clock50                                                                        ; 23.3              ;
; clock50                                                                        ; clock6                                                                         ; 11.7              ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                 ; Destination Register                                                                                                                                                                                                                                                       ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|wrptr_g[4]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                             ; 1.379             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|wrptr_g[0]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6                                                                                                                                          ; 1.329             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|wrptr_g[6]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                             ; 1.275             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|wrptr_g[3]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6                                                                                                                                          ; 1.217             ;
; TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[8]                                                                                                                                                                                                                          ; TS_STATE_MACHINE:SM|TEMP_SYNC                                                                                                                                                                                                                                              ; 1.212             ;
; TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[5]                                                                                                                                                                                                                          ; TS_STATE_MACHINE:SM|TEMP_DATA[5]                                                                                                                                                                                                                                           ; 1.212             ;
; TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[9]                                                                                                                                                                                                                          ; TS_STATE_MACHINE:SM|TEMP_VALID                                                                                                                                                                                                                                             ; 1.211             ;
; TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[2]                                                                                                                                                                                                                          ; TS_STATE_MACHINE:SM|TEMP_DATA[2]                                                                                                                                                                                                                                           ; 1.211             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|wrptr_g[8]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                             ; 1.208             ;
; TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[7]                                                                                                                                                                                                                          ; TS_STATE_MACHINE:SM|TEMP_DATA[7]                                                                                                                                                                                                                                           ; 1.202             ;
; TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[6]                                                                                                                                                                                                                          ; TS_STATE_MACHINE:SM|TEMP_DATA[6]                                                                                                                                                                                                                                           ; 1.202             ;
; TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[1]                                                                                                                                                                                                                          ; TS_STATE_MACHINE:SM|TEMP_DATA[1]                                                                                                                                                                                                                                           ; 1.202             ;
; TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[0]                                                                                                                                                                                                                          ; TS_STATE_MACHINE:SM|TEMP_DATA[0]                                                                                                                                                                                                                                           ; 1.200             ;
; ResetSynchroniser_HW:TS_SYNC_R|resetSync[3]~_emulated                                                                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                       ; 1.199             ;
; ResetSynchroniser_HW:TS_SYNC_R|resetSync[2]~_emulated                                                                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                       ; 1.140             ;
; TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[3]                                                                                                                                                                                                                          ; TS_STATE_MACHINE:SM|TEMP_DATA[3]                                                                                                                                                                                                                                           ; 1.117             ;
; TS_STATE_MACHINE:SM|BUFFER_IP:TS_BUFFER_IP|DATA_OUT[4]                                                                                                                                                                                                                          ; TS_STATE_MACHINE:SM|TEMP_DATA[4]                                                                                                                                                                                                                                           ; 1.104             ;
; ResetSynchroniser_HW:TS_SYNC_R|resetSync[1]~_emulated                                                                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                       ; 1.081             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|wrptr_g[2]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                             ; 1.055             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                   ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 1.042             ;
; ResetSynchroniser_HW:TS_SYNC_R|resetSync[0]                                                                                                                                                                                                                                     ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                       ; 1.023             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|rdptr_g[5]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                          ; 1.001             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|rdptr_g[6]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                          ; 0.990             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|wrptr_g[7]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                             ; 0.970             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|rdptr_g[4]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                          ; 0.962             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|rdptr_g[8]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                          ; 0.941             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|wrptr_g[1]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6                                                                                                                                          ; 0.877             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|rdptr_g[2]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                          ; 0.832             ;
; ResetSynchroniser_HW:TS_SYNC_R|resetSync[1]~9                                                                                                                                                                                                                                   ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                       ; 0.829             ;
; RESET_IN                                                                                                                                                                                                                                                                        ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                       ; 0.829             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|rdptr_g[7]                                                                                                                                                                           ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                          ; 0.819             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]               ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.768             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                        ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.768             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                        ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.768             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                        ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.768             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]               ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.768             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                         ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.768             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                      ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.768             ;
; TS_STATE_MACHINE:SM|RD_REQ_memToStb                                                                                                                                                                                                                                             ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                                                                                                                                          ; 0.765             ;
; TS_STATE_MACHINE:SM|WR_REQ_stbToMem                                                                                                                                                                                                                                             ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                                                                                                                                          ; 0.764             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[7]                                                                                                                                                      ; TS_STATE_MACHINE:SM|DATA_OUT[7]                                                                                                                                                                                                                                            ; 0.752             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[4]                                                                                                                                                      ; TS_STATE_MACHINE:SM|DATA_OUT[4]                                                                                                                                                                                                                                            ; 0.751             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[8]                                                                                                                                                      ; TS_STATE_MACHINE:SM|DATA_OUT[8]                                                                                                                                                                                                                                            ; 0.741             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[0]                                                                                                                                                      ; TS_STATE_MACHINE:SM|DATA_OUT[0]                                                                                                                                                                                                                                            ; 0.739             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.739             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6]                                                                                                                          ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                          ; 0.731             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:baremetal_s1_agent_rsp_fifo|mem_used[1]                                                                                                                ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.720             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]             ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]   ; 0.700             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]            ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; 0.696             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]            ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; 0.696             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]            ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; 0.696             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                      ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; 0.696             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                      ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; 0.696             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                      ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; 0.696             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                         ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; 0.696             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:baremetal_s1_translator|waitrequest_reset_override                                                                                            ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; 0.696             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.689             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]             ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]   ; 0.688             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                   ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]              ; 0.676             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4]                                                                                                                          ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                          ; 0.670             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]            ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; 0.668             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; 0.668             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                   ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; 0.668             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS      ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.668             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8]                                                                                                                          ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                          ; 0.662             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.655             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]        ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.648             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[9]                                                                                                                                                      ; TS_STATE_MACHINE:SM|TEMP_VALID                                                                                                                                                                                                                                             ; 0.646             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[5]                                                                                                                                                      ; TS_STATE_MACHINE:SM|TEMP_DATA[5]                                                                                                                                                                                                                                           ; 0.637             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[3]                                                                                                                                                      ; TS_STATE_MACHINE:SM|TEMP_DATA[3]                                                                                                                                                                                                                                           ; 0.635             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg              ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.623             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg              ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.623             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.623             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_id_control_slave_translator|wait_latency_counter[1]                                                                                    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.623             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.623             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.623             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.623             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_id_control_slave_translator|wait_latency_counter[0]                                                                                    ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.623             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hpsinitreset_slave_translator|waitrequest_reset_override                                                                                      ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.623             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[2]                                                                                                                                                      ; TS_STATE_MACHINE:SM|TEMP_DATA[2]                                                                                                                                                                                                                                           ; 0.619             ;
; TS_STATE_MACHINE:SM|TEMP_DATA[3]                                                                                                                                                                                                                                                ; TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP|BUFFER_IP:B_IP|DATA_OUT[3]                                                                                                                                                                                                    ; 0.606             ;
; TS_STATE_MACHINE:SM|TEMP_DATA[2]                                                                                                                                                                                                                                                ; TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP|BUFFER_IP:B_IP|DATA_OUT[2]                                                                                                                                                                                                    ; 0.606             ;
; TS_STATE_MACHINE:SM|TEMP_SYNC                                                                                                                                                                                                                                                   ; TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP|BUFFER_IP:B_IP|DATA_OUT[8]                                                                                                                                                                                                    ; 0.606             ;
; TS_STATE_MACHINE:SM|TEMP_VALID                                                                                                                                                                                                                                                  ; TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP|BUFFER_IP:B_IP|DATA_OUT[9]                                                                                                                                                                                                    ; 0.606             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5]                                                                                                                          ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                          ; 0.603             ;
; TS_STATE_MACHINE:SM|TEMP_DATA[5]                                                                                                                                                                                                                                                ; TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP|BUFFER_IP:B_IP|DATA_OUT[5]                                                                                                                                                                                                    ; 0.594             ;
; TS_STATE_MACHINE:SM|TEMP_DATA[4]                                                                                                                                                                                                                                                ; TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP|BUFFER_IP:B_IP|DATA_OUT[4]                                                                                                                                                                                                    ; 0.594             ;
; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[6]                                                                                                                                                      ; TS_STATE_MACHINE:SM|DATA_OUT[6]                                                                                                                                                                                                                                            ; 0.593             ;
; TS_STATE_MACHINE:SM|TEMP_DATA[7]                                                                                                                                                                                                                                                ; TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP|BUFFER_IP:B_IP|DATA_OUT[7]                                                                                                                                                                                                    ; 0.592             ;
; TS_STATE_MACHINE:SM|TEMP_DATA[6]                                                                                                                                                                                                                                                ; TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP|BUFFER_IP:B_IP|DATA_OUT[6]                                                                                                                                                                                                    ; 0.592             ;
; TS_STATE_MACHINE:SM|TEMP_DATA[1]                                                                                                                                                                                                                                                ; TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP|BUFFER_IP:B_IP|DATA_OUT[1]                                                                                                                                                                                                    ; 0.592             ;
; TS_STATE_MACHINE:SM|TEMP_DATA[0]                                                                                                                                                                                                                                                ; TS_STATE_MACHINE:SM|BUFFER_COMB:TS_BUFFER_OP|BUFFER_IP:B_IP|DATA_OUT[0]                                                                                                                                                                                                    ; 0.592             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ocram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                       ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.581             ;
; ResetSynchroniser_HW:TS_SYNC_R|resetSync[2]~5                                                                                                                                                                                                                                   ; TS_STATE_MACHINE:SM|FIFO_ASYNC:stbToMem|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                       ; 0.577             ;
; ResetSynchroniser_HW:SYS_SYNC_R|resetSync[3]~_emulated                                                                                                                                                                                                                          ; TS_STATE_MACHINE:SM|FIFO_ASYNC:memToStb|dcfifo:dcfifo_component|dcfifo_h6q1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                       ; 0.565             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                 ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.562             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                         ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.562             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                            ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.562             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:baremetal_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST           ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.562             ;
; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                  ; HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter|has_pending_responses                                                                                   ; 0.562             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (119006): Selected device 5CSEMA5F31C6 for design "ExampleTopLevel"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 10 fanout uses global clock CLKCTRL_G8
    Info (11162): HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 659 fanout uses global clock CLKCTRL_G9
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): clock~inputCLKENA0 with 825 fanout uses global clock CLKCTRL_G6
    Info (11162): TS_CLOCK_IN~inputCLKENA0 with 142 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Warning (335093): TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_h6q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'ExampleTopLevel.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'HPSWrapper/synthesis/submodules/altera_reset_controller.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sdc'
Warning (332060): Node: RESET_IN was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ResetSynchroniser_HW:SYS_SYNC_R|resetSync[1]~9 is being clocked by RESET_IN
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: hps_system|hps_qsys_system|arm_hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2042
    Info (332098): From: hps_system|hps_qsys_system|arm_hps|fpga_interfaces|f2sdram|cmd_port_clk_1  to: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2047
    Info (332098): From: hps_system|hps_qsys_system|arm_hps|fpga_interfaces|f2sdram|rd_clk_0  to: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1726
    Info (332098): From: hps_system|hps_qsys_system|arm_hps|fpga_interfaces|f2sdram|wr_clk_0  to: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: hps_system|hps_qsys_system|arm_hps|fpga_interfaces|hps2fpga_light_weight|clk  to: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: hps_system|hps_qsys_system|arm_hps|fpga_interfaces|hps2fpga|clk  to: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 20 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  166.666       clock6
    Info (332111):   20.000      clock50
    Info (332111):   20.000 hps_system|hps_qsys_system|arm_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332111):    2.500 hps_system|hps_qsys_system|arm_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    2.500 HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 memory_mem_ck
    Info (332111):    2.500 memory_mem_ck_n
    Info (332111):    2.500 memory_mem_dqs[0]_IN
    Info (332111):    2.500 memory_mem_dqs[0]_OUT
    Info (332111):    2.500 memory_mem_dqs[1]_IN
    Info (332111):    2.500 memory_mem_dqs[1]_OUT
    Info (332111):    2.500 memory_mem_dqs[2]_IN
    Info (332111):    2.500 memory_mem_dqs[2]_OUT
    Info (332111):    2.500 memory_mem_dqs[3]_IN
    Info (332111):    2.500 memory_mem_dqs[3]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[2]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[3]_OUT
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:31
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:15
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y46 to location X44_Y57
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:11
Info (11888): Total time spent on timing analysis during the Fitter is 11.91 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:21
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[16] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[17] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[18] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[19] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[20] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[21] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[22] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[23] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[24] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[25] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[26] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[27] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[28] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[29] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[30] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[31] uses the SSTL-15 Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 82
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 82
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 82
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 82
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 83
Info (144001): Generated suppressed messages file C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/output_files/ExampleTopLevel.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 7335 megabytes
    Info: Processing ended: Sun Aug 20 16:25:45 2023
    Info: Elapsed time: 00:02:20
    Info: Total CPU time (on all processors): 00:04:02


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/marie/OneDrive/Desktop/TS_RECORDER_FINAL/output_files/ExampleTopLevel.fit.smsg.


