Startpoint: mem_valid$_SDFFCE_PP0P_
            (rising edge-triggered flip-flop clocked by clk0)
Endpoint: mem_ready$_DFF_P_ (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min
Corner: fast

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
     2    0.06    0.51    0.34    0.34 ^ clk (in)
                                         clk (net)
                  0.51    0.00    0.34 ^ clkbuf_regs_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.04    0.14    0.48 ^ clkbuf_regs_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
                                         clk_regs (net)
                  0.04    0.00    0.48 ^ clkbuf_0_clk_regs/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.03    0.09    0.57 ^ clkbuf_0_clk_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    0.57 ^ clkbuf_1_1_0_clk_regs/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.09    0.67 ^ clkbuf_1_1_0_clk_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1_0_clk_regs (net)
                  0.04    0.00    0.67 ^ clkbuf_2_2_0_clk_regs/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.03    0.09    0.76 ^ clkbuf_2_2_0_clk_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2_0_clk_regs (net)
                  0.03    0.00    0.76 ^ clkbuf_3_5__f_clk_regs/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.07    0.07    0.12    0.88 ^ clkbuf_3_5__f_clk_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk_regs (net)
                  0.07    0.00    0.88 ^ clkbuf_leaf_41_clk_regs/A (sky130_fd_sc_hd__clkbuf_16)
    31    0.10    0.09    0.14    1.02 ^ clkbuf_leaf_41_clk_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_41_clk_regs (net)
                  0.09    0.00    1.02 ^ mem_valid$_SDFFCE_PP0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
     2    0.01    0.05    0.24    1.26 ^ mem_valid$_SDFFCE_PP0P_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         mem_valid (net)
                  0.05    0.00    1.26 ^ mem_ready$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.26   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
     2    0.06    0.51    0.34    0.34 ^ clk (in)
                                         clk (net)
                  0.51    0.00    0.34 ^ clkbuf_regs_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.04    0.14    0.48 ^ clkbuf_regs_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
                                         clk_regs (net)
                  0.04    0.00    0.48 ^ clkbuf_0_clk_regs/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.03    0.09    0.57 ^ clkbuf_0_clk_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    0.57 ^ clkbuf_1_1_0_clk_regs/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.09    0.67 ^ clkbuf_1_1_0_clk_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1_0_clk_regs (net)
                  0.04    0.00    0.67 ^ clkbuf_2_2_0_clk_regs/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.03    0.09    0.76 ^ clkbuf_2_2_0_clk_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2_0_clk_regs (net)
                  0.03    0.00    0.76 ^ clkbuf_3_5__f_clk_regs/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.07    0.07    0.12    0.88 ^ clkbuf_3_5__f_clk_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk_regs (net)
                  0.07    0.00    0.88 ^ clkbuf_leaf_41_clk_regs/A (sky130_fd_sc_hd__clkbuf_16)
    31    0.10    0.09    0.14    1.02 ^ clkbuf_leaf_41_clk_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_41_clk_regs (net)
                  0.09    0.00    1.02 ^ mem_ready$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    1.02   clock reconvergence pessimism
                         -0.02    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


