#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000241733e5930 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v000002417344c580_0 .var "clk0", 0 0;
v000002417344c4e0_0 .net "done", 0 0, L_000002417344f480;  1 drivers
v000002417344c620_0 .net "resultado", 7 0, L_000002417344f090;  1 drivers
v000002417344c8a0_0 .var "rst0", 0 0;
v000002417344d700_0 .var "start", 0 0;
v000002417344c760_0 .var "valor", 7 0;
S_00000241733e5ac0 .scope module, "project0" "project" 2 12, 3 4 0, S_00000241733e5930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst0";
    .port_info 1 /INPUT 1 "clk0";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "valor";
    .port_info 4 /OUTPUT 8 "resultado";
    .port_info 5 /OUTPUT 1 "done";
v000002417344cda0_0 .net "cac", 0 0, L_000002417344f2c0;  1 drivers
v000002417344bea0_0 .net "clk0", 0 0, v000002417344c580_0;  1 drivers
o00000241733f2bb8 .functor BUFZ 1, C4<z>; HiZ drive
v000002417344bfe0_0 .net "dec", 0 0, o00000241733f2bb8;  0 drivers
v000002417344d020_0 .net "done", 0 0, L_000002417344f480;  alias, 1 drivers
v000002417344d660_0 .net "rac", 0 0, L_000002417344edf0;  1 drivers
v000002417344cf80_0 .net "resultado", 7 0, L_000002417344f090;  alias, 1 drivers
v000002417344cee0_0 .net "rst0", 0 0, v000002417344c8a0_0;  1 drivers
RS_00000241733f2c78 .resolv tri, L_000002417344f250, L_000002417344f3a0;
v000002417344bd60_0 .net8 "set", 0 0, RS_00000241733f2c78;  2 drivers
v000002417344c440_0 .net "start", 0 0, v000002417344d700_0;  1 drivers
v000002417344d160_0 .net "valor", 7 0, v000002417344c760_0;  1 drivers
v000002417344d2a0_0 .net "zero", 0 0, L_000002417344fb10;  1 drivers
S_00000241733e5c50 .scope module, "BC0" "BC" 3 18, 4 1 0, S_00000241733e5ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 1 "set";
    .port_info 5 /OUTPUT 1 "rac";
    .port_info 6 /OUTPUT 1 "dec";
    .port_info 7 /OUTPUT 1 "cac";
    .port_info 8 /OUTPUT 1 "pronto";
L_00000241733cb520 .functor BUFZ 1, v000002417344d700_0, C4<0>, C4<0>, C4<0>;
L_00000241733cbec0 .functor BUFZ 1, L_000002417344fb10, C4<0>, C4<0>, C4<0>;
L_00000241733cb7c0 .functor NOT 1, L_000002417344d200, C4<0>, C4<0>, C4<0>;
L_00000241733cbbb0 .functor AND 1, L_00000241733cb7c0, L_000002417344c940, C4<1>, C4<1>;
L_00000241733cbfa0 .functor NOT 1, L_000002417344d200, C4<0>, C4<0>, C4<0>;
L_00000241733cc240 .functor AND 1, L_00000241733cb520, L_00000241733cbfa0, C4<1>, C4<1>;
L_00000241733cb8a0 .functor OR 1, L_00000241733cbbb0, L_00000241733cc240, C4<0>, C4<0>;
L_00000241733cbc20 .functor AND 1, L_00000241733cbec0, L_000002417344d200, C4<1>, C4<1>;
L_00000241733cb910 .functor NOT 1, L_000002417344c940, C4<0>, C4<0>, C4<0>;
L_00000241733cbd70 .functor AND 1, L_00000241733cbc20, L_00000241733cb910, C4<1>, C4<1>;
L_00000241733cbf30 .functor OR 1, L_00000241733cb8a0, L_00000241733cbd70, C4<0>, C4<0>;
L_00000241733cc160 .functor NOT 1, L_000002417344c940, C4<0>, C4<0>, C4<0>;
L_000002417344ee60 .functor AND 1, L_00000241733cc160, L_000002417344d200, C4<1>, C4<1>;
L_000002417344eed0 .functor NOT 1, L_000002417344c300, C4<0>, C4<0>, C4<0>;
L_000002417344f950 .functor NOT 1, L_000002417344c9e0, C4<0>, C4<0>, C4<0>;
L_000002417344f250 .functor AND 1, L_000002417344eed0, L_000002417344f950, C4<1>, C4<1>;
L_000002417344f9c0 .functor NOT 1, L_000002417344d340, C4<0>, C4<0>, C4<0>;
L_000002417344fb80 .functor NOT 1, L_000002417344be00, C4<0>, C4<0>, C4<0>;
L_000002417344edf0 .functor AND 1, L_000002417344f9c0, L_000002417344fb80, C4<1>, C4<1>;
L_000002417344fbf0 .functor NOT 1, L_000002417344d480, C4<0>, C4<0>, C4<0>;
L_000002417344f3a0 .functor AND 1, L_000002417344d3e0, L_000002417344fbf0, C4<1>, C4<1>;
L_000002417344f870 .functor NOT 1, L_000002417344ca80, C4<0>, C4<0>, C4<0>;
L_000002417344f2c0 .functor AND 1, L_000002417344d7a0, L_000002417344f870, C4<1>, C4<1>;
L_000002417344f560 .functor AND 1, L_000002417344d840, L_000002417344cbc0, C4<1>, C4<1>;
L_000002417344efb0 .functor NOT 1, L_000002417344d520, C4<0>, C4<0>, C4<0>;
L_000002417344fc60 .functor NOT 1, L_000002417344d5c0, C4<0>, C4<0>, C4<0>;
L_000002417344ef40 .functor AND 1, L_000002417344efb0, L_000002417344fc60, C4<1>, C4<1>;
L_000002417344f480 .functor OR 1, L_000002417344f560, L_000002417344ef40, C4<0>, C4<0>;
v00000241733d14a0_0 .net "A", 0 0, L_000002417344c940;  1 drivers
v00000241733d1c20_0 .net "B", 0 0, L_000002417344d200;  1 drivers
v00000241733d1cc0_0 .net "C", 0 0, L_00000241733cb520;  1 drivers
v00000241733d2580_0 .net "D", 0 0, L_00000241733cbec0;  1 drivers
v00000241733d1fe0_0 .net "D0", 1 0, L_000002417344cb20;  1 drivers
v00000241733d3160_0 .var "Q", 1 0;
v00000241733d2da0_0 .net *"_ivl_10", 0 0, L_00000241733cb7c0;  1 drivers
v00000241733d3200_0 .net *"_ivl_12", 0 0, L_00000241733cbbb0;  1 drivers
v00000241733d1ea0_0 .net *"_ivl_14", 0 0, L_00000241733cbfa0;  1 drivers
v00000241733d1b80_0 .net *"_ivl_16", 0 0, L_00000241733cc240;  1 drivers
v00000241733d2300_0 .net *"_ivl_18", 0 0, L_00000241733cb8a0;  1 drivers
v00000241733d2620_0 .net *"_ivl_20", 0 0, L_00000241733cbc20;  1 drivers
v00000241733d2940_0 .net *"_ivl_22", 0 0, L_00000241733cb910;  1 drivers
v00000241733d29e0_0 .net *"_ivl_24", 0 0, L_00000241733cbd70;  1 drivers
v00000241733d2a80_0 .net *"_ivl_26", 0 0, L_00000241733cbf30;  1 drivers
v00000241733d32a0_0 .net *"_ivl_31", 0 0, L_00000241733cc160;  1 drivers
v00000241733d2b20_0 .net *"_ivl_33", 0 0, L_000002417344ee60;  1 drivers
v00000241733d2bc0_0 .net *"_ivl_36", 0 0, L_000002417344c300;  1 drivers
v00000241733d2e40_0 .net *"_ivl_37", 0 0, L_000002417344eed0;  1 drivers
v00000241733d2f80_0 .net *"_ivl_40", 0 0, L_000002417344c9e0;  1 drivers
v00000241733d3020_0 .net *"_ivl_41", 0 0, L_000002417344f950;  1 drivers
v00000241733d30c0_0 .net *"_ivl_46", 0 0, L_000002417344d340;  1 drivers
v0000024173449d50_0 .net *"_ivl_47", 0 0, L_000002417344f9c0;  1 drivers
v000002417344a4d0_0 .net *"_ivl_50", 0 0, L_000002417344be00;  1 drivers
v000002417344a1b0_0 .net *"_ivl_51", 0 0, L_000002417344fb80;  1 drivers
v000002417344b0b0_0 .net *"_ivl_56", 0 0, L_000002417344d3e0;  1 drivers
v000002417344b970_0 .net *"_ivl_58", 0 0, L_000002417344d480;  1 drivers
v0000024173449df0_0 .net *"_ivl_59", 0 0, L_000002417344fbf0;  1 drivers
v000002417344b8d0_0 .net *"_ivl_64", 0 0, L_000002417344d7a0;  1 drivers
v000002417344b470_0 .net *"_ivl_66", 0 0, L_000002417344ca80;  1 drivers
v000002417344a390_0 .net *"_ivl_67", 0 0, L_000002417344f870;  1 drivers
v000002417344bab0_0 .net *"_ivl_72", 0 0, L_000002417344d840;  1 drivers
v000002417344b1f0_0 .net *"_ivl_74", 0 0, L_000002417344cbc0;  1 drivers
v000002417344b650_0 .net *"_ivl_75", 0 0, L_000002417344f560;  1 drivers
v000002417344b5b0_0 .net *"_ivl_78", 0 0, L_000002417344d520;  1 drivers
v000002417344a610_0 .net *"_ivl_79", 0 0, L_000002417344efb0;  1 drivers
v000002417344a930_0 .net *"_ivl_82", 0 0, L_000002417344d5c0;  1 drivers
v000002417344a570_0 .net *"_ivl_83", 0 0, L_000002417344fc60;  1 drivers
v000002417344a250_0 .net *"_ivl_85", 0 0, L_000002417344ef40;  1 drivers
v000002417344a110_0 .net "cac", 0 0, L_000002417344f2c0;  alias, 1 drivers
v000002417344b150_0 .net "clk", 0 0, v000002417344c580_0;  alias, 1 drivers
v000002417344b790_0 .net "dec", 0 0, o00000241733f2bb8;  alias, 0 drivers
v000002417344b290_0 .net "pronto", 0 0, L_000002417344f480;  alias, 1 drivers
v000002417344b330_0 .net "rac", 0 0, L_000002417344edf0;  alias, 1 drivers
v0000024173449e90_0 .net "rst", 0 0, v000002417344c8a0_0;  alias, 1 drivers
v000002417344a9d0_0 .net8 "set", 0 0, RS_00000241733f2c78;  alias, 2 drivers
v000002417344af70_0 .net "start", 0 0, v000002417344d700_0;  alias, 1 drivers
v000002417344ba10_0 .net "zero", 0 0, L_000002417344fb10;  alias, 1 drivers
E_00000241733ed250/0 .event anyedge, v0000024173449e90_0;
E_00000241733ed250/1 .event posedge, v000002417344b150_0;
E_00000241733ed250 .event/or E_00000241733ed250/0, E_00000241733ed250/1;
L_000002417344c940 .part v00000241733d3160_0, 1, 1;
L_000002417344d200 .part v00000241733d3160_0, 0, 1;
L_000002417344cb20 .concat8 [ 1 1 0 0], L_00000241733cbf30, L_000002417344ee60;
L_000002417344c300 .part v00000241733d3160_0, 0, 1;
L_000002417344c9e0 .part v00000241733d3160_0, 1, 1;
L_000002417344d340 .part v00000241733d3160_0, 0, 1;
L_000002417344be00 .part v00000241733d3160_0, 1, 1;
L_000002417344d3e0 .part v00000241733d3160_0, 1, 1;
L_000002417344d480 .part v00000241733d3160_0, 0, 1;
L_000002417344d7a0 .part v00000241733d3160_0, 1, 1;
L_000002417344ca80 .part v00000241733d3160_0, 0, 1;
L_000002417344d840 .part v00000241733d3160_0, 1, 1;
L_000002417344cbc0 .part v00000241733d3160_0, 0, 1;
L_000002417344d520 .part v00000241733d3160_0, 1, 1;
L_000002417344d5c0 .part v00000241733d3160_0, 0, 1;
S_00000241733dbc70 .scope module, "BO0" "BO" 3 19, 5 4 0, S_00000241733e5ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rac";
    .port_info 3 /INPUT 1 "cac";
    .port_info 4 /INPUT 1 "set";
    .port_info 5 /INPUT 1 "dec";
    .port_info 6 /INPUT 8 "valor";
    .port_info 7 /OUTPUT 8 "somatorio";
    .port_info 8 /OUTPUT 1 "zero";
L_000002417344f8e0 .functor NOT 1, L_000002417344d980, C4<0>, C4<0>, C4<0>;
L_000002417344f100 .functor AND 1, L_000002417344db60, L_000002417344f8e0, C4<1>, C4<1>;
L_000002417344fa30 .functor NOT 1, L_000002417344bf40, C4<0>, C4<0>, C4<0>;
L_000002417344fb10 .functor AND 1, L_000002417344f100, L_000002417344fa30, C4<1>, C4<1>;
L_000002417344f090 .functor BUFZ 8, L_000002417344d8e0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002417344a6b0_0 .net *"_ivl_11", 0 0, L_000002417344bf40;  1 drivers
v000002417344a070_0 .net *"_ivl_12", 0 0, L_000002417344fa30;  1 drivers
v000002417344a750_0 .net *"_ivl_3", 0 0, L_000002417344db60;  1 drivers
v000002417344a7f0_0 .net *"_ivl_5", 0 0, L_000002417344d980;  1 drivers
v000002417344b830_0 .net *"_ivl_6", 0 0, L_000002417344f8e0;  1 drivers
v000002417344bbf0_0 .net *"_ivl_8", 0 0, L_000002417344f100;  1 drivers
v000002417344ae30_0 .net "cac", 0 0, L_000002417344f2c0;  alias, 1 drivers
v000002417344ad90_0 .net "clk", 0 0, v000002417344c580_0;  alias, 1 drivers
v000002417344aa70_0 .net "dec", 0 0, o00000241733f2bb8;  alias, 0 drivers
v000002417344ab10_0 .net "rac", 0 0, L_000002417344edf0;  alias, 1 drivers
v000002417344abb0_0 .net "rst", 0 0, v000002417344c8a0_0;  alias, 1 drivers
v000002417344ac50_0 .net "saidaAcumulador", 7 0, v000002417344a890_0;  1 drivers
v000002417344acf0_0 .net "saidaContador", 3 0, v000002417344aed0_0;  1 drivers
v000002417344c800_0 .net "saidaULA", 7 0, L_000002417344d8e0;  1 drivers
v000002417344c6c0_0 .net8 "set", 0 0, RS_00000241733f2c78;  alias, 2 drivers
v000002417344ce40_0 .net "somatorio", 7 0, L_000002417344f090;  alias, 1 drivers
v000002417344dc00_0 .net "valor", 7 0, v000002417344c760_0;  alias, 1 drivers
v000002417344d0c0_0 .net "zero", 0 0, L_000002417344fb10;  alias, 1 drivers
L_000002417344d8e0 .arith/sum 8, v000002417344a890_0, v000002417344c760_0;
L_000002417344db60 .part v000002417344aed0_0, 0, 1;
L_000002417344d980 .part v000002417344aed0_0, 1, 1;
L_000002417344bf40 .part v000002417344aed0_0, 2, 1;
S_00000241733d8370 .scope module, "a0" "acumulador" 5 24, 6 1 0, S_00000241733dbc70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "D";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 8 "Q";
v000002417344a2f0_0 .net "D", 7 0, L_000002417344d8e0;  alias, 1 drivers
v000002417344bb50_0 .net "Q", 7 0, v000002417344a890_0;  alias, 1 drivers
v000002417344a890_0 .var "Y", 7 0;
v0000024173449fd0_0 .net "load", 0 0, L_000002417344f2c0;  alias, 1 drivers
v0000024173449f30_0 .net "rst", 0 0, L_000002417344edf0;  alias, 1 drivers
E_00000241733ec950/0 .event anyedge, v000002417344b330_0;
E_00000241733ec950/1 .event posedge, v000002417344a110_0;
E_00000241733ec950 .event/or E_00000241733ec950/0, E_00000241733ec950/1;
S_00000241733d8500 .scope module, "c0" "contador" 5 25, 7 1 0, S_00000241733dbc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "count";
    .port_info 4 /OUTPUT 4 "OUT";
v000002417344aed0_0 .var "OUT", 3 0;
v000002417344b010_0 .net "clear", 0 0, v000002417344c8a0_0;  alias, 1 drivers
v000002417344b510_0 .net "clk", 0 0, v000002417344c580_0;  alias, 1 drivers
v000002417344b6f0_0 .net "count", 0 0, o00000241733f2bb8;  alias, 0 drivers
v000002417344a430_0 .net8 "load", 0 0, RS_00000241733f2c78;  alias, 2 drivers
E_00000241733ecad0 .event posedge, v000002417344b150_0;
    .scope S_00000241733e5c50;
T_0 ;
    %wait E_00000241733ed250;
    %load/vec4 v0000024173449e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241733d3160_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000241733d1fe0_0;
    %assign/vec4 v00000241733d3160_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000241733d8370;
T_1 ;
    %wait E_00000241733ec950;
    %load/vec4 v0000024173449f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002417344a890_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002417344a2f0_0;
    %store/vec4 v000002417344a890_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000241733d8500;
T_2 ;
    %wait E_00000241733ecad0;
    %load/vec4 v000002417344a430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002417344aed0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002417344b6f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002417344aed0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002417344aed0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002417344aed0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000241733e5930;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002417344c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002417344c580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002417344d700_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002417344c760_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_00000241733e5930;
T_4 ;
    %delay 1, 0;
    %load/vec4 v000002417344c580_0;
    %inv;
    %assign/vec4 v000002417344c580_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000241733e5930;
T_5 ;
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002417344d700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002417344c8a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002417344d700_0, 0;
    %delay 16, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./project.v";
    "./BC.v";
    "./BO.v";
    "./acumulador.v";
    "./contador.v";
