Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 25 21:14:27 2022
| Host         : LAPTOP-FR2OG12K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pdu_control_sets_placed.rpt
| Design       : pdu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    57 |
|    Minimum number of control sets                        |    57 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    57 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              97 |           48 |
| No           | No                    | Yes                    |             522 |          197 |
| No           | Yes                   | No                     |              69 |           24 |
| Yes          | No                    | No                     |              69 |           22 |
| Yes          | No                    | Yes                    |            1024 |          589 |
| Yes          | Yes                   | No                     |             134 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------------------------+------------------------------+------------------+----------------+--------------+
|            Clock Signal            |          Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+---------------------------------+------------------------------+------------------+----------------+--------------+
|  clk_db_BUFG                       |                                 |                              |                1 |              1 |         1.00 |
|  cpu0/io_we_reg/G0                 |                                 |                              |                1 |              1 |         1.00 |
| ~clk_pdu_BUFG                      |                                 |                              |                1 |              1 |         1.00 |
| ~n_0_386_BUFG                      |                                 |                              |                1 |              1 |         1.00 |
|  clk_db_BUFG                       | btn_db_r[4]_i_1_n_3             |                              |                1 |              5 |         5.00 |
|  clk_db_BUFG                       |                                 | cnt_btn_db_r[4]_i_1_n_3      |                1 |              5 |         5.00 |
|  clk_db_BUFG                       |                                 | cnt_sw_db_r[4]_i_1_n_3       |                1 |              5 |         5.00 |
|  clk_pdu_BUFG                      |                                 | rst                          |                5 |              7 |         1.40 |
|  clk_pdu_BUFG                      |                                 |                              |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                     |                                 | rstn_r[15]_i_1_n_3           |                5 |             16 |         3.20 |
|  clk_pdu_BUFG                      | cpu0/Mem_ALU_result_reg[1]_0[0] | rst                          |                4 |             16 |         4.00 |
|  cpu0/Imm0/imm_num_reg[31]_i_1_n_3 |                                 |                              |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG                     |                                 | rst                          |                5 |             20 |         4.00 |
|  clk_pdu_BUFG                      | chk_addr_r[15]_i_1_n_3          | rst                          |                6 |             22 |         3.67 |
|  clk_cpu_BUFG                      | cpu0/Registers[22][31]_i_1_n_3  | rst                          |               16 |             32 |         2.00 |
|  clk_cpu_BUFG                      | cpu0/Registers[19][31]_i_1_n_3  | rst                          |               18 |             32 |         1.78 |
|  clk_cpu_BUFG                      | cpu0/Registers[10][31]_i_1_n_3  | rst                          |               15 |             32 |         2.13 |
|  clk_cpu_BUFG                      | cpu0/Registers[11][31]_i_1_n_3  | rst                          |               13 |             32 |         2.46 |
|  clk_cpu_BUFG                      | cpu0/Registers[13][31]_i_1_n_3  | rst                          |               18 |             32 |         1.78 |
|  clk_cpu_BUFG                      | cpu0/Registers[14][31]_i_1_n_3  | rst                          |               15 |             32 |         2.13 |
|  clk_cpu_BUFG                      | cpu0/Registers[26][31]_i_1_n_3  | rst                          |               20 |             32 |         1.60 |
|  clk_cpu_BUFG                      | cpu0/Registers[27][31]_i_1_n_3  | rst                          |               26 |             32 |         1.23 |
|  clk_cpu_BUFG                      | cpu0/Registers[24][31]_i_1_n_3  | rst                          |               11 |             32 |         2.91 |
|  clk_cpu_BUFG                      | cpu0/Registers[2][31]_i_1_n_3   | rst                          |               21 |             32 |         1.52 |
|  clk_cpu_BUFG                      | cpu0/Registers[31][31]_i_1_n_3  | rst                          |               22 |             32 |         1.45 |
|  clk_cpu_BUFG                      | cpu0/Registers[7][31]_i_1_n_3   | rst                          |               21 |             32 |         1.52 |
|  clk_cpu_BUFG                      | cpu0/Registers[30][31]_i_1_n_3  | rst                          |               20 |             32 |         1.60 |
|  clk_cpu_BUFG                      | cpu0/Registers[25][31]_i_1_n_3  | rst                          |               20 |             32 |         1.60 |
|  clk_cpu_BUFG                      | cpu0/Registers[16][31]_i_1_n_3  | rst                          |               12 |             32 |         2.67 |
|  clk_cpu_BUFG                      | cpu0/Registers[5][31]_i_1_n_3   | rst                          |               23 |             32 |         1.39 |
|  clk_cpu_BUFG                      | cpu0/Registers[29][31]_i_1_n_3  | rst                          |               21 |             32 |         1.52 |
|  clk_cpu_BUFG                      | cpu0/Registers[28][31]_i_1_n_3  | rst                          |               25 |             32 |         1.28 |
|  clk_cpu_BUFG                      | cpu0/Registers[6][31]_i_1_n_3   | rst                          |               19 |             32 |         1.68 |
|  clk_cpu_BUFG                      | cpu0/Registers[23][31]_i_1_n_3  | rst                          |               14 |             32 |         2.29 |
|  clk_cpu_BUFG                      | cpu0/Registers[4][31]_i_1_n_3   | rst                          |               19 |             32 |         1.68 |
|  clk_cpu_BUFG                      | cpu0/Registers[3][31]_i_1_n_3   | rst                          |               22 |             32 |         1.45 |
|  clk_cpu_BUFG                      | cpu0/Registers[8][31]_i_1_n_3   | rst                          |               11 |             32 |         2.91 |
|  Reg_io0                           |                                 |                              |               17 |             32 |         1.88 |
|  clk_cpu_BUFG                      | cpu0/IF_pc0                     | rst                          |               17 |             32 |         1.88 |
|  clk_cpu_BUFG                      | cpu0/Registers[1][31]_i_1_n_3   | rst                          |               21 |             32 |         1.52 |
|  clk_db_BUFG                       | x_db_1r                         |                              |               11 |             32 |         2.91 |
|  clk_cpu_BUFG                      | cpu0/Registers[12][31]_i_1_n_3  | rst                          |               18 |             32 |         1.78 |
|  clk_cpu_BUFG                      | cpu0/Registers[17][31]_i_1_n_3  | rst                          |               15 |             32 |         2.13 |
|  clk_pdu_BUFG                      | brk_addr_r[31]_i_1_n_3          | rst                          |               10 |             32 |         3.20 |
|  clk_cpu_BUFG                      | cpu0/Registers[18][31]_i_1_n_3  | rst                          |               16 |             32 |         2.00 |
|  clk_pdu_BUFG                      | swx_data_r[31]_i_1_n_3          |                              |               10 |             32 |         3.20 |
|  clk_cpu_BUFG                      | cpu0/Registers[9][31]_i_1_n_3   | rst                          |               28 |             32 |         1.14 |
|  clk_pdu_BUFG                      | cpu0/E[0]                       | rst                          |               14 |             32 |         2.29 |
|  clk_cpu_BUFG                      | cpu0/Registers[15][31]_i_1_n_3  | rst                          |               16 |             32 |         2.00 |
|  clk_cpu_BUFG                      | cpu0/Registers[20][31]_i_1_n_3  | rst                          |               17 |             32 |         1.88 |
|  n_1_352_BUFG                      |                                 | cpu0/io_dout_reg[31]_i_2_n_3 |               12 |             32 |         2.67 |
|  clk_cpu_BUFG                      | cpu0/Registers[21][31]_i_1_n_3  | rst                          |               19 |             32 |         1.68 |
|  n_2_510_BUFG                      |                                 |                              |               18 |             32 |         1.78 |
|  clk_pdu_BUFG                      | tmp_r[31]_i_2_n_3               | tmp_r[31]_i_1_n_3            |               12 |             32 |         2.67 |
|  clk_cpu_BUFG                      |                                 |                              |               32 |            128 |         4.00 |
|  clk_cpu_BUFG                      | cpu0/Mem_ctrl[2]                |                              |               32 |            128 |         4.00 |
|  clk_cpu_BUFG                      |                                 | rst                          |              192 |            506 |         2.64 |
+------------------------------------+---------------------------------+------------------------------+------------------+----------------+--------------+


