// Seed: 1510763762
module module_0 (
    output supply1 id_0,
    input wor id_1
);
  assign id_0 = 1 - 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output tri   id_3,
    input  logic id_4,
    input  wand  id_5
);
  assign id_3 = id_1;
  wire id_7 = id_7;
  module_0(
      id_3, id_5
  );
  reg id_8;
  reg id_9;
  always @(1)
  fork
    id_8 <= id_4;
    id_9 <= 1;
    $display(id_5);
  join
  assign id_9 = 1'h0;
endmodule
