
CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001568  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080016f0  080016f8  000116f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080016f0  080016f0  000116f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080016f4  080016f4  000116f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  000116f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000116f8  2**0
                  CONTENTS
  7 .bss          00000070  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000070  20000070  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000116f8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00006419  00000000  00000000  00011728  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001034  00000000  00000000  00017b41  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000007d0  00000000  00000000  00018b78  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000728  00000000  00000000  00019348  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002942  00000000  00000000  00019a70  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002c56  00000000  00000000  0001c3b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0001f008  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002158  00000000  00000000  0001f084  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000211dc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080016d8 	.word	0x080016d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080016d8 	.word	0x080016d8

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <CAN_DeInit>:
  * @brief  Deinitializes the CAN peripheral registers to their default reset values.
  * @param  CANx: where x can be 1 or 2 to select the CAN peripheral.
  * @retval None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b082      	sub	sp, #8
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  if (CANx == CAN1)
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	4a0e      	ldr	r2, [pc, #56]	; (80002d0 <CAN_DeInit+0x44>)
 8000298:	4293      	cmp	r3, r2
 800029a:	d10a      	bne.n	80002b2 <CAN_DeInit+0x26>
  {
    /* Enable CAN1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 800029c:	2101      	movs	r1, #1
 800029e:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80002a2:	f000 fe0d 	bl	8000ec0 <RCC_APB1PeriphResetCmd>
    /* Release CAN1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 80002a6:	2100      	movs	r1, #0
 80002a8:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80002ac:	f000 fe08 	bl	8000ec0 <RCC_APB1PeriphResetCmd>
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
  }
}
 80002b0:	e009      	b.n	80002c6 <CAN_DeInit+0x3a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
 80002b2:	2101      	movs	r1, #1
 80002b4:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80002b8:	f000 fe02 	bl	8000ec0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 80002bc:	2100      	movs	r1, #0
 80002be:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80002c2:	f000 fdfd 	bl	8000ec0 <RCC_APB1PeriphResetCmd>
}
 80002c6:	bf00      	nop
 80002c8:	3708      	adds	r7, #8
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	40006400 	.word	0x40006400

080002d4 <CAN_Init>:
  *         the configuration information for the CAN peripheral.
  * @retval Constant indicates initialization succeed which will be 
  *         CAN_InitStatus_Failed or CAN_InitStatus_Success.
  */
uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b085      	sub	sp, #20
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
 80002dc:	6039      	str	r1, [r7, #0]
  uint8_t InitStatus = CAN_InitStatus_Failed;
 80002de:	2300      	movs	r3, #0
 80002e0:	73fb      	strb	r3, [r7, #15]
  uint32_t wait_ack = 0x00000000;
 80002e2:	2300      	movs	r3, #0
 80002e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	f023 0202 	bic.w	r2, r3, #2
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	f043 0201 	orr.w	r2, r3, #1
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	601a      	str	r2, [r3, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 80002fe:	e002      	b.n	8000306 <CAN_Init+0x32>
  {
    wait_ack++;
 8000300:	68bb      	ldr	r3, [r7, #8]
 8000302:	3301      	adds	r3, #1
 8000304:	60bb      	str	r3, [r7, #8]
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	685b      	ldr	r3, [r3, #4]
 800030a:	f003 0301 	and.w	r3, r3, #1
 800030e:	2b01      	cmp	r3, #1
 8000310:	d004      	beq.n	800031c <CAN_Init+0x48>
 8000312:	68bb      	ldr	r3, [r7, #8]
 8000314:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000318:	4293      	cmp	r3, r2
 800031a:	d1f1      	bne.n	8000300 <CAN_Init+0x2c>
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	685b      	ldr	r3, [r3, #4]
 8000320:	f003 0301 	and.w	r3, r3, #1
 8000324:	2b01      	cmp	r3, #1
 8000326:	d002      	beq.n	800032e <CAN_Init+0x5a>
  {
    InitStatus = CAN_InitStatus_Failed;
 8000328:	2300      	movs	r3, #0
 800032a:	73fb      	strb	r3, [r7, #15]
 800032c:	e09c      	b.n	8000468 <CAN_Init+0x194>
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 800032e:	683b      	ldr	r3, [r7, #0]
 8000330:	799b      	ldrb	r3, [r3, #6]
 8000332:	2b01      	cmp	r3, #1
 8000334:	d106      	bne.n	8000344 <CAN_Init+0x70>
    {
      CANx->MCR |= CAN_MCR_TTCM;
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	601a      	str	r2, [r3, #0]
 8000342:	e005      	b.n	8000350 <CAN_Init+0x7c>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8000350:	683b      	ldr	r3, [r7, #0]
 8000352:	79db      	ldrb	r3, [r3, #7]
 8000354:	2b01      	cmp	r3, #1
 8000356:	d106      	bne.n	8000366 <CAN_Init+0x92>
    {
      CANx->MCR |= CAN_MCR_ABOM;
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	601a      	str	r2, [r3, #0]
 8000364:	e005      	b.n	8000372 <CAN_Init+0x9e>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8000372:	683b      	ldr	r3, [r7, #0]
 8000374:	7a1b      	ldrb	r3, [r3, #8]
 8000376:	2b01      	cmp	r3, #1
 8000378:	d106      	bne.n	8000388 <CAN_Init+0xb4>
    {
      CANx->MCR |= CAN_MCR_AWUM;
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	f043 0220 	orr.w	r2, r3, #32
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	601a      	str	r2, [r3, #0]
 8000386:	e005      	b.n	8000394 <CAN_Init+0xc0>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	f023 0220 	bic.w	r2, r3, #32
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	601a      	str	r2, [r3, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	7a5b      	ldrb	r3, [r3, #9]
 8000398:	2b01      	cmp	r3, #1
 800039a:	d106      	bne.n	80003aa <CAN_Init+0xd6>
    {
      CANx->MCR |= CAN_MCR_NART;
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	f043 0210 	orr.w	r2, r3, #16
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	601a      	str	r2, [r3, #0]
 80003a8:	e005      	b.n	80003b6 <CAN_Init+0xe2>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	f023 0210 	bic.w	r2, r3, #16
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	601a      	str	r2, [r3, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 80003b6:	683b      	ldr	r3, [r7, #0]
 80003b8:	7a9b      	ldrb	r3, [r3, #10]
 80003ba:	2b01      	cmp	r3, #1
 80003bc:	d106      	bne.n	80003cc <CAN_Init+0xf8>
    {
      CANx->MCR |= CAN_MCR_RFLM;
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	f043 0208 	orr.w	r2, r3, #8
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	601a      	str	r2, [r3, #0]
 80003ca:	e005      	b.n	80003d8 <CAN_Init+0x104>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	f023 0208 	bic.w	r2, r3, #8
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	601a      	str	r2, [r3, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 80003d8:	683b      	ldr	r3, [r7, #0]
 80003da:	7adb      	ldrb	r3, [r3, #11]
 80003dc:	2b01      	cmp	r3, #1
 80003de:	d106      	bne.n	80003ee <CAN_Init+0x11a>
    {
      CANx->MCR |= CAN_MCR_TXFP;
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	f043 0204 	orr.w	r2, r3, #4
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	601a      	str	r2, [r3, #0]
 80003ec:	e005      	b.n	80003fa <CAN_Init+0x126>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	f023 0204 	bic.w	r2, r3, #4
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	601a      	str	r2, [r3, #0]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 80003fa:	683b      	ldr	r3, [r7, #0]
 80003fc:	789b      	ldrb	r3, [r3, #2]
 80003fe:	079a      	lsls	r2, r3, #30
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8000400:	683b      	ldr	r3, [r7, #0]
 8000402:	78db      	ldrb	r3, [r3, #3]
 8000404:	061b      	lsls	r3, r3, #24
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8000406:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8000408:	683b      	ldr	r3, [r7, #0]
 800040a:	791b      	ldrb	r3, [r3, #4]
 800040c:	041b      	lsls	r3, r3, #16
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 800040e:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8000410:	683b      	ldr	r3, [r7, #0]
 8000412:	795b      	ldrb	r3, [r3, #5]
 8000414:	051b      	lsls	r3, r3, #20
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8000416:	431a      	orrs	r2, r3
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8000418:	683b      	ldr	r3, [r7, #0]
 800041a:	881b      	ldrh	r3, [r3, #0]
 800041c:	3b01      	subs	r3, #1
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 800041e:	431a      	orrs	r2, r3
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	61da      	str	r2, [r3, #28]

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	f023 0201 	bic.w	r2, r3, #1
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	601a      	str	r2, [r3, #0]

   /* Wait the acknowledge */
   wait_ack = 0;
 8000430:	2300      	movs	r3, #0
 8000432:	60bb      	str	r3, [r7, #8]

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000434:	e002      	b.n	800043c <CAN_Init+0x168>
   {
     wait_ack++;
 8000436:	68bb      	ldr	r3, [r7, #8]
 8000438:	3301      	adds	r3, #1
 800043a:	60bb      	str	r3, [r7, #8]
   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	685b      	ldr	r3, [r3, #4]
 8000440:	f003 0301 	and.w	r3, r3, #1
 8000444:	2b01      	cmp	r3, #1
 8000446:	d104      	bne.n	8000452 <CAN_Init+0x17e>
 8000448:	68bb      	ldr	r3, [r7, #8]
 800044a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800044e:	4293      	cmp	r3, r2
 8000450:	d1f1      	bne.n	8000436 <CAN_Init+0x162>
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	685b      	ldr	r3, [r3, #4]
 8000456:	f003 0301 	and.w	r3, r3, #1
 800045a:	2b01      	cmp	r3, #1
 800045c:	d102      	bne.n	8000464 <CAN_Init+0x190>
    {
      InitStatus = CAN_InitStatus_Failed;
 800045e:	2300      	movs	r3, #0
 8000460:	73fb      	strb	r3, [r7, #15]
 8000462:	e001      	b.n	8000468 <CAN_Init+0x194>
    }
    else
    {
      InitStatus = CAN_InitStatus_Success ;
 8000464:	2301      	movs	r3, #1
 8000466:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
 8000468:	7bfb      	ldrb	r3, [r7, #15]
}
 800046a:	4618      	mov	r0, r3
 800046c:	3714      	adds	r7, #20
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
	...

08000478 <CAN_FilterInit>:
  * @param  CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef structure that
  *         contains the configuration information.
  * @retval None
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 8000478:	b480      	push	{r7}
 800047a:	b085      	sub	sp, #20
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  uint32_t filter_number_bit_pos = 0;
 8000480:	2300      	movs	r3, #0
 8000482:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	7a9b      	ldrb	r3, [r3, #10]
 8000488:	461a      	mov	r2, r3
 800048a:	2301      	movs	r3, #1
 800048c:	4093      	lsls	r3, r2
 800048e:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000490:	4a56      	ldr	r2, [pc, #344]	; (80005ec <CAN_FilterInit+0x174>)
 8000492:	4b56      	ldr	r3, [pc, #344]	; (80005ec <CAN_FilterInit+0x174>)
 8000494:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000498:	f043 0301 	orr.w	r3, r3, #1
 800049c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 80004a0:	4952      	ldr	r1, [pc, #328]	; (80005ec <CAN_FilterInit+0x174>)
 80004a2:	4b52      	ldr	r3, [pc, #328]	; (80005ec <CAN_FilterInit+0x174>)
 80004a4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	43db      	mvns	r3, r3
 80004ac:	4013      	ands	r3, r2
 80004ae:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	7b1b      	ldrb	r3, [r3, #12]
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d125      	bne.n	8000506 <CAN_FilterInit+0x8e>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 80004ba:	494c      	ldr	r1, [pc, #304]	; (80005ec <CAN_FilterInit+0x174>)
 80004bc:	4b4b      	ldr	r3, [pc, #300]	; (80005ec <CAN_FilterInit+0x174>)
 80004be:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	43db      	mvns	r3, r3
 80004c6:	4013      	ands	r3, r2
 80004c8:	f8c1 320c 	str.w	r3, [r1, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80004cc:	4947      	ldr	r1, [pc, #284]	; (80005ec <CAN_FilterInit+0x174>)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	7a9b      	ldrb	r3, [r3, #10]
 80004d2:	4618      	mov	r0, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	88db      	ldrh	r3, [r3, #6]
 80004d8:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 80004da:	687a      	ldr	r2, [r7, #4]
 80004dc:	8852      	ldrh	r2, [r2, #2]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 80004de:	431a      	orrs	r2, r3
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80004e0:	f100 0348 	add.w	r3, r0, #72	; 0x48
 80004e4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80004e8:	4940      	ldr	r1, [pc, #256]	; (80005ec <CAN_FilterInit+0x174>)
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	7a9b      	ldrb	r3, [r3, #10]
 80004ee:	4618      	mov	r0, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	889b      	ldrh	r3, [r3, #4]
 80004f4:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
 80004f6:	687a      	ldr	r2, [r7, #4]
 80004f8:	8812      	ldrh	r2, [r2, #0]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80004fa:	431a      	orrs	r2, r3
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80004fc:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8000500:	00db      	lsls	r3, r3, #3
 8000502:	440b      	add	r3, r1
 8000504:	605a      	str	r2, [r3, #4]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	7b1b      	ldrb	r3, [r3, #12]
 800050a:	2b01      	cmp	r3, #1
 800050c:	d124      	bne.n	8000558 <CAN_FilterInit+0xe0>
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 800050e:	4937      	ldr	r1, [pc, #220]	; (80005ec <CAN_FilterInit+0x174>)
 8000510:	4b36      	ldr	r3, [pc, #216]	; (80005ec <CAN_FilterInit+0x174>)
 8000512:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	4313      	orrs	r3, r2
 800051a:	f8c1 320c 	str.w	r3, [r1, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 800051e:	4933      	ldr	r1, [pc, #204]	; (80005ec <CAN_FilterInit+0x174>)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	7a9b      	ldrb	r3, [r3, #10]
 8000524:	4618      	mov	r0, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	881b      	ldrh	r3, [r3, #0]
 800052a:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 800052c:	687a      	ldr	r2, [r7, #4]
 800052e:	8852      	ldrh	r2, [r2, #2]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000530:	431a      	orrs	r2, r3
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000532:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8000536:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800053a:	492c      	ldr	r1, [pc, #176]	; (80005ec <CAN_FilterInit+0x174>)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	7a9b      	ldrb	r3, [r3, #10]
 8000540:	4618      	mov	r0, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	889b      	ldrh	r3, [r3, #4]
 8000546:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	88d2      	ldrh	r2, [r2, #6]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 800054c:	431a      	orrs	r2, r3
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800054e:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8000552:	00db      	lsls	r3, r3, #3
 8000554:	440b      	add	r3, r1
 8000556:	605a      	str	r2, [r3, #4]
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	7adb      	ldrb	r3, [r3, #11]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d109      	bne.n	8000574 <CAN_FilterInit+0xfc>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 8000560:	4922      	ldr	r1, [pc, #136]	; (80005ec <CAN_FilterInit+0x174>)
 8000562:	4b22      	ldr	r3, [pc, #136]	; (80005ec <CAN_FilterInit+0x174>)
 8000564:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	43db      	mvns	r3, r3
 800056c:	4013      	ands	r3, r2
 800056e:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
 8000572:	e007      	b.n	8000584 <CAN_FilterInit+0x10c>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000574:	491d      	ldr	r1, [pc, #116]	; (80005ec <CAN_FilterInit+0x174>)
 8000576:	4b1d      	ldr	r3, [pc, #116]	; (80005ec <CAN_FilterInit+0x174>)
 8000578:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4313      	orrs	r3, r2
 8000580:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	891b      	ldrh	r3, [r3, #8]
 8000588:	2b00      	cmp	r3, #0
 800058a:	d108      	bne.n	800059e <CAN_FilterInit+0x126>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 800058c:	4917      	ldr	r1, [pc, #92]	; (80005ec <CAN_FilterInit+0x174>)
 800058e:	4b17      	ldr	r3, [pc, #92]	; (80005ec <CAN_FilterInit+0x174>)
 8000590:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	43db      	mvns	r3, r3
 8000598:	4013      	ands	r3, r2
 800059a:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
  }

  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	891b      	ldrh	r3, [r3, #8]
 80005a2:	2b01      	cmp	r3, #1
 80005a4:	d107      	bne.n	80005b6 <CAN_FilterInit+0x13e>
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 80005a6:	4911      	ldr	r1, [pc, #68]	; (80005ec <CAN_FilterInit+0x174>)
 80005a8:	4b10      	ldr	r3, [pc, #64]	; (80005ec <CAN_FilterInit+0x174>)
 80005aa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	4313      	orrs	r3, r2
 80005b2:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	7b5b      	ldrb	r3, [r3, #13]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d107      	bne.n	80005ce <CAN_FilterInit+0x156>
  {
    CAN1->FA1R |= filter_number_bit_pos;
 80005be:	490b      	ldr	r1, [pc, #44]	; (80005ec <CAN_FilterInit+0x174>)
 80005c0:	4b0a      	ldr	r3, [pc, #40]	; (80005ec <CAN_FilterInit+0x174>)
 80005c2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	4313      	orrs	r3, r2
 80005ca:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 80005ce:	4a07      	ldr	r2, [pc, #28]	; (80005ec <CAN_FilterInit+0x174>)
 80005d0:	4b06      	ldr	r3, [pc, #24]	; (80005ec <CAN_FilterInit+0x174>)
 80005d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80005d6:	f023 0301 	bic.w	r3, r3, #1
 80005da:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 80005de:	bf00      	nop
 80005e0:	3714      	adds	r7, #20
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	40006400 	.word	0x40006400

080005f0 <CAN_Transmit>:
  * @param  TxMessage: pointer to a structure which contains CAN Id, CAN DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission or
  *         CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
 80005f8:	6039      	str	r1, [r7, #0]
  uint8_t transmit_mailbox = 0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	689b      	ldr	r3, [r3, #8]
 8000602:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000606:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800060a:	d102      	bne.n	8000612 <CAN_Transmit+0x22>
  {
    transmit_mailbox = 0;
 800060c:	2300      	movs	r3, #0
 800060e:	73fb      	strb	r3, [r7, #15]
 8000610:	e015      	b.n	800063e <CAN_Transmit+0x4e>
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	689b      	ldr	r3, [r3, #8]
 8000616:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800061a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800061e:	d102      	bne.n	8000626 <CAN_Transmit+0x36>
  {
    transmit_mailbox = 1;
 8000620:	2301      	movs	r3, #1
 8000622:	73fb      	strb	r3, [r7, #15]
 8000624:	e00b      	b.n	800063e <CAN_Transmit+0x4e>
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800062e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000632:	d102      	bne.n	800063a <CAN_Transmit+0x4a>
  {
    transmit_mailbox = 2;
 8000634:	2302      	movs	r3, #2
 8000636:	73fb      	strb	r3, [r7, #15]
 8000638:	e001      	b.n	800063e <CAN_Transmit+0x4e>
  }
  else
  {
    transmit_mailbox = CAN_TxStatus_NoMailBox;
 800063a:	2304      	movs	r3, #4
 800063c:	73fb      	strb	r3, [r7, #15]
  }

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
 800063e:	7bfb      	ldrb	r3, [r7, #15]
 8000640:	2b04      	cmp	r3, #4
 8000642:	f000 809c 	beq.w	800077e <CAN_Transmit+0x18e>
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8000646:	7bfb      	ldrb	r3, [r7, #15]
 8000648:	7bfa      	ldrb	r2, [r7, #15]
 800064a:	6879      	ldr	r1, [r7, #4]
 800064c:	3218      	adds	r2, #24
 800064e:	0112      	lsls	r2, r2, #4
 8000650:	440a      	add	r2, r1
 8000652:	6812      	ldr	r2, [r2, #0]
 8000654:	f002 0201 	and.w	r2, r2, #1
 8000658:	6879      	ldr	r1, [r7, #4]
 800065a:	3318      	adds	r3, #24
 800065c:	011b      	lsls	r3, r3, #4
 800065e:	440b      	add	r3, r1
 8000660:	601a      	str	r2, [r3, #0]
    if (TxMessage->IDE == CAN_Id_Standard)
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	7a1b      	ldrb	r3, [r3, #8]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d113      	bne.n	8000692 <CAN_Transmit+0xa2>
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 800066a:	7bfb      	ldrb	r3, [r7, #15]
 800066c:	7bfa      	ldrb	r2, [r7, #15]
 800066e:	6879      	ldr	r1, [r7, #4]
 8000670:	3218      	adds	r2, #24
 8000672:	0112      	lsls	r2, r2, #4
 8000674:	440a      	add	r2, r1
 8000676:	6811      	ldr	r1, [r2, #0]
 8000678:	683a      	ldr	r2, [r7, #0]
 800067a:	6812      	ldr	r2, [r2, #0]
 800067c:	0552      	lsls	r2, r2, #21
                                                  TxMessage->RTR);
 800067e:	6838      	ldr	r0, [r7, #0]
 8000680:	7a40      	ldrb	r0, [r0, #9]
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 8000682:	4302      	orrs	r2, r0
 8000684:	430a      	orrs	r2, r1
 8000686:	6879      	ldr	r1, [r7, #4]
 8000688:	3318      	adds	r3, #24
 800068a:	011b      	lsls	r3, r3, #4
 800068c:	440b      	add	r3, r1
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	e015      	b.n	80006be <CAN_Transmit+0xce>
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8000692:	7bfb      	ldrb	r3, [r7, #15]
 8000694:	7bfa      	ldrb	r2, [r7, #15]
 8000696:	6879      	ldr	r1, [r7, #4]
 8000698:	3218      	adds	r2, #24
 800069a:	0112      	lsls	r2, r2, #4
 800069c:	440a      	add	r2, r1
 800069e:	6811      	ldr	r1, [r2, #0]
 80006a0:	683a      	ldr	r2, [r7, #0]
 80006a2:	6852      	ldr	r2, [r2, #4]
 80006a4:	00d2      	lsls	r2, r2, #3
                                                  TxMessage->IDE | \
 80006a6:	6838      	ldr	r0, [r7, #0]
 80006a8:	7a00      	ldrb	r0, [r0, #8]
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 80006aa:	4302      	orrs	r2, r0
                                                  TxMessage->RTR);
 80006ac:	6838      	ldr	r0, [r7, #0]
 80006ae:	7a40      	ldrb	r0, [r0, #9]
                                                  TxMessage->IDE | \
 80006b0:	4302      	orrs	r2, r0
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 80006b2:	430a      	orrs	r2, r1
 80006b4:	6879      	ldr	r1, [r7, #4]
 80006b6:	3318      	adds	r3, #24
 80006b8:	011b      	lsls	r3, r3, #4
 80006ba:	440b      	add	r3, r1
 80006bc:	601a      	str	r2, [r3, #0]
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	7a9b      	ldrb	r3, [r3, #10]
 80006c2:	f003 030f 	and.w	r3, r3, #15
 80006c6:	b2da      	uxtb	r2, r3
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	729a      	strb	r2, [r3, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 80006cc:	7bfb      	ldrb	r3, [r7, #15]
 80006ce:	7bfa      	ldrb	r2, [r7, #15]
 80006d0:	6879      	ldr	r1, [r7, #4]
 80006d2:	3218      	adds	r2, #24
 80006d4:	0112      	lsls	r2, r2, #4
 80006d6:	440a      	add	r2, r1
 80006d8:	3204      	adds	r2, #4
 80006da:	6812      	ldr	r2, [r2, #0]
 80006dc:	f022 020f 	bic.w	r2, r2, #15
 80006e0:	6879      	ldr	r1, [r7, #4]
 80006e2:	3318      	adds	r3, #24
 80006e4:	011b      	lsls	r3, r3, #4
 80006e6:	440b      	add	r3, r1
 80006e8:	3304      	adds	r3, #4
 80006ea:	601a      	str	r2, [r3, #0]
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 80006ec:	7bfb      	ldrb	r3, [r7, #15]
 80006ee:	7bfa      	ldrb	r2, [r7, #15]
 80006f0:	6879      	ldr	r1, [r7, #4]
 80006f2:	3218      	adds	r2, #24
 80006f4:	0112      	lsls	r2, r2, #4
 80006f6:	440a      	add	r2, r1
 80006f8:	3204      	adds	r2, #4
 80006fa:	6812      	ldr	r2, [r2, #0]
 80006fc:	6839      	ldr	r1, [r7, #0]
 80006fe:	7a89      	ldrb	r1, [r1, #10]
 8000700:	430a      	orrs	r2, r1
 8000702:	6879      	ldr	r1, [r7, #4]
 8000704:	3318      	adds	r3, #24
 8000706:	011b      	lsls	r3, r3, #4
 8000708:	440b      	add	r3, r1
 800070a:	3304      	adds	r3, #4
 800070c:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 800070e:	7bfb      	ldrb	r3, [r7, #15]
 8000710:	683a      	ldr	r2, [r7, #0]
 8000712:	7b92      	ldrb	r2, [r2, #14]
 8000714:	0611      	lsls	r1, r2, #24
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8000716:	683a      	ldr	r2, [r7, #0]
 8000718:	7b52      	ldrb	r2, [r2, #13]
 800071a:	0412      	lsls	r2, r2, #16
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 800071c:	4311      	orrs	r1, r2
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 800071e:	683a      	ldr	r2, [r7, #0]
 8000720:	7b12      	ldrb	r2, [r2, #12]
 8000722:	0212      	lsls	r2, r2, #8
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8000724:	430a      	orrs	r2, r1
                                             ((uint32_t)TxMessage->Data[0]));
 8000726:	6839      	ldr	r1, [r7, #0]
 8000728:	7ac9      	ldrb	r1, [r1, #11]
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 800072a:	430a      	orrs	r2, r1
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 800072c:	6879      	ldr	r1, [r7, #4]
 800072e:	011b      	lsls	r3, r3, #4
 8000730:	440b      	add	r3, r1
 8000732:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000736:	601a      	str	r2, [r3, #0]
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000738:	7bfb      	ldrb	r3, [r7, #15]
 800073a:	683a      	ldr	r2, [r7, #0]
 800073c:	7c92      	ldrb	r2, [r2, #18]
 800073e:	0611      	lsls	r1, r2, #24
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8000740:	683a      	ldr	r2, [r7, #0]
 8000742:	7c52      	ldrb	r2, [r2, #17]
 8000744:	0412      	lsls	r2, r2, #16
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000746:	4311      	orrs	r1, r2
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000748:	683a      	ldr	r2, [r7, #0]
 800074a:	7c12      	ldrb	r2, [r2, #16]
 800074c:	0212      	lsls	r2, r2, #8
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 800074e:	430a      	orrs	r2, r1
                                             ((uint32_t)TxMessage->Data[4]));
 8000750:	6839      	ldr	r1, [r7, #0]
 8000752:	7bc9      	ldrb	r1, [r1, #15]
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000754:	430a      	orrs	r2, r1
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000756:	6879      	ldr	r1, [r7, #4]
 8000758:	011b      	lsls	r3, r3, #4
 800075a:	440b      	add	r3, r1
 800075c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8000760:	601a      	str	r2, [r3, #0]
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 8000762:	7bfb      	ldrb	r3, [r7, #15]
 8000764:	7bfa      	ldrb	r2, [r7, #15]
 8000766:	6879      	ldr	r1, [r7, #4]
 8000768:	3218      	adds	r2, #24
 800076a:	0112      	lsls	r2, r2, #4
 800076c:	440a      	add	r2, r1
 800076e:	6812      	ldr	r2, [r2, #0]
 8000770:	f042 0201 	orr.w	r2, r2, #1
 8000774:	6879      	ldr	r1, [r7, #4]
 8000776:	3318      	adds	r3, #24
 8000778:	011b      	lsls	r3, r3, #4
 800077a:	440b      	add	r3, r1
 800077c:	601a      	str	r2, [r3, #0]
  }
  return transmit_mailbox;
 800077e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000780:	4618      	mov	r0, r3
 8000782:	3714      	adds	r7, #20
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr

0800078c <CAN_Receive>:
  * @param  RxMessage: pointer to a structure receive frame which contains CAN Id,
  *         CAN DLC, CAN data and FMI number.
  * @retval None
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 800078c:	b480      	push	{r7}
 800078e:	b085      	sub	sp, #20
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	460b      	mov	r3, r1
 8000796:	607a      	str	r2, [r7, #4]
 8000798:	72fb      	strb	r3, [r7, #11]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 800079a:	7afb      	ldrb	r3, [r7, #11]
 800079c:	68fa      	ldr	r2, [r7, #12]
 800079e:	331b      	adds	r3, #27
 80007a0:	011b      	lsls	r3, r3, #4
 80007a2:	4413      	add	r3, r2
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	f003 0304 	and.w	r3, r3, #4
 80007ac:	b2da      	uxtb	r2, r3
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	721a      	strb	r2, [r3, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	7a1b      	ldrb	r3, [r3, #8]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d10b      	bne.n	80007d2 <CAN_Receive+0x46>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 80007ba:	7afb      	ldrb	r3, [r7, #11]
 80007bc:	68fa      	ldr	r2, [r7, #12]
 80007be:	331b      	adds	r3, #27
 80007c0:	011b      	lsls	r3, r3, #4
 80007c2:	4413      	add	r3, r2
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	0d5b      	lsrs	r3, r3, #21
 80007c8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	e00a      	b.n	80007e8 <CAN_Receive+0x5c>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 80007d2:	7afb      	ldrb	r3, [r7, #11]
 80007d4:	68fa      	ldr	r2, [r7, #12]
 80007d6:	331b      	adds	r3, #27
 80007d8:	011b      	lsls	r3, r3, #4
 80007da:	4413      	add	r3, r2
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	08db      	lsrs	r3, r3, #3
 80007e0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	605a      	str	r2, [r3, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 80007e8:	7afb      	ldrb	r3, [r7, #11]
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	331b      	adds	r3, #27
 80007ee:	011b      	lsls	r3, r3, #4
 80007f0:	4413      	add	r3, r2
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	f003 0302 	and.w	r3, r3, #2
 80007fa:	b2da      	uxtb	r2, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	725a      	strb	r2, [r3, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8000800:	7afb      	ldrb	r3, [r7, #11]
 8000802:	68fa      	ldr	r2, [r7, #12]
 8000804:	331b      	adds	r3, #27
 8000806:	011b      	lsls	r3, r3, #4
 8000808:	4413      	add	r3, r2
 800080a:	3304      	adds	r3, #4
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	b2db      	uxtb	r3, r3
 8000810:	f003 030f 	and.w	r3, r3, #15
 8000814:	b2da      	uxtb	r2, r3
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	729a      	strb	r2, [r3, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 800081a:	7afb      	ldrb	r3, [r7, #11]
 800081c:	68fa      	ldr	r2, [r7, #12]
 800081e:	331b      	adds	r3, #27
 8000820:	011b      	lsls	r3, r3, #4
 8000822:	4413      	add	r3, r2
 8000824:	3304      	adds	r3, #4
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	0a1b      	lsrs	r3, r3, #8
 800082a:	b2da      	uxtb	r2, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	74da      	strb	r2, [r3, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8000830:	7afb      	ldrb	r3, [r7, #11]
 8000832:	68fa      	ldr	r2, [r7, #12]
 8000834:	011b      	lsls	r3, r3, #4
 8000836:	4413      	add	r3, r2
 8000838:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	b2da      	uxtb	r2, r3
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	72da      	strb	r2, [r3, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8000844:	7afb      	ldrb	r3, [r7, #11]
 8000846:	68fa      	ldr	r2, [r7, #12]
 8000848:	011b      	lsls	r3, r3, #4
 800084a:	4413      	add	r3, r2
 800084c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	0a1b      	lsrs	r3, r3, #8
 8000854:	b2da      	uxtb	r2, r3
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	731a      	strb	r2, [r3, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 800085a:	7afb      	ldrb	r3, [r7, #11]
 800085c:	68fa      	ldr	r2, [r7, #12]
 800085e:	011b      	lsls	r3, r3, #4
 8000860:	4413      	add	r3, r2
 8000862:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	0c1b      	lsrs	r3, r3, #16
 800086a:	b2da      	uxtb	r2, r3
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	735a      	strb	r2, [r3, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8000870:	7afb      	ldrb	r3, [r7, #11]
 8000872:	68fa      	ldr	r2, [r7, #12]
 8000874:	011b      	lsls	r3, r3, #4
 8000876:	4413      	add	r3, r2
 8000878:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	0e1b      	lsrs	r3, r3, #24
 8000880:	b2da      	uxtb	r2, r3
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	739a      	strb	r2, [r3, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 8000886:	7afb      	ldrb	r3, [r7, #11]
 8000888:	68fa      	ldr	r2, [r7, #12]
 800088a:	011b      	lsls	r3, r3, #4
 800088c:	4413      	add	r3, r2
 800088e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	b2da      	uxtb	r2, r3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	73da      	strb	r2, [r3, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 800089a:	7afb      	ldrb	r3, [r7, #11]
 800089c:	68fa      	ldr	r2, [r7, #12]
 800089e:	011b      	lsls	r3, r3, #4
 80008a0:	4413      	add	r3, r2
 80008a2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	0a1b      	lsrs	r3, r3, #8
 80008aa:	b2da      	uxtb	r2, r3
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	741a      	strb	r2, [r3, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 80008b0:	7afb      	ldrb	r3, [r7, #11]
 80008b2:	68fa      	ldr	r2, [r7, #12]
 80008b4:	011b      	lsls	r3, r3, #4
 80008b6:	4413      	add	r3, r2
 80008b8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	0c1b      	lsrs	r3, r3, #16
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	745a      	strb	r2, [r3, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 80008c6:	7afb      	ldrb	r3, [r7, #11]
 80008c8:	68fa      	ldr	r2, [r7, #12]
 80008ca:	011b      	lsls	r3, r3, #4
 80008cc:	4413      	add	r3, r2
 80008ce:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	0e1b      	lsrs	r3, r3, #24
 80008d6:	b2da      	uxtb	r2, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	749a      	strb	r2, [r3, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 80008dc:	7afb      	ldrb	r3, [r7, #11]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d106      	bne.n	80008f0 <CAN_Receive+0x164>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	68db      	ldr	r3, [r3, #12]
 80008e6:	f043 0220 	orr.w	r2, r3, #32
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	60da      	str	r2, [r3, #12]
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
  }
}
 80008ee:	e005      	b.n	80008fc <CAN_Receive+0x170>
    CANx->RF1R |= CAN_RF1R_RFOM1;
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	691b      	ldr	r3, [r3, #16]
 80008f4:	f043 0220 	orr.w	r2, r3, #32
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	611a      	str	r2, [r3, #16]
}
 80008fc:	bf00      	nop
 80008fe:	3714      	adds	r7, #20
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr

08000908 <CAN_ITConfig>:
  * @param  NewState: new state of the CAN interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)
{
 8000908:	b480      	push	{r7}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	60f8      	str	r0, [r7, #12]
 8000910:	60b9      	str	r1, [r7, #8]
 8000912:	4613      	mov	r3, r2
 8000914:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000916:	79fb      	ldrb	r3, [r7, #7]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d006      	beq.n	800092a <CAN_ITConfig+0x22>
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	695a      	ldr	r2, [r3, #20]
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	431a      	orrs	r2, r3
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	615a      	str	r2, [r3, #20]
  else
  {
    /* Disable the selected CANx interrupt */
    CANx->IER &= ~CAN_IT;
  }
}
 8000928:	e006      	b.n	8000938 <CAN_ITConfig+0x30>
    CANx->IER &= ~CAN_IT;
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	695a      	ldr	r2, [r3, #20]
 800092e:	68bb      	ldr	r3, [r7, #8]
 8000930:	43db      	mvns	r3, r3
 8000932:	401a      	ands	r2, r3
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	615a      	str	r2, [r3, #20]
}
 8000938:	bf00      	nop
 800093a:	3714      	adds	r7, #20
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr

08000944 <CAN_GetFlagStatus>:
  *            @arg CAN_FLAG_BOF: Bus-Off Flag    
  *            @arg CAN_FLAG_LEC: Last error code Flag      
  * @retval The new state of CAN_FLAG (SET or RESET).
  */
FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG)
{
 8000944:	b480      	push	{r7}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800094e:	2300      	movs	r3, #0
 8000950:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_GET_FLAG(CAN_FLAG));
  

  if((CAN_FLAG & CAN_FLAGS_ESR) != (uint32_t)RESET)
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8000958:	2b00      	cmp	r3, #0
 800095a:	d00d      	beq.n	8000978 <CAN_GetFlagStatus+0x34>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->ESR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	699a      	ldr	r2, [r3, #24]
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	4013      	ands	r3, r2
 8000964:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000968:	2b00      	cmp	r3, #0
 800096a:	d002      	beq.n	8000972 <CAN_GetFlagStatus+0x2e>
    { 
      /* CAN_FLAG is set */
      bitstatus = SET;
 800096c:	2301      	movs	r3, #1
 800096e:	73fb      	strb	r3, [r7, #15]
 8000970:	e048      	b.n	8000a04 <CAN_GetFlagStatus+0xc0>
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 8000972:	2300      	movs	r3, #0
 8000974:	73fb      	strb	r3, [r7, #15]
 8000976:	e045      	b.n	8000a04 <CAN_GetFlagStatus+0xc0>
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_MSR) != (uint32_t)RESET)
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800097e:	2b00      	cmp	r3, #0
 8000980:	d00d      	beq.n	800099e <CAN_GetFlagStatus+0x5a>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->MSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	685a      	ldr	r2, [r3, #4]
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	4013      	ands	r3, r2
 800098a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800098e:	2b00      	cmp	r3, #0
 8000990:	d002      	beq.n	8000998 <CAN_GetFlagStatus+0x54>
    { 
      /* CAN_FLAG is set */
      bitstatus = SET;
 8000992:	2301      	movs	r3, #1
 8000994:	73fb      	strb	r3, [r7, #15]
 8000996:	e035      	b.n	8000a04 <CAN_GetFlagStatus+0xc0>
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 8000998:	2300      	movs	r3, #0
 800099a:	73fb      	strb	r3, [r7, #15]
 800099c:	e032      	b.n	8000a04 <CAN_GetFlagStatus+0xc0>
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_TSR) != (uint32_t)RESET)
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d00d      	beq.n	80009c4 <CAN_GetFlagStatus+0x80>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->TSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	689a      	ldr	r2, [r3, #8]
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	4013      	ands	r3, r2
 80009b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d002      	beq.n	80009be <CAN_GetFlagStatus+0x7a>
    { 
      /* CAN_FLAG is set */
      bitstatus = SET;
 80009b8:	2301      	movs	r3, #1
 80009ba:	73fb      	strb	r3, [r7, #15]
 80009bc:	e022      	b.n	8000a04 <CAN_GetFlagStatus+0xc0>
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 80009be:	2300      	movs	r3, #0
 80009c0:	73fb      	strb	r3, [r7, #15]
 80009c2:	e01f      	b.n	8000a04 <CAN_GetFlagStatus+0xc0>
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_RF0R) != (uint32_t)RESET)
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d00d      	beq.n	80009ea <CAN_GetFlagStatus+0xa6>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->RF0R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	68da      	ldr	r2, [r3, #12]
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	4013      	ands	r3, r2
 80009d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d002      	beq.n	80009e4 <CAN_GetFlagStatus+0xa0>
    { 
      /* CAN_FLAG is set */
      bitstatus = SET;
 80009de:	2301      	movs	r3, #1
 80009e0:	73fb      	strb	r3, [r7, #15]
 80009e2:	e00f      	b.n	8000a04 <CAN_GetFlagStatus+0xc0>
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 80009e4:	2300      	movs	r3, #0
 80009e6:	73fb      	strb	r3, [r7, #15]
 80009e8:	e00c      	b.n	8000a04 <CAN_GetFlagStatus+0xc0>
    }
  }
  else /* If(CAN_FLAG & CAN_FLAGS_RF1R != (uint32_t)RESET) */
  { 
    /* Check the status of the specified CAN flag */
    if ((uint32_t)(CANx->RF1R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	691a      	ldr	r2, [r3, #16]
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	4013      	ands	r3, r2
 80009f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d002      	beq.n	8000a00 <CAN_GetFlagStatus+0xbc>
    { 
      /* CAN_FLAG is set */
      bitstatus = SET;
 80009fa:	2301      	movs	r3, #1
 80009fc:	73fb      	strb	r3, [r7, #15]
 80009fe:	e001      	b.n	8000a04 <CAN_GetFlagStatus+0xc0>
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 8000a00:	2300      	movs	r3, #0
 8000a02:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Return the CAN_FLAG status */
  return  bitstatus;
 8000a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3714      	adds	r7, #20
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
	...

08000a14 <CAN_ClearITPendingBit>:
  *            @arg CAN_IT_LEC: Last error code Interrupt
  *            @arg CAN_IT_ERR: Error Interrupt 
  * @retval None
  */
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_IT(CAN_IT));

  switch (CAN_IT)
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a24:	d043      	beq.n	8000aae <CAN_ClearITPendingBit+0x9a>
 8000a26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a2a:	d80d      	bhi.n	8000a48 <CAN_ClearITPendingBit+0x34>
 8000a2c:	2b08      	cmp	r3, #8
 8000a2e:	d02a      	beq.n	8000a86 <CAN_ClearITPendingBit+0x72>
 8000a30:	2b08      	cmp	r3, #8
 8000a32:	d804      	bhi.n	8000a3e <CAN_ClearITPendingBit+0x2a>
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d01e      	beq.n	8000a76 <CAN_ClearITPendingBit+0x62>
 8000a38:	2b04      	cmp	r3, #4
 8000a3a:	d020      	beq.n	8000a7e <CAN_ClearITPendingBit+0x6a>
      /* Clear CAN_MSR_ERRI (rc_w1) */
      CANx->MSR = CAN_MSR_ERRI; 
       /* @note BOFF, EPVF and EWGF Flags are cleared by hardware depending on the CAN Bus status*/
       break;
    default:
       break;
 8000a3c:	e051      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
  switch (CAN_IT)
 8000a3e:	2b20      	cmp	r3, #32
 8000a40:	d025      	beq.n	8000a8e <CAN_ClearITPendingBit+0x7a>
 8000a42:	2b40      	cmp	r3, #64	; 0x40
 8000a44:	d027      	beq.n	8000a96 <CAN_ClearITPendingBit+0x82>
       break;
 8000a46:	e04c      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
  switch (CAN_IT)
 8000a48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000a4c:	d03b      	beq.n	8000ac6 <CAN_ClearITPendingBit+0xb2>
 8000a4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000a52:	d806      	bhi.n	8000a62 <CAN_ClearITPendingBit+0x4e>
 8000a54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000a58:	d02d      	beq.n	8000ab6 <CAN_ClearITPendingBit+0xa2>
 8000a5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a5e:	d02e      	beq.n	8000abe <CAN_ClearITPendingBit+0xaa>
       break;
 8000a60:	e03f      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
  switch (CAN_IT)
 8000a62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a66:	d01a      	beq.n	8000a9e <CAN_ClearITPendingBit+0x8a>
 8000a68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000a6c:	d01b      	beq.n	8000aa6 <CAN_ClearITPendingBit+0x92>
 8000a6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000a72:	d02f      	beq.n	8000ad4 <CAN_ClearITPendingBit+0xc0>
       break;
 8000a74:	e035      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
      CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2;  
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	4a1d      	ldr	r2, [pc, #116]	; (8000af0 <CAN_ClearITPendingBit+0xdc>)
 8000a7a:	609a      	str	r2, [r3, #8]
      break;
 8000a7c:	e031      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
      CANx->RF0R = CAN_RF0R_FULL0; 
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2208      	movs	r2, #8
 8000a82:	60da      	str	r2, [r3, #12]
      break;
 8000a84:	e02d      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
      CANx->RF0R = CAN_RF0R_FOVR0; 
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	2210      	movs	r2, #16
 8000a8a:	60da      	str	r2, [r3, #12]
      break;
 8000a8c:	e029      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
      CANx->RF1R = CAN_RF1R_FULL1;  
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	2208      	movs	r2, #8
 8000a92:	611a      	str	r2, [r3, #16]
      break;
 8000a94:	e025      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
      CANx->RF1R = CAN_RF1R_FOVR1; 
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	2210      	movs	r2, #16
 8000a9a:	611a      	str	r2, [r3, #16]
      break;
 8000a9c:	e021      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
      CANx->MSR = CAN_MSR_WKUI;  
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	2208      	movs	r2, #8
 8000aa2:	605a      	str	r2, [r3, #4]
      break;
 8000aa4:	e01d      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
      CANx->MSR = CAN_MSR_SLAKI;   
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2210      	movs	r2, #16
 8000aaa:	605a      	str	r2, [r3, #4]
      break;
 8000aac:	e019      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
      CANx->MSR = CAN_MSR_ERRI;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2204      	movs	r2, #4
 8000ab2:	605a      	str	r2, [r3, #4]
      break;
 8000ab4:	e015      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
      CANx->MSR = CAN_MSR_ERRI; 
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2204      	movs	r2, #4
 8000aba:	605a      	str	r2, [r3, #4]
      break;
 8000abc:	e011      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
      CANx->MSR = CAN_MSR_ERRI; 
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2204      	movs	r2, #4
 8000ac2:	605a      	str	r2, [r3, #4]
       break;
 8000ac4:	e00d      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
      CANx->ESR = RESET; 
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2200      	movs	r2, #0
 8000aca:	619a      	str	r2, [r3, #24]
      CANx->MSR = CAN_MSR_ERRI; 
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2204      	movs	r2, #4
 8000ad0:	605a      	str	r2, [r3, #4]
      break;
 8000ad2:	e006      	b.n	8000ae2 <CAN_ClearITPendingBit+0xce>
      CANx->ESR = RESET; 
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	619a      	str	r2, [r3, #24]
      CANx->MSR = CAN_MSR_ERRI; 
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2204      	movs	r2, #4
 8000ade:	605a      	str	r2, [r3, #4]
       break;
 8000ae0:	bf00      	nop
   }
}
 8000ae2:	bf00      	nop
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	00010101 	.word	0x00010101

08000af4 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b085      	sub	sp, #20
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000afc:	2300      	movs	r3, #0
 8000afe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000b00:	4b34      	ldr	r3, [pc, #208]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b02:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	799b      	ldrb	r3, [r3, #6]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d04f      	beq.n	8000bac <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000b0c:	4931      	ldr	r1, [pc, #196]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b0e:	4b31      	ldr	r3, [pc, #196]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	43db      	mvns	r3, r3
 8000b18:	4013      	ands	r3, r2
 8000b1a:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000b1c:	492d      	ldr	r1, [pc, #180]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b1e:	4b2d      	ldr	r3, [pc, #180]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b20:	685a      	ldr	r2, [r3, #4]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	43db      	mvns	r3, r3
 8000b28:	4013      	ands	r3, r2
 8000b2a:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	791b      	ldrb	r3, [r3, #4]
 8000b30:	461a      	mov	r2, r3
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	4413      	add	r3, r2
 8000b36:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	68fa      	ldr	r2, [r7, #12]
 8000b3c:	6811      	ldr	r1, [r2, #0]
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	6812      	ldr	r2, [r2, #0]
 8000b42:	430a      	orrs	r2, r1
 8000b44:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000b46:	4923      	ldr	r1, [pc, #140]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b48:	4b22      	ldr	r3, [pc, #136]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b4a:	689a      	ldr	r2, [r3, #8]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	43db      	mvns	r3, r3
 8000b52:	4013      	ands	r3, r2
 8000b54:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000b56:	491f      	ldr	r1, [pc, #124]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b58:	4b1e      	ldr	r3, [pc, #120]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b5a:	68da      	ldr	r2, [r3, #12]
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	43db      	mvns	r3, r3
 8000b62:	4013      	ands	r3, r2
 8000b64:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	795b      	ldrb	r3, [r3, #5]
 8000b6a:	2b10      	cmp	r3, #16
 8000b6c:	d10e      	bne.n	8000b8c <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000b6e:	4919      	ldr	r1, [pc, #100]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b70:	4b18      	ldr	r3, [pc, #96]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b72:	689a      	ldr	r2, [r3, #8]
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000b7c:	4915      	ldr	r1, [pc, #84]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b7e:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b80:	68da      	ldr	r2, [r3, #12]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4313      	orrs	r3, r2
 8000b88:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000b8a:	e01d      	b.n	8000bc8 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8000b8c:	4b11      	ldr	r3, [pc, #68]	; (8000bd4 <EXTI_Init+0xe0>)
 8000b8e:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	795b      	ldrb	r3, [r3, #5]
 8000b94:	461a      	mov	r2, r3
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	4413      	add	r3, r2
 8000b9a:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	68fa      	ldr	r2, [r7, #12]
 8000ba0:	6811      	ldr	r1, [r2, #0]
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	6812      	ldr	r2, [r2, #0]
 8000ba6:	430a      	orrs	r2, r1
 8000ba8:	601a      	str	r2, [r3, #0]
}
 8000baa:	e00d      	b.n	8000bc8 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	791b      	ldrb	r3, [r3, #4]
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	68fa      	ldr	r2, [r7, #12]
 8000bbc:	6811      	ldr	r1, [r2, #0]
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	6812      	ldr	r2, [r2, #0]
 8000bc2:	43d2      	mvns	r2, r2
 8000bc4:	400a      	ands	r2, r1
 8000bc6:	601a      	str	r2, [r3, #0]
}
 8000bc8:	bf00      	nop
 8000bca:	3714      	adds	r7, #20
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	40013c00 	.word	0x40013c00

08000bd8 <EXTI_GetFlagStatus>:
  * @param  EXTI_Line: specifies the EXTI line flag to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000be0:	2300      	movs	r3, #0
 8000be2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8000be4:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <EXTI_GetFlagStatus+0x30>)
 8000be6:	695a      	ldr	r2, [r3, #20]
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	4013      	ands	r3, r2
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d002      	beq.n	8000bf6 <EXTI_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	73fb      	strb	r3, [r7, #15]
 8000bf4:	e001      	b.n	8000bfa <EXTI_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3714      	adds	r7, #20
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr
 8000c08:	40013c00 	.word	0x40013c00

08000c0c <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000c14:	4a04      	ldr	r2, [pc, #16]	; (8000c28 <EXTI_ClearITPendingBit+0x1c>)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6153      	str	r3, [r2, #20]
}
 8000c1a:	bf00      	nop
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	40013c00 	.word	0x40013c00

08000c2c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b087      	sub	sp, #28
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000c36:	2300      	movs	r3, #0
 8000c38:	617b      	str	r3, [r7, #20]
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	613b      	str	r3, [r7, #16]
 8000c3e:	2300      	movs	r3, #0
 8000c40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000c42:	2300      	movs	r3, #0
 8000c44:	617b      	str	r3, [r7, #20]
 8000c46:	e076      	b.n	8000d36 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000c48:	2201      	movs	r2, #1
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c50:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	693b      	ldr	r3, [r7, #16]
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000c5c:	68fa      	ldr	r2, [r7, #12]
 8000c5e:	693b      	ldr	r3, [r7, #16]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d165      	bne.n	8000d30 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	2103      	movs	r1, #3
 8000c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c72:	43db      	mvns	r3, r3
 8000c74:	401a      	ands	r2, r3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	791b      	ldrb	r3, [r3, #4]
 8000c82:	4619      	mov	r1, r3
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	005b      	lsls	r3, r3, #1
 8000c88:	fa01 f303 	lsl.w	r3, r1, r3
 8000c8c:	431a      	orrs	r2, r3
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	791b      	ldrb	r3, [r3, #4]
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d003      	beq.n	8000ca2 <GPIO_Init+0x76>
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	791b      	ldrb	r3, [r3, #4]
 8000c9e:	2b02      	cmp	r3, #2
 8000ca0:	d12e      	bne.n	8000d00 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	689a      	ldr	r2, [r3, #8]
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	005b      	lsls	r3, r3, #1
 8000caa:	2103      	movs	r1, #3
 8000cac:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb0:	43db      	mvns	r3, r3
 8000cb2:	401a      	ands	r2, r3
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	689a      	ldr	r2, [r3, #8]
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	795b      	ldrb	r3, [r3, #5]
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	005b      	lsls	r3, r3, #1
 8000cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cca:	431a      	orrs	r2, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	685a      	ldr	r2, [r3, #4]
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	b29b      	uxth	r3, r3
 8000cd8:	4619      	mov	r1, r3
 8000cda:	2301      	movs	r3, #1
 8000cdc:	408b      	lsls	r3, r1
 8000cde:	43db      	mvns	r3, r3
 8000ce0:	401a      	ands	r2, r3
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	683a      	ldr	r2, [r7, #0]
 8000cec:	7992      	ldrb	r2, [r2, #6]
 8000cee:	4611      	mov	r1, r2
 8000cf0:	697a      	ldr	r2, [r7, #20]
 8000cf2:	b292      	uxth	r2, r2
 8000cf4:	fa01 f202 	lsl.w	r2, r1, r2
 8000cf8:	b292      	uxth	r2, r2
 8000cfa:	431a      	orrs	r2, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	68da      	ldr	r2, [r3, #12]
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	b29b      	uxth	r3, r3
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	2103      	movs	r1, #3
 8000d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d10:	43db      	mvns	r3, r3
 8000d12:	401a      	ands	r2, r3
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	68da      	ldr	r2, [r3, #12]
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	79db      	ldrb	r3, [r3, #7]
 8000d20:	4619      	mov	r1, r3
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2a:	431a      	orrs	r2, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	3301      	adds	r3, #1
 8000d34:	617b      	str	r3, [r7, #20]
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	2b0f      	cmp	r3, #15
 8000d3a:	d985      	bls.n	8000c48 <GPIO_Init+0x1c>
    }
  }
}
 8000d3c:	bf00      	nop
 8000d3e:	371c      	adds	r7, #28
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	460b      	mov	r3, r1
 8000d52:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	695a      	ldr	r2, [r3, #20]
 8000d58:	887b      	ldrh	r3, [r7, #2]
 8000d5a:	405a      	eors	r2, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	615a      	str	r2, [r3, #20]
}
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	460b      	mov	r3, r1
 8000d76:	807b      	strh	r3, [r7, #2]
 8000d78:	4613      	mov	r3, r2
 8000d7a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000d80:	2300      	movs	r3, #0
 8000d82:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000d84:	787a      	ldrb	r2, [r7, #1]
 8000d86:	887b      	ldrh	r3, [r7, #2]
 8000d88:	f003 0307 	and.w	r3, r3, #7
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d92:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000d94:	887b      	ldrh	r3, [r7, #2]
 8000d96:	08db      	lsrs	r3, r3, #3
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	887b      	ldrh	r3, [r7, #2]
 8000d9e:	08db      	lsrs	r3, r3, #3
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	461a      	mov	r2, r3
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	3208      	adds	r2, #8
 8000da8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000dac:	887b      	ldrh	r3, [r7, #2]
 8000dae:	f003 0307 	and.w	r3, r3, #7
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	210f      	movs	r1, #15
 8000db6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dba:	43db      	mvns	r3, r3
 8000dbc:	ea02 0103 	and.w	r1, r2, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f100 0208 	add.w	r2, r0, #8
 8000dc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000dca:	887b      	ldrh	r3, [r7, #2]
 8000dcc:	08db      	lsrs	r3, r3, #3
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	3208      	adds	r2, #8
 8000dd6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000de0:	887b      	ldrh	r3, [r7, #2]
 8000de2:	08db      	lsrs	r3, r3, #3
 8000de4:	b29b      	uxth	r3, r3
 8000de6:	461a      	mov	r2, r3
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	3208      	adds	r2, #8
 8000dec:	68b9      	ldr	r1, [r7, #8]
 8000dee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000df2:	bf00      	nop
 8000df4:	3714      	adds	r7, #20
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
	...

08000e00 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	460b      	mov	r3, r1
 8000e0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000e0c:	78fb      	ldrb	r3, [r7, #3]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d006      	beq.n	8000e20 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000e12:	490a      	ldr	r1, [pc, #40]	; (8000e3c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e14:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000e1e:	e006      	b.n	8000e2e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000e20:	4906      	ldr	r1, [pc, #24]	; (8000e3c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000e2e:	bf00      	nop
 8000e30:	370c      	adds	r7, #12
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	40023800 	.word	0x40023800

08000e40 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
 8000e48:	460b      	mov	r3, r1
 8000e4a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e4c:	78fb      	ldrb	r3, [r7, #3]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d006      	beq.n	8000e60 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000e52:	490a      	ldr	r1, [pc, #40]	; (8000e7c <RCC_APB1PeriphClockCmd+0x3c>)
 8000e54:	4b09      	ldr	r3, [pc, #36]	; (8000e7c <RCC_APB1PeriphClockCmd+0x3c>)
 8000e56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000e5e:	e006      	b.n	8000e6e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000e60:	4906      	ldr	r1, [pc, #24]	; (8000e7c <RCC_APB1PeriphClockCmd+0x3c>)
 8000e62:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <RCC_APB1PeriphClockCmd+0x3c>)
 8000e64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	43db      	mvns	r3, r3
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000e6e:	bf00      	nop
 8000e70:	370c      	adds	r7, #12
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	40023800 	.word	0x40023800

08000e80 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e8c:	78fb      	ldrb	r3, [r7, #3]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d006      	beq.n	8000ea0 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000e92:	490a      	ldr	r1, [pc, #40]	; (8000ebc <RCC_APB2PeriphClockCmd+0x3c>)
 8000e94:	4b09      	ldr	r3, [pc, #36]	; (8000ebc <RCC_APB2PeriphClockCmd+0x3c>)
 8000e96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000e9e:	e006      	b.n	8000eae <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000ea0:	4906      	ldr	r1, [pc, #24]	; (8000ebc <RCC_APB2PeriphClockCmd+0x3c>)
 8000ea2:	4b06      	ldr	r3, [pc, #24]	; (8000ebc <RCC_APB2PeriphClockCmd+0x3c>)
 8000ea4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	43db      	mvns	r3, r3
 8000eaa:	4013      	ands	r3, r2
 8000eac:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000eae:	bf00      	nop
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	40023800 	.word	0x40023800

08000ec0 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
 8000ec8:	460b      	mov	r3, r1
 8000eca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ecc:	78fb      	ldrb	r3, [r7, #3]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d006      	beq.n	8000ee0 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000ed2:	490a      	ldr	r1, [pc, #40]	; (8000efc <RCC_APB1PeriphResetCmd+0x3c>)
 8000ed4:	4b09      	ldr	r3, [pc, #36]	; (8000efc <RCC_APB1PeriphResetCmd+0x3c>)
 8000ed6:	6a1a      	ldr	r2, [r3, #32]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8000ede:	e006      	b.n	8000eee <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000ee0:	4906      	ldr	r1, [pc, #24]	; (8000efc <RCC_APB1PeriphResetCmd+0x3c>)
 8000ee2:	4b06      	ldr	r3, [pc, #24]	; (8000efc <RCC_APB1PeriphResetCmd+0x3c>)
 8000ee4:	6a1a      	ldr	r2, [r3, #32]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	4013      	ands	r3, r2
 8000eec:	620b      	str	r3, [r1, #32]
}
 8000eee:	bf00      	nop
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	40023800 	.word	0x40023800

08000f00 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8000f00:	b490      	push	{r4, r7}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	460a      	mov	r2, r1
 8000f0a:	71fb      	strb	r3, [r7, #7]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8000f10:	2300      	movs	r3, #0
 8000f12:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8000f14:	79bb      	ldrb	r3, [r7, #6]
 8000f16:	f003 0303 	and.w	r3, r3, #3
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	220f      	movs	r2, #15
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8000f24:	4916      	ldr	r1, [pc, #88]	; (8000f80 <SYSCFG_EXTILineConfig+0x80>)
 8000f26:	79bb      	ldrb	r3, [r7, #6]
 8000f28:	089b      	lsrs	r3, r3, #2
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	4a14      	ldr	r2, [pc, #80]	; (8000f80 <SYSCFG_EXTILineConfig+0x80>)
 8000f30:	79bb      	ldrb	r3, [r7, #6]
 8000f32:	089b      	lsrs	r3, r3, #2
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	3302      	adds	r3, #2
 8000f38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	401a      	ands	r2, r3
 8000f42:	1c83      	adds	r3, r0, #2
 8000f44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8000f48:	480d      	ldr	r0, [pc, #52]	; (8000f80 <SYSCFG_EXTILineConfig+0x80>)
 8000f4a:	79bb      	ldrb	r3, [r7, #6]
 8000f4c:	089b      	lsrs	r3, r3, #2
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	461c      	mov	r4, r3
 8000f52:	4a0b      	ldr	r2, [pc, #44]	; (8000f80 <SYSCFG_EXTILineConfig+0x80>)
 8000f54:	79bb      	ldrb	r3, [r7, #6]
 8000f56:	089b      	lsrs	r3, r3, #2
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	3302      	adds	r3, #2
 8000f5c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f60:	79f9      	ldrb	r1, [r7, #7]
 8000f62:	79bb      	ldrb	r3, [r7, #6]
 8000f64:	f003 0303 	and.w	r3, r3, #3
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6e:	431a      	orrs	r2, r3
 8000f70:	1ca3      	adds	r3, r4, #2
 8000f72:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000f76:	bf00      	nop
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bc90      	pop	{r4, r7}
 8000f7e:	4770      	bx	lr
 8000f80:	40013800 	.word	0x40013800

08000f84 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	881b      	ldrh	r3, [r3, #0]
 8000f96:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	4a29      	ldr	r2, [pc, #164]	; (8001040 <TIM_TimeBaseInit+0xbc>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d013      	beq.n	8000fc8 <TIM_TimeBaseInit+0x44>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4a28      	ldr	r2, [pc, #160]	; (8001044 <TIM_TimeBaseInit+0xc0>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d00f      	beq.n	8000fc8 <TIM_TimeBaseInit+0x44>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fae:	d00b      	beq.n	8000fc8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4a25      	ldr	r2, [pc, #148]	; (8001048 <TIM_TimeBaseInit+0xc4>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d007      	beq.n	8000fc8 <TIM_TimeBaseInit+0x44>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4a24      	ldr	r2, [pc, #144]	; (800104c <TIM_TimeBaseInit+0xc8>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d003      	beq.n	8000fc8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4a23      	ldr	r2, [pc, #140]	; (8001050 <TIM_TimeBaseInit+0xcc>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d108      	bne.n	8000fda <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000fc8:	89fb      	ldrh	r3, [r7, #14]
 8000fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fce:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	885a      	ldrh	r2, [r3, #2]
 8000fd4:	89fb      	ldrh	r3, [r7, #14]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a1d      	ldr	r2, [pc, #116]	; (8001054 <TIM_TimeBaseInit+0xd0>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d00c      	beq.n	8000ffc <TIM_TimeBaseInit+0x78>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a1c      	ldr	r2, [pc, #112]	; (8001058 <TIM_TimeBaseInit+0xd4>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d008      	beq.n	8000ffc <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000fea:	89fb      	ldrh	r3, [r7, #14]
 8000fec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000ff0:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	891a      	ldrh	r2, [r3, #8]
 8000ff6:	89fb      	ldrh	r3, [r7, #14]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	89fa      	ldrh	r2, [r7, #14]
 8001000:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	685a      	ldr	r2, [r3, #4]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	881a      	ldrh	r2, [r3, #0]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a0a      	ldr	r2, [pc, #40]	; (8001040 <TIM_TimeBaseInit+0xbc>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d003      	beq.n	8001022 <TIM_TimeBaseInit+0x9e>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a09      	ldr	r2, [pc, #36]	; (8001044 <TIM_TimeBaseInit+0xc0>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d104      	bne.n	800102c <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	7a9b      	ldrb	r3, [r3, #10]
 8001026:	b29a      	uxth	r2, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2201      	movs	r2, #1
 8001030:	829a      	strh	r2, [r3, #20]
}
 8001032:	bf00      	nop
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	40010000 	.word	0x40010000
 8001044:	40010400 	.word	0x40010400
 8001048:	40000400 	.word	0x40000400
 800104c:	40000800 	.word	0x40000800
 8001050:	40000c00 	.word	0x40000c00
 8001054:	40001000 	.word	0x40001000
 8001058:	40001400 	.word	0x40001400

0800105c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	460b      	mov	r3, r1
 8001066:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001068:	78fb      	ldrb	r3, [r7, #3]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d008      	beq.n	8001080 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	881b      	ldrh	r3, [r3, #0]
 8001072:	b29b      	uxth	r3, r3
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	b29a      	uxth	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800107e:	e007      	b.n	8001090 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	881b      	ldrh	r3, [r3, #0]
 8001084:	b29b      	uxth	r3, r3
 8001086:	f023 0301 	bic.w	r3, r3, #1
 800108a:	b29a      	uxth	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	801a      	strh	r2, [r3, #0]
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	460b      	mov	r3, r1
 80010a6:	807b      	strh	r3, [r7, #2]
 80010a8:	4613      	mov	r3, r2
 80010aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80010ac:	787b      	ldrb	r3, [r7, #1]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d008      	beq.n	80010c4 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	899b      	ldrh	r3, [r3, #12]
 80010b6:	b29a      	uxth	r2, r3
 80010b8:	887b      	ldrh	r3, [r7, #2]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	b29a      	uxth	r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80010c2:	e009      	b.n	80010d8 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	899b      	ldrh	r3, [r3, #12]
 80010c8:	b29a      	uxth	r2, r3
 80010ca:	887b      	ldrh	r3, [r7, #2]
 80010cc:	43db      	mvns	r3, r3
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	4013      	ands	r3, r2
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	819a      	strh	r2, [r3, #12]
}
 80010d8:	bf00      	nop
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80010f0:	887b      	ldrh	r3, [r7, #2]
 80010f2:	43db      	mvns	r3, r3
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	821a      	strh	r2, [r3, #16]
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr

08001106 <main>:
void initCAN(void);


/* ------------------- Main Function -----------------------------------------*/
int main(void)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	af00      	add	r7, sp, #0
	// Initializing the System
	SystemInit();
 800110a:	f000 fa11 	bl	8001530 <SystemInit>

	initLED(); // initializing LEDs
 800110e:	f000 f999 	bl	8001444 <initLED>
	initButton(); // initializing Push-Button
 8001112:	f000 f957 	bl	80013c4 <initButton>
	initTIM10(); // initializing Timer
 8001116:	f000 f921 	bl	800135c <initTIM10>
	initCAN(); // initializing CAN
 800111a:	f000 f8a7 	bl	800126c <initCAN>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 800111e:	bf30      	wfi

	// Infinite loop
	while (1)
	{
        __WFI(); // wait-for-interrupt -> sleep mode
 8001120:	e7fd      	b.n	800111e <main+0x18>
	...

08001124 <CAN1_RX0_IRQHandler>:
}


/* ------------------- FUNCTIONS ---------------------------------------------*/
// Interrupt Handler for returning Data Field 2nd received message with ID 0x27 (through 0x14C)
void CAN1_RX0_IRQHandler(void){
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
	if(CAN_GetFlagStatus(CAN1, CAN_FLAG_FMP0)){ // when any message is received
 8001128:	491b      	ldr	r1, [pc, #108]	; (8001198 <CAN1_RX0_IRQHandler+0x74>)
 800112a:	481c      	ldr	r0, [pc, #112]	; (800119c <CAN1_RX0_IRQHandler+0x78>)
 800112c:	f7ff fc0a 	bl	8000944 <CAN_GetFlagStatus>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d029      	beq.n	800118a <CAN1_RX0_IRQHandler+0x66>
		CAN_Receive(CAN1, CAN_FIFO0, &RxMsg1);
 8001136:	4a1a      	ldr	r2, [pc, #104]	; (80011a0 <CAN1_RX0_IRQHandler+0x7c>)
 8001138:	2100      	movs	r1, #0
 800113a:	4818      	ldr	r0, [pc, #96]	; (800119c <CAN1_RX0_IRQHandler+0x78>)
 800113c:	f7ff fb26 	bl	800078c <CAN_Receive>
		// when message from ID 0x27 is received
		if(RxMsg1.StdId == 0x200){
 8001140:	4b17      	ldr	r3, [pc, #92]	; (80011a0 <CAN1_RX0_IRQHandler+0x7c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001148:	d11f      	bne.n	800118a <CAN1_RX0_IRQHandler+0x66>
			TxMsg3.StdId = 0x14C;
 800114a:	4b16      	ldr	r3, [pc, #88]	; (80011a4 <CAN1_RX0_IRQHandler+0x80>)
 800114c:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 8001150:	601a      	str	r2, [r3, #0]
			TxMsg3.RTR = CAN_RTR_Data;
 8001152:	4b14      	ldr	r3, [pc, #80]	; (80011a4 <CAN1_RX0_IRQHandler+0x80>)
 8001154:	2200      	movs	r2, #0
 8001156:	725a      	strb	r2, [r3, #9]
			TxMsg3.IDE = CAN_ID_STD;
 8001158:	4b12      	ldr	r3, [pc, #72]	; (80011a4 <CAN1_RX0_IRQHandler+0x80>)
 800115a:	2200      	movs	r2, #0
 800115c:	721a      	strb	r2, [r3, #8]
			TxMsg3.DLC = 2;
 800115e:	4b11      	ldr	r3, [pc, #68]	; (80011a4 <CAN1_RX0_IRQHandler+0x80>)
 8001160:	2202      	movs	r2, #2
 8001162:	729a      	strb	r2, [r3, #10]
			// Sending the received Messages in reversed form
			TxMsg3.Data[0] = RxMsg1.Data[1];
 8001164:	4b0e      	ldr	r3, [pc, #56]	; (80011a0 <CAN1_RX0_IRQHandler+0x7c>)
 8001166:	7b1b      	ldrb	r3, [r3, #12]
 8001168:	b2da      	uxtb	r2, r3
 800116a:	4b0e      	ldr	r3, [pc, #56]	; (80011a4 <CAN1_RX0_IRQHandler+0x80>)
 800116c:	72da      	strb	r2, [r3, #11]
			TxMsg3.Data[1] = RxMsg1.Data[0];
 800116e:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <CAN1_RX0_IRQHandler+0x7c>)
 8001170:	7adb      	ldrb	r3, [r3, #11]
 8001172:	b2da      	uxtb	r2, r3
 8001174:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <CAN1_RX0_IRQHandler+0x80>)
 8001176:	731a      	strb	r2, [r3, #12]
			CAN_Transmit(CAN1, &TxMsg3);
 8001178:	490a      	ldr	r1, [pc, #40]	; (80011a4 <CAN1_RX0_IRQHandler+0x80>)
 800117a:	4808      	ldr	r0, [pc, #32]	; (800119c <CAN1_RX0_IRQHandler+0x78>)
 800117c:	f7ff fa38 	bl	80005f0 <CAN_Transmit>

			GPIO_ToggleBits(GPIOD, GPIO_Pin_14); // Toggling Pin-PD14
 8001180:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001184:	4808      	ldr	r0, [pc, #32]	; (80011a8 <CAN1_RX0_IRQHandler+0x84>)
 8001186:	f7ff fddf 	bl	8000d48 <GPIO_ToggleBits>
		}
	}
	CAN_ClearITPendingBit(CAN1, CAN_IT_FMP0);
 800118a:	2102      	movs	r1, #2
 800118c:	4803      	ldr	r0, [pc, #12]	; (800119c <CAN1_RX0_IRQHandler+0x78>)
 800118e:	f7ff fc41 	bl	8000a14 <CAN_ClearITPendingBit>
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	12000003 	.word	0x12000003
 800119c:	40006400 	.word	0x40006400
 80011a0:	20000048 	.word	0x20000048
 80011a4:	20000034 	.word	0x20000034
 80011a8:	40020c00 	.word	0x40020c00

080011ac <TIM1_UP_TIM10_IRQHandler>:

/* Interrupt Handler for Timer (TIM10) ---------------------------------------*/
void TIM1_UP_TIM10_IRQHandler(void){
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
	cou++; // increasing counter
 80011b0:	4b13      	ldr	r3, [pc, #76]	; (8001200 <TIM1_UP_TIM10_IRQHandler+0x54>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	3301      	adds	r3, #1
 80011b8:	b2da      	uxtb	r2, r3
 80011ba:	4b11      	ldr	r3, [pc, #68]	; (8001200 <TIM1_UP_TIM10_IRQHandler+0x54>)
 80011bc:	701a      	strb	r2, [r3, #0]

	TxMsg2.StdId = 0x101;
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <TIM1_UP_TIM10_IRQHandler+0x58>)
 80011c0:	f240 1201 	movw	r2, #257	; 0x101
 80011c4:	601a      	str	r2, [r3, #0]
	TxMsg2.DLC = 1;
 80011c6:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <TIM1_UP_TIM10_IRQHandler+0x58>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	729a      	strb	r2, [r3, #10]
	TxMsg2.RTR = CAN_RTR_Data;
 80011cc:	4b0d      	ldr	r3, [pc, #52]	; (8001204 <TIM1_UP_TIM10_IRQHandler+0x58>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	725a      	strb	r2, [r3, #9]
	TxMsg2.IDE = CAN_ID_STD;
 80011d2:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <TIM1_UP_TIM10_IRQHandler+0x58>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	721a      	strb	r2, [r3, #8]
	TxMsg2.Data[1] = cou;
 80011d8:	4b09      	ldr	r3, [pc, #36]	; (8001200 <TIM1_UP_TIM10_IRQHandler+0x54>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	b2da      	uxtb	r2, r3
 80011de:	4b09      	ldr	r3, [pc, #36]	; (8001204 <TIM1_UP_TIM10_IRQHandler+0x58>)
 80011e0:	731a      	strb	r2, [r3, #12]
	CAN_Transmit(CAN1, &TxMsg2);
 80011e2:	4908      	ldr	r1, [pc, #32]	; (8001204 <TIM1_UP_TIM10_IRQHandler+0x58>)
 80011e4:	4808      	ldr	r0, [pc, #32]	; (8001208 <TIM1_UP_TIM10_IRQHandler+0x5c>)
 80011e6:	f7ff fa03 	bl	80005f0 <CAN_Transmit>

	GPIO_ToggleBits(GPIOD, GPIO_Pin_13); // Toggling Pin-PD13
 80011ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011ee:	4807      	ldr	r0, [pc, #28]	; (800120c <TIM1_UP_TIM10_IRQHandler+0x60>)
 80011f0:	f7ff fdaa 	bl	8000d48 <GPIO_ToggleBits>

	TIM_ClearITPendingBit(TIM10, TIM_IT_Update);
 80011f4:	2101      	movs	r1, #1
 80011f6:	4806      	ldr	r0, [pc, #24]	; (8001210 <TIM1_UP_TIM10_IRQHandler+0x64>)
 80011f8:	f7ff ff74 	bl	80010e4 <TIM_ClearITPendingBit>
}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	2000001c 	.word	0x2000001c
 8001204:	2000005c 	.word	0x2000005c
 8001208:	40006400 	.word	0x40006400
 800120c:	40020c00 	.word	0x40020c00
 8001210:	40014400 	.word	0x40014400

08001214 <EXTI0_IRQHandler>:

/* Interrupt Handler for Button ----------------------------------------------*/
void EXTI0_IRQHandler(void){
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
	if(EXTI_GetFlagStatus(EXTI_Line0) == SET){
 8001218:	2001      	movs	r0, #1
 800121a:	f7ff fcdd 	bl	8000bd8 <EXTI_GetFlagStatus>
 800121e:	4603      	mov	r3, r0
 8001220:	2b01      	cmp	r3, #1
 8001222:	d118      	bne.n	8001256 <EXTI0_IRQHandler+0x42>
		TxMsg1.StdId = 0x100;
 8001224:	4b0e      	ldr	r3, [pc, #56]	; (8001260 <EXTI0_IRQHandler+0x4c>)
 8001226:	f44f 7280 	mov.w	r2, #256	; 0x100
 800122a:	601a      	str	r2, [r3, #0]
		TxMsg1.DLC = 1;
 800122c:	4b0c      	ldr	r3, [pc, #48]	; (8001260 <EXTI0_IRQHandler+0x4c>)
 800122e:	2201      	movs	r2, #1
 8001230:	729a      	strb	r2, [r3, #10]
		TxMsg1.RTR = CAN_RTR_Data;
 8001232:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <EXTI0_IRQHandler+0x4c>)
 8001234:	2200      	movs	r2, #0
 8001236:	725a      	strb	r2, [r3, #9]
		TxMsg1.IDE = CAN_ID_STD;
 8001238:	4b09      	ldr	r3, [pc, #36]	; (8001260 <EXTI0_IRQHandler+0x4c>)
 800123a:	2200      	movs	r2, #0
 800123c:	721a      	strb	r2, [r3, #8]
		TxMsg1.Data[0] = 0x12;
 800123e:	4b08      	ldr	r3, [pc, #32]	; (8001260 <EXTI0_IRQHandler+0x4c>)
 8001240:	2212      	movs	r2, #18
 8001242:	72da      	strb	r2, [r3, #11]
		CAN_Transmit(CAN1, &TxMsg1);
 8001244:	4906      	ldr	r1, [pc, #24]	; (8001260 <EXTI0_IRQHandler+0x4c>)
 8001246:	4807      	ldr	r0, [pc, #28]	; (8001264 <EXTI0_IRQHandler+0x50>)
 8001248:	f7ff f9d2 	bl	80005f0 <CAN_Transmit>

		GPIO_ToggleBits(GPIOD, GPIO_Pin_12); // Toggling Pin-PD12
 800124c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001250:	4805      	ldr	r0, [pc, #20]	; (8001268 <EXTI0_IRQHandler+0x54>)
 8001252:	f7ff fd79 	bl	8000d48 <GPIO_ToggleBits>
	}
	EXTI_ClearITPendingBit(EXTI_Line0);
 8001256:	2001      	movs	r0, #1
 8001258:	f7ff fcd8 	bl	8000c0c <EXTI_ClearITPendingBit>
}
 800125c:	bf00      	nop
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20000020 	.word	0x20000020
 8001264:	40006400 	.word	0x40006400
 8001268:	40020c00 	.word	0x40020c00

0800126c <initCAN>:

/* Initializing CAN ----------------------------------------------------------*/
void initCAN(void){
 800126c:	b580      	push	{r7, lr}
 800126e:	b08a      	sub	sp, #40	; 0x28
 8001270:	af00      	add	r7, sp, #0
	// Configuring Pins for CAN (PD0 and PD1)
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8001272:	2101      	movs	r1, #1
 8001274:	2008      	movs	r0, #8
 8001276:	f7ff fdc3 	bl	8000e00 <RCC_AHB1PeriphClockCmd>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource0, GPIO_AF_CAN1);
 800127a:	2209      	movs	r2, #9
 800127c:	2100      	movs	r1, #0
 800127e:	4835      	ldr	r0, [pc, #212]	; (8001354 <initCAN+0xe8>)
 8001280:	f7ff fd74 	bl	8000d6c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource1, GPIO_AF_CAN1);
 8001284:	2209      	movs	r2, #9
 8001286:	2101      	movs	r1, #1
 8001288:	4832      	ldr	r0, [pc, #200]	; (8001354 <initCAN+0xe8>)
 800128a:	f7ff fd6f 	bl	8000d6c <GPIO_PinAFConfig>
	GPIO_InitTypeDef pinCAN;
	pinCAN.GPIO_Mode = GPIO_Mode_AF; // Pins must be in AF (Alternative Function)
 800128e:	2302      	movs	r3, #2
 8001290:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	pinCAN.GPIO_OType = GPIO_OType_PP;
 8001294:	2300      	movs	r3, #0
 8001296:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	pinCAN.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 800129a:	2303      	movs	r3, #3
 800129c:	623b      	str	r3, [r7, #32]
	pinCAN.GPIO_PuPd = GPIO_PuPd_NOPULL; // GPIO_PuPd_DOWN
 800129e:	2300      	movs	r3, #0
 80012a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	pinCAN.GPIO_Speed = GPIO_Speed_50MHz;
 80012a4:	2302      	movs	r3, #2
 80012a6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_Init(GPIOD, &pinCAN);
 80012aa:	f107 0320 	add.w	r3, r7, #32
 80012ae:	4619      	mov	r1, r3
 80012b0:	4828      	ldr	r0, [pc, #160]	; (8001354 <initCAN+0xe8>)
 80012b2:	f7ff fcbb 	bl	8000c2c <GPIO_Init>

	// Enable the CAN controller interface clock
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_CAN1, ENABLE);
 80012b6:	2101      	movs	r1, #1
 80012b8:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80012bc:	f7ff fdc0 	bl	8000e40 <RCC_APB1PeriphClockCmd>
	// Set CAN1 register to default values */
    CAN_DeInit(CAN1);
 80012c0:	4825      	ldr	r0, [pc, #148]	; (8001358 <initCAN+0xec>)
 80012c2:	f7fe ffe3 	bl	800028c <CAN_DeInit>
	// Initialize and configure the CAN
	CAN_InitTypeDef can;
	can.CAN_ABOM = DISABLE;
 80012c6:	2300      	movs	r3, #0
 80012c8:	76fb      	strb	r3, [r7, #27]
	can.CAN_AWUM = ENABLE;
 80012ca:	2301      	movs	r3, #1
 80012cc:	773b      	strb	r3, [r7, #28]
	can.CAN_BS1 = CAN_BS1_7tq;
 80012ce:	2306      	movs	r3, #6
 80012d0:	763b      	strb	r3, [r7, #24]
	can.CAN_BS2 = CAN_BS2_8tq;
 80012d2:	2307      	movs	r3, #7
 80012d4:	767b      	strb	r3, [r7, #25]
	can.CAN_Mode = CAN_Mode_Normal;
 80012d6:	2300      	movs	r3, #0
 80012d8:	75bb      	strb	r3, [r7, #22]
	can.CAN_NART = ENABLE;
 80012da:	2301      	movs	r3, #1
 80012dc:	777b      	strb	r3, [r7, #29]
	can.CAN_Prescaler = 16;
 80012de:	2310      	movs	r3, #16
 80012e0:	82bb      	strh	r3, [r7, #20]
	can.CAN_RFLM = DISABLE; // ENABLE
 80012e2:	2300      	movs	r3, #0
 80012e4:	77bb      	strb	r3, [r7, #30]
	can.CAN_SJW = CAN_SJW_1tq;
 80012e6:	2300      	movs	r3, #0
 80012e8:	75fb      	strb	r3, [r7, #23]
	can.CAN_TTCM = DISABLE; // ENABLE
 80012ea:	2300      	movs	r3, #0
 80012ec:	76bb      	strb	r3, [r7, #26]
	can.CAN_TXFP = DISABLE; // ENABLE
 80012ee:	2300      	movs	r3, #0
 80012f0:	77fb      	strb	r3, [r7, #31]
	CAN_Init(CAN1, &can);
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4619      	mov	r1, r3
 80012f8:	4817      	ldr	r0, [pc, #92]	; (8001358 <initCAN+0xec>)
 80012fa:	f7fe ffeb 	bl	80002d4 <CAN_Init>
	// CAN_ITConfig(CAN1, CAN_IT_FMP0, ENABLE);
	CAN_FilterInitTypeDef canFilt;
	canFilt.CAN_FilterActivation = ENABLE;
 80012fe:	2301      	movs	r3, #1
 8001300:	747b      	strb	r3, [r7, #17]
	canFilt.CAN_FilterFIFOAssignment = CAN_Filter_FIFO0;
 8001302:	2300      	movs	r3, #0
 8001304:	81bb      	strh	r3, [r7, #12]
	canFilt.CAN_FilterIdHigh = 0x0000;
 8001306:	2300      	movs	r3, #0
 8001308:	80bb      	strh	r3, [r7, #4]
	canFilt.CAN_FilterIdLow = 0x0000;
 800130a:	2300      	movs	r3, #0
 800130c:	80fb      	strh	r3, [r7, #6]
	canFilt.CAN_FilterMaskIdHigh = 0x0000;
 800130e:	2300      	movs	r3, #0
 8001310:	813b      	strh	r3, [r7, #8]
	canFilt.CAN_FilterMaskIdLow = 0x0000;
 8001312:	2300      	movs	r3, #0
 8001314:	817b      	strh	r3, [r7, #10]
	canFilt.CAN_FilterMode = CAN_FilterMode_IdMask;
 8001316:	2300      	movs	r3, #0
 8001318:	73fb      	strb	r3, [r7, #15]
	canFilt.CAN_FilterNumber = 0;
 800131a:	2300      	movs	r3, #0
 800131c:	73bb      	strb	r3, [r7, #14]
	canFilt.CAN_FilterScale = CAN_FilterScale_32bit;
 800131e:	2301      	movs	r3, #1
 8001320:	743b      	strb	r3, [r7, #16]
	CAN_FilterInit(&canFilt);
 8001322:	1d3b      	adds	r3, r7, #4
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff f8a7 	bl	8000478 <CAN_FilterInit>

	// interrupt controller for CAN
	NVIC_InitTypeDef nvic;
	nvic.NVIC_IRQChannel = CAN1_RX0_IRQn;
 800132a:	2314      	movs	r3, #20
 800132c:	703b      	strb	r3, [r7, #0]
	nvic.NVIC_IRQChannelCmd = ENABLE;
 800132e:	2301      	movs	r3, #1
 8001330:	70fb      	strb	r3, [r7, #3]
	nvic.NVIC_IRQChannelPreemptionPriority = 0;
 8001332:	2300      	movs	r3, #0
 8001334:	707b      	strb	r3, [r7, #1]
	nvic.NVIC_IRQChannelSubPriority = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	70bb      	strb	r3, [r7, #2]
	NVIC_Init(&nvic);
 800133a:	463b      	mov	r3, r7
 800133c:	4618      	mov	r0, r3
 800133e:	f7fe ff43 	bl	80001c8 <NVIC_Init>
	//NVIC_EnableIRQ(CAN1_RX0_IRQn);
	CAN_ITConfig(CAN1, CAN_IT_FMP0, ENABLE);
 8001342:	2201      	movs	r2, #1
 8001344:	2102      	movs	r1, #2
 8001346:	4804      	ldr	r0, [pc, #16]	; (8001358 <initCAN+0xec>)
 8001348:	f7ff fade 	bl	8000908 <CAN_ITConfig>
}
 800134c:	bf00      	nop
 800134e:	3728      	adds	r7, #40	; 0x28
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40020c00 	.word	0x40020c00
 8001358:	40006400 	.word	0x40006400

0800135c <initTIM10>:

/* Initializing Timer10 ------------------------------------------------------*/
void initTIM10(void){
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM10, ENABLE);
 8001362:	2101      	movs	r1, #1
 8001364:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001368:	f7ff fd8a 	bl	8000e80 <RCC_APB2PeriphClockCmd>
	TIM_TimeBaseInitTypeDef tim;
	tim.TIM_ClockDivision = TIM_CKD_DIV4;
 800136c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001370:	81bb      	strh	r3, [r7, #12]
	tim.TIM_CounterMode = TIM_CounterMode_Up;
 8001372:	2300      	movs	r3, #0
 8001374:	80fb      	strh	r3, [r7, #6]
	tim.TIM_Period = 500;
 8001376:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800137a:	60bb      	str	r3, [r7, #8]
	tim.TIM_Prescaler = 16800;
 800137c:	f244 13a0 	movw	r3, #16800	; 0x41a0
 8001380:	80bb      	strh	r3, [r7, #4]
	// tim.TIM_RepetitionCounter =
	TIM_TimeBaseInit(TIM10, &tim);
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	4619      	mov	r1, r3
 8001386:	480e      	ldr	r0, [pc, #56]	; (80013c0 <initTIM10+0x64>)
 8001388:	f7ff fdfc 	bl	8000f84 <TIM_TimeBaseInit>
	NVIC_InitTypeDef nvic_tim;
	nvic_tim.NVIC_IRQChannel = EXTI0_IRQn;
 800138c:	2306      	movs	r3, #6
 800138e:	703b      	strb	r3, [r7, #0]
	nvic_tim.NVIC_IRQChannelCmd = ENABLE;
 8001390:	2301      	movs	r3, #1
 8001392:	70fb      	strb	r3, [r7, #3]
	nvic_tim.NVIC_IRQChannelPreemptionPriority = 1;
 8001394:	2301      	movs	r3, #1
 8001396:	707b      	strb	r3, [r7, #1]
	nvic_tim.NVIC_IRQChannelSubPriority = 0;
 8001398:	2300      	movs	r3, #0
 800139a:	70bb      	strb	r3, [r7, #2]
	NVIC_Init(&nvic_tim);
 800139c:	463b      	mov	r3, r7
 800139e:	4618      	mov	r0, r3
 80013a0:	f7fe ff12 	bl	80001c8 <NVIC_Init>
	TIM_ITConfig(TIM10,TIM_IT_CC4, ENABLE);
 80013a4:	2201      	movs	r2, #1
 80013a6:	2110      	movs	r1, #16
 80013a8:	4805      	ldr	r0, [pc, #20]	; (80013c0 <initTIM10+0x64>)
 80013aa:	f7ff fe77 	bl	800109c <TIM_ITConfig>
	TIM_Cmd(TIM10, ENABLE);
 80013ae:	2101      	movs	r1, #1
 80013b0:	4803      	ldr	r0, [pc, #12]	; (80013c0 <initTIM10+0x64>)
 80013b2:	f7ff fe53 	bl	800105c <TIM_Cmd>
}
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40014400 	.word	0x40014400

080013c4 <initButton>:

/* Initializing Pin for Push-Button (On-Board) -------------------------------*/
void initButton(void){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80013ca:	2101      	movs	r1, #1
 80013cc:	2001      	movs	r0, #1
 80013ce:	f7ff fd17 	bl	8000e00 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 80013d2:	2101      	movs	r1, #1
 80013d4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80013d8:	f7ff fd52 	bl	8000e80 <RCC_APB2PeriphClockCmd>
	GPIO_InitTypeDef pin;
	pin.GPIO_Mode = GPIO_Mode_IN;
 80013dc:	2300      	movs	r3, #0
 80013de:	753b      	strb	r3, [r7, #20]
	pin.GPIO_OType = GPIO_OType_PP;
 80013e0:	2300      	movs	r3, #0
 80013e2:	75bb      	strb	r3, [r7, #22]
	pin.GPIO_Pin = GPIO_Pin_0;
 80013e4:	2301      	movs	r3, #1
 80013e6:	613b      	str	r3, [r7, #16]
	pin.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	75fb      	strb	r3, [r7, #23]
	pin.GPIO_Speed = GPIO_Speed_50MHz;
 80013ec:	2302      	movs	r3, #2
 80013ee:	757b      	strb	r3, [r7, #21]
	GPIO_Init(GPIOD, &pin);
 80013f0:	f107 0310 	add.w	r3, r7, #16
 80013f4:	4619      	mov	r1, r3
 80013f6:	4812      	ldr	r0, [pc, #72]	; (8001440 <initButton+0x7c>)
 80013f8:	f7ff fc18 	bl	8000c2c <GPIO_Init>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSource0);
 80013fc:	2100      	movs	r1, #0
 80013fe:	2000      	movs	r0, #0
 8001400:	f7ff fd7e 	bl	8000f00 <SYSCFG_EXTILineConfig>
	EXTI_InitTypeDef exti;
	exti.EXTI_Line = EXTI_Line0;
 8001404:	2301      	movs	r3, #1
 8001406:	60bb      	str	r3, [r7, #8]
	exti.EXTI_LineCmd = ENABLE;
 8001408:	2301      	movs	r3, #1
 800140a:	73bb      	strb	r3, [r7, #14]
	exti.EXTI_Mode = EXTI_Mode_Interrupt;
 800140c:	2300      	movs	r3, #0
 800140e:	733b      	strb	r3, [r7, #12]
	exti.EXTI_Trigger = EXTI_Trigger_Rising;
 8001410:	2308      	movs	r3, #8
 8001412:	737b      	strb	r3, [r7, #13]
	EXTI_Init(&exti);
 8001414:	f107 0308 	add.w	r3, r7, #8
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff fb6b 	bl	8000af4 <EXTI_Init>
	// interrupt controller for CAN
	NVIC_InitTypeDef nvic_but;
	nvic_but.NVIC_IRQChannel = EXTI0_IRQn;
 800141e:	2306      	movs	r3, #6
 8001420:	713b      	strb	r3, [r7, #4]
	nvic_but.NVIC_IRQChannelCmd = ENABLE;
 8001422:	2301      	movs	r3, #1
 8001424:	71fb      	strb	r3, [r7, #7]
	nvic_but.NVIC_IRQChannelPreemptionPriority = 2;
 8001426:	2302      	movs	r3, #2
 8001428:	717b      	strb	r3, [r7, #5]
	nvic_but.NVIC_IRQChannelSubPriority = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&nvic_but);
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	4618      	mov	r0, r3
 8001432:	f7fe fec9 	bl	80001c8 <NVIC_Init>
}
 8001436:	bf00      	nop
 8001438:	3718      	adds	r7, #24
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	40020c00 	.word	0x40020c00

08001444 <initLED>:

/* Initializing LEDs ---------------------------------------------------------*/
void initLED(void){
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800144a:	2101      	movs	r1, #1
 800144c:	2008      	movs	r0, #8
 800144e:	f7ff fcd7 	bl	8000e00 <RCC_AHB1PeriphClockCmd>
	GPIO_InitTypeDef led;
	led.GPIO_Mode = GPIO_Mode_OUT;
 8001452:	2301      	movs	r3, #1
 8001454:	713b      	strb	r3, [r7, #4]
	led.GPIO_OType = GPIO_OType_PP;
 8001456:	2300      	movs	r3, #0
 8001458:	71bb      	strb	r3, [r7, #6]
	led.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14;
 800145a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800145e:	603b      	str	r3, [r7, #0]
	led.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	71fb      	strb	r3, [r7, #7]
	led.GPIO_Speed = GPIO_Speed_50MHz;
 8001464:	2302      	movs	r3, #2
 8001466:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOD, &led);
 8001468:	463b      	mov	r3, r7
 800146a:	4619      	mov	r1, r3
 800146c:	4803      	ldr	r0, [pc, #12]	; (800147c <initLED+0x38>)
 800146e:	f7ff fbdd 	bl	8000c2c <GPIO_Init>
}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40020c00 	.word	0x40020c00

08001480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001480:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001484:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001486:	e003      	b.n	8001490 <LoopCopyDataInit>

08001488 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800148a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800148c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800148e:	3104      	adds	r1, #4

08001490 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001490:	480b      	ldr	r0, [pc, #44]	; (80014c0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001492:	4b0c      	ldr	r3, [pc, #48]	; (80014c4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001494:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001496:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001498:	d3f6      	bcc.n	8001488 <CopyDataInit>
  ldr  r2, =_sbss
 800149a:	4a0b      	ldr	r2, [pc, #44]	; (80014c8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800149c:	e002      	b.n	80014a4 <LoopFillZerobss>

0800149e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800149e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80014a0:	f842 3b04 	str.w	r3, [r2], #4

080014a4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80014a4:	4b09      	ldr	r3, [pc, #36]	; (80014cc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80014a6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80014a8:	d3f9      	bcc.n	800149e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80014aa:	f000 f841 	bl	8001530 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ae:	f000 f8ef 	bl	8001690 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014b2:	f7ff fe28 	bl	8001106 <main>
  bx  lr    
 80014b6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80014b8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80014bc:	080016f8 	.word	0x080016f8
  ldr  r0, =_sdata
 80014c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80014c4:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 80014c8:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 80014cc:	20000070 	.word	0x20000070

080014d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014d0:	e7fe      	b.n	80014d0 <ADC_IRQHandler>

080014d2 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
}
 80014d6:	bf00      	nop
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80014e4:	e7fe      	b.n	80014e4 <HardFault_Handler+0x4>

080014e6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80014e6:	b480      	push	{r7}
 80014e8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80014ea:	e7fe      	b.n	80014ea <MemManage_Handler+0x4>

080014ec <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <BusFault_Handler+0x4>

080014f2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80014f6:	e7fe      	b.n	80014f6 <UsageFault_Handler+0x4>

080014f8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr

08001506 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0
}
 800150a:	bf00      	nop
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8001526:	bf00      	nop
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001534:	4a16      	ldr	r2, [pc, #88]	; (8001590 <SystemInit+0x60>)
 8001536:	4b16      	ldr	r3, [pc, #88]	; (8001590 <SystemInit+0x60>)
 8001538:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800153c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001540:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001544:	4a13      	ldr	r2, [pc, #76]	; (8001594 <SystemInit+0x64>)
 8001546:	4b13      	ldr	r3, [pc, #76]	; (8001594 <SystemInit+0x64>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f043 0301 	orr.w	r3, r3, #1
 800154e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001550:	4b10      	ldr	r3, [pc, #64]	; (8001594 <SystemInit+0x64>)
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001556:	4a0f      	ldr	r2, [pc, #60]	; (8001594 <SystemInit+0x64>)
 8001558:	4b0e      	ldr	r3, [pc, #56]	; (8001594 <SystemInit+0x64>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001560:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001564:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001566:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <SystemInit+0x64>)
 8001568:	4a0b      	ldr	r2, [pc, #44]	; (8001598 <SystemInit+0x68>)
 800156a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800156c:	4a09      	ldr	r2, [pc, #36]	; (8001594 <SystemInit+0x64>)
 800156e:	4b09      	ldr	r3, [pc, #36]	; (8001594 <SystemInit+0x64>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001576:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001578:	4b06      	ldr	r3, [pc, #24]	; (8001594 <SystemInit+0x64>)
 800157a:	2200      	movs	r2, #0
 800157c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800157e:	f000 f80d 	bl	800159c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001582:	4b03      	ldr	r3, [pc, #12]	; (8001590 <SystemInit+0x60>)
 8001584:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001588:	609a      	str	r2, [r3, #8]
#endif
}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	e000ed00 	.word	0xe000ed00
 8001594:	40023800 	.word	0x40023800
 8001598:	24003010 	.word	0x24003010

0800159c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	607b      	str	r3, [r7, #4]
 80015a6:	2300      	movs	r3, #0
 80015a8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80015aa:	4a35      	ldr	r2, [pc, #212]	; (8001680 <SetSysClock+0xe4>)
 80015ac:	4b34      	ldr	r3, [pc, #208]	; (8001680 <SetSysClock+0xe4>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015b4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80015b6:	4b32      	ldr	r3, [pc, #200]	; (8001680 <SetSysClock+0xe4>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015be:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	3301      	adds	r3, #1
 80015c4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d103      	bne.n	80015d4 <SetSysClock+0x38>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80015d2:	d1f0      	bne.n	80015b6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80015d4:	4b2a      	ldr	r3, [pc, #168]	; (8001680 <SetSysClock+0xe4>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d002      	beq.n	80015e6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80015e0:	2301      	movs	r3, #1
 80015e2:	603b      	str	r3, [r7, #0]
 80015e4:	e001      	b.n	80015ea <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80015e6:	2300      	movs	r3, #0
 80015e8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d140      	bne.n	8001672 <SetSysClock+0xd6>
  {
    /* Select regulator voltage output Scale 2 mode, System frequency up to 144 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80015f0:	4a23      	ldr	r2, [pc, #140]	; (8001680 <SetSysClock+0xe4>)
 80015f2:	4b23      	ldr	r3, [pc, #140]	; (8001680 <SetSysClock+0xe4>)
 80015f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015fa:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR &= (uint32_t)~(PWR_CR_VOS);
 80015fc:	4a21      	ldr	r2, [pc, #132]	; (8001684 <SetSysClock+0xe8>)
 80015fe:	4b21      	ldr	r3, [pc, #132]	; (8001684 <SetSysClock+0xe8>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001606:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001608:	4a1d      	ldr	r2, [pc, #116]	; (8001680 <SetSysClock+0xe4>)
 800160a:	4b1d      	ldr	r3, [pc, #116]	; (8001680 <SetSysClock+0xe4>)
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 1*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8001610:	4a1b      	ldr	r2, [pc, #108]	; (8001680 <SetSysClock+0xe4>)
 8001612:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <SetSysClock+0xe4>)
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8001618:	4a19      	ldr	r2, [pc, #100]	; (8001680 <SetSysClock+0xe4>)
 800161a:	4b19      	ldr	r3, [pc, #100]	; (8001680 <SetSysClock+0xe4>)
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001622:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001624:	4b16      	ldr	r3, [pc, #88]	; (8001680 <SetSysClock+0xe4>)
 8001626:	4a18      	ldr	r2, [pc, #96]	; (8001688 <SetSysClock+0xec>)
 8001628:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800162a:	4a15      	ldr	r2, [pc, #84]	; (8001680 <SetSysClock+0xe4>)
 800162c:	4b14      	ldr	r3, [pc, #80]	; (8001680 <SetSysClock+0xe4>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001634:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001636:	bf00      	nop
 8001638:	4b11      	ldr	r3, [pc, #68]	; (8001680 <SetSysClock+0xe4>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001640:	2b00      	cmp	r3, #0
 8001642:	d0f9      	beq.n	8001638 <SetSysClock+0x9c>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_1WS;
 8001644:	4b11      	ldr	r3, [pc, #68]	; (800168c <SetSysClock+0xf0>)
 8001646:	f240 6201 	movw	r2, #1537	; 0x601
 800164a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800164c:	4a0c      	ldr	r2, [pc, #48]	; (8001680 <SetSysClock+0xe4>)
 800164e:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <SetSysClock+0xe4>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f023 0303 	bic.w	r3, r3, #3
 8001656:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001658:	4a09      	ldr	r2, [pc, #36]	; (8001680 <SetSysClock+0xe4>)
 800165a:	4b09      	ldr	r3, [pc, #36]	; (8001680 <SetSysClock+0xe4>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f043 0302 	orr.w	r3, r3, #2
 8001662:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001664:	bf00      	nop
 8001666:	4b06      	ldr	r3, [pc, #24]	; (8001680 <SetSysClock+0xe4>)
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	f003 030c 	and.w	r3, r3, #12
 800166e:	2b08      	cmp	r3, #8
 8001670:	d1f9      	bne.n	8001666 <SetSysClock+0xca>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	40023800 	.word	0x40023800
 8001684:	40007000 	.word	0x40007000
 8001688:	08433004 	.word	0x08433004
 800168c:	40023c00 	.word	0x40023c00

08001690 <__libc_init_array>:
 8001690:	b570      	push	{r4, r5, r6, lr}
 8001692:	4e0d      	ldr	r6, [pc, #52]	; (80016c8 <__libc_init_array+0x38>)
 8001694:	4c0d      	ldr	r4, [pc, #52]	; (80016cc <__libc_init_array+0x3c>)
 8001696:	1ba4      	subs	r4, r4, r6
 8001698:	10a4      	asrs	r4, r4, #2
 800169a:	2500      	movs	r5, #0
 800169c:	42a5      	cmp	r5, r4
 800169e:	d109      	bne.n	80016b4 <__libc_init_array+0x24>
 80016a0:	4e0b      	ldr	r6, [pc, #44]	; (80016d0 <__libc_init_array+0x40>)
 80016a2:	4c0c      	ldr	r4, [pc, #48]	; (80016d4 <__libc_init_array+0x44>)
 80016a4:	f000 f818 	bl	80016d8 <_init>
 80016a8:	1ba4      	subs	r4, r4, r6
 80016aa:	10a4      	asrs	r4, r4, #2
 80016ac:	2500      	movs	r5, #0
 80016ae:	42a5      	cmp	r5, r4
 80016b0:	d105      	bne.n	80016be <__libc_init_array+0x2e>
 80016b2:	bd70      	pop	{r4, r5, r6, pc}
 80016b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016b8:	4798      	blx	r3
 80016ba:	3501      	adds	r5, #1
 80016bc:	e7ee      	b.n	800169c <__libc_init_array+0xc>
 80016be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016c2:	4798      	blx	r3
 80016c4:	3501      	adds	r5, #1
 80016c6:	e7f2      	b.n	80016ae <__libc_init_array+0x1e>
 80016c8:	080016f0 	.word	0x080016f0
 80016cc:	080016f0 	.word	0x080016f0
 80016d0:	080016f0 	.word	0x080016f0
 80016d4:	080016f4 	.word	0x080016f4

080016d8 <_init>:
 80016d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016da:	bf00      	nop
 80016dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016de:	bc08      	pop	{r3}
 80016e0:	469e      	mov	lr, r3
 80016e2:	4770      	bx	lr

080016e4 <_fini>:
 80016e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016e6:	bf00      	nop
 80016e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016ea:	bc08      	pop	{r3}
 80016ec:	469e      	mov	lr, r3
 80016ee:	4770      	bx	lr
