Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 22:50:24 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                             Violations  
-------  --------  ------------------------------------------------------  ----------  
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal              3           
XDCC-7   Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.995        0.000                      0                 1097        0.097        0.000                      0                 1097        3.000        0.000                       0                   442  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_0                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_10_1       81.995        0.000                      0                 1097        0.097        0.000                      0                 1097       49.500        0.000                       0                   438  
  clkfbout_clk_10_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_out1_clk_10_1                     
(none)             clkfbout_clk_10_1                     
(none)                                clk_out1_clk_10_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10_1
  To Clock:  clk_out1_clk_10_1

Setup :            0  Failing Endpoints,  Worst Slack       81.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.995ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        17.092ns  (logic 3.083ns (18.038%)  route 14.009ns (81.962%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.566    -0.886    sm/clk_out1
    SLICE_X40Y44         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDSE (Prop_fdse_C_Q)         0.456    -0.430 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         2.488     2.057    sm/D_states_q_reg_n_0_[5]
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.152     2.209 f  sm/D_states_q[7]_i_22/O
                         net (fo=24, routed)          2.204     4.413    sm/D_states_q[7]_i_22_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.332     4.745 r  sm/out_sig0_carry_i_56/O
                         net (fo=1, routed)           0.715     5.461    sm/out_sig0_carry_i_56_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.734     6.319    sm/out_sig0_carry_i_31_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.443 r  sm/out_sig0_carry_i_10/O
                         net (fo=42, routed)          2.865     9.307    L_reg/M_sm_ra1[2]
    SLICE_X54Y33         MUXF7 (Prop_muxf7_S_O)       0.292     9.599 r  L_reg/ram_reg_i_30/O
                         net (fo=12, routed)          1.462    11.061    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.297    11.358 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    11.358    alum/ram_reg_i_78_3[2]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.756 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.870    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.092 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.813    12.905    alum/p_0_in
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.299    13.204 r  alum/ram_reg_i_50/O
                         net (fo=1, routed)           0.654    13.858    sm/D_registers_q_reg[7][12]
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124    13.982 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.112    15.094    sm/ram_reg_i_17_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I2_O)        0.149    15.243 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.963    16.206    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.487    98.551    brams/bram2/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.563    99.114    
                         clock uncertainty           -0.140    98.974    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    98.200    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                         -16.206    
  -------------------------------------------------------------------
                         slack                                 81.995    

Slack (MET) :             82.456ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.852ns  (logic 3.316ns (19.678%)  route 13.536ns (80.322%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.567    -0.885    sm/clk_out1
    SLICE_X48Y38         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         3.082     2.653    sm/D_states_q_reg_n_0_[3]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.777 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=34, routed)          2.132     4.909    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.150     5.059 r  sm/out_sig0_carry_i_65/O
                         net (fo=1, routed)           0.432     5.491    sm/out_sig0_carry_i_65_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.817 r  sm/out_sig0_carry_i_41/O
                         net (fo=3, routed)           0.599     6.416    sm/out_sig0_carry_i_41_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  sm/out_sig0_carry_i_15/O
                         net (fo=33, routed)          2.835     9.375    L_reg/M_sm_ra1[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.124     9.499 r  L_reg/ram_reg_i_72/O
                         net (fo=1, routed)           0.000     9.499    L_reg/ram_reg_i_72_n_0
    SLICE_X53Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     9.716 r  L_reg/ram_reg_i_28/O
                         net (fo=12, routed)          1.139    10.855    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X49Y32         LUT2 (Prop_lut2_I0_O)        0.299    11.154 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.154    alum/ram_reg_i_78_1[3]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.555    alum/out_sig0_carry__0_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           1.078    12.946    alum/data0[11]
    SLICE_X50Y34         LUT3 (Prop_lut3_I0_O)        0.330    13.276 r  alum/ram_reg_i_63/O
                         net (fo=1, routed)           0.452    13.728    sm/ram_reg_15
    SLICE_X50Y34         LUT6 (Prop_lut6_I4_O)        0.328    14.056 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           1.197    15.253    display/ram_reg_5
    SLICE_X49Y30         LUT5 (Prop_lut5_I3_O)        0.124    15.377 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.589    15.966    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.487    98.551    brams/bram1/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.128    
                         clock uncertainty           -0.140    98.988    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    98.422    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         98.422    
                         arrival time                         -15.966    
  -------------------------------------------------------------------
                         slack                                 82.456    

Slack (MET) :             82.561ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.543ns  (logic 3.174ns (19.186%)  route 13.369ns (80.814%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.567    -0.885    sm/clk_out1
    SLICE_X48Y38         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         3.082     2.653    sm/D_states_q_reg_n_0_[3]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.777 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=34, routed)          2.132     4.909    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.150     5.059 r  sm/out_sig0_carry_i_65/O
                         net (fo=1, routed)           0.432     5.491    sm/out_sig0_carry_i_65_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.817 r  sm/out_sig0_carry_i_41/O
                         net (fo=3, routed)           0.599     6.416    sm/out_sig0_carry_i_41_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  sm/out_sig0_carry_i_15/O
                         net (fo=33, routed)          2.056     8.596    L_reg/M_sm_ra1[1]
    SLICE_X54Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.720 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=8, routed)           1.248     9.969    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.150    10.119 r  L_reg/out_sig0_carry_i_1/O
                         net (fo=4, routed)           0.497    10.616    alum/M_alum_a[1]
    SLICE_X49Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.203 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.203    alum/out_sig0_carry_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.537 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           1.114    12.651    alum/data0[5]
    SLICE_X50Y32         LUT3 (Prop_lut3_I0_O)        0.325    12.976 r  alum/ram_reg_i_77/O
                         net (fo=1, routed)           0.452    13.428    sm/ram_reg_6
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.328    13.756 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           1.026    14.782    sm/D_states_q_reg[0]_rep_4
    SLICE_X50Y30         LUT5 (Prop_lut5_I4_O)        0.146    14.928 r  sm/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.730    15.658    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.487    98.551    brams/bram2/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.128    
                         clock uncertainty           -0.140    98.988    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.770    98.218    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -15.658    
  -------------------------------------------------------------------
                         slack                                 82.561    

Slack (MET) :             82.598ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.697ns  (logic 3.058ns (18.315%)  route 13.639ns (81.685%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.566    -0.886    sm/clk_out1
    SLICE_X40Y44         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDSE (Prop_fdse_C_Q)         0.456    -0.430 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         2.488     2.057    sm/D_states_q_reg_n_0_[5]
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.152     2.209 f  sm/D_states_q[7]_i_22/O
                         net (fo=24, routed)          2.204     4.413    sm/D_states_q[7]_i_22_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.332     4.745 r  sm/out_sig0_carry_i_56/O
                         net (fo=1, routed)           0.715     5.461    sm/out_sig0_carry_i_56_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.734     6.319    sm/out_sig0_carry_i_31_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.443 r  sm/out_sig0_carry_i_10/O
                         net (fo=42, routed)          2.865     9.307    L_reg/M_sm_ra1[2]
    SLICE_X54Y33         MUXF7 (Prop_muxf7_S_O)       0.292     9.599 r  L_reg/ram_reg_i_30/O
                         net (fo=12, routed)          1.462    11.061    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.297    11.358 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    11.358    alum/ram_reg_i_78_3[2]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.756 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.870    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.092 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.813    12.905    alum/p_0_in
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.299    13.204 r  alum/ram_reg_i_50/O
                         net (fo=1, routed)           0.654    13.858    sm/D_registers_q_reg[7][12]
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124    13.982 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.112    15.094    sm/ram_reg_i_17_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.124    15.218 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.593    15.811    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.487    98.551    brams/bram1/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.563    99.114    
                         clock uncertainty           -0.140    98.974    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    98.408    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         98.408    
                         arrival time                         -15.811    
  -------------------------------------------------------------------
                         slack                                 82.598    

Slack (MET) :             82.789ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.303ns  (logic 2.974ns (18.242%)  route 13.329ns (81.758%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.566    -0.886    sm/clk_out1
    SLICE_X40Y44         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDSE (Prop_fdse_C_Q)         0.456    -0.430 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         2.488     2.057    sm/D_states_q_reg_n_0_[5]
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.152     2.209 f  sm/D_states_q[7]_i_22/O
                         net (fo=24, routed)          2.204     4.413    sm/D_states_q[7]_i_22_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.332     4.745 r  sm/out_sig0_carry_i_56/O
                         net (fo=1, routed)           0.715     5.461    sm/out_sig0_carry_i_56_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.734     6.319    sm/out_sig0_carry_i_31_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.443 r  sm/out_sig0_carry_i_10/O
                         net (fo=42, routed)          2.865     9.307    L_reg/M_sm_ra1[2]
    SLICE_X54Y33         MUXF7 (Prop_muxf7_S_O)       0.292     9.599 r  L_reg/ram_reg_i_30/O
                         net (fo=12, routed)          1.462    11.061    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.297    11.358 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    11.358    alum/ram_reg_i_78_3[2]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.756 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.978 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.805    12.783    sm/ram_reg_9[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I1_O)        0.299    13.082 r  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.301    13.383    sm/ram_reg_i_70_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.507 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.986    14.493    sm/D_registers_q_reg[5][8]
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.154    14.647 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.770    15.417    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.487    98.551    brams/bram2/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.563    99.114    
                         clock uncertainty           -0.140    98.974    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.769    98.205    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.205    
                         arrival time                         -15.417    
  -------------------------------------------------------------------
                         slack                                 82.789    

Slack (MET) :             82.817ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.971ns  (logic 3.316ns (19.539%)  route 13.655ns (80.461%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.567    -0.885    sm/clk_out1
    SLICE_X48Y38         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         3.082     2.653    sm/D_states_q_reg_n_0_[3]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.777 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=34, routed)          2.132     4.909    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.150     5.059 r  sm/out_sig0_carry_i_65/O
                         net (fo=1, routed)           0.432     5.491    sm/out_sig0_carry_i_65_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.817 r  sm/out_sig0_carry_i_41/O
                         net (fo=3, routed)           0.599     6.416    sm/out_sig0_carry_i_41_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  sm/out_sig0_carry_i_15/O
                         net (fo=33, routed)          2.835     9.375    L_reg/M_sm_ra1[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.124     9.499 r  L_reg/ram_reg_i_72/O
                         net (fo=1, routed)           0.000     9.499    L_reg/ram_reg_i_72_n_0
    SLICE_X53Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     9.716 r  L_reg/ram_reg_i_28/O
                         net (fo=12, routed)          1.139    10.855    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X49Y32         LUT2 (Prop_lut2_I0_O)        0.299    11.154 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.154    alum/ram_reg_i_78_1[3]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.555    alum/out_sig0_carry__0_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           1.078    12.946    alum/data0[11]
    SLICE_X50Y34         LUT3 (Prop_lut3_I0_O)        0.330    13.276 r  alum/ram_reg_i_63/O
                         net (fo=1, routed)           0.452    13.728    sm/ram_reg_15
    SLICE_X50Y34         LUT6 (Prop_lut6_I4_O)        0.328    14.056 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.733    14.789    sm/D_states_q_reg[0]_rep_7
    SLICE_X53Y31         LUT5 (Prop_lut5_I4_O)        0.124    14.913 r  sm/D_registers_q[7][11]_i_1/O
                         net (fo=8, routed)           1.172    16.086    L_reg/D[11]
    SLICE_X56Y33         FDRE                                         r  L_reg/D_registers_q_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.446    98.510    L_reg/clk_out1
    SLICE_X56Y33         FDRE                                         r  L_reg/D_registers_q_reg[6][11]/C
                         clock pessimism              0.563    99.074    
                         clock uncertainty           -0.140    98.934    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)       -0.031    98.903    L_reg/D_registers_q_reg[6][11]
  -------------------------------------------------------------------
                         required time                         98.903    
                         arrival time                         -16.086    
  -------------------------------------------------------------------
                         slack                                 82.817    

Slack (MET) :             82.881ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.427ns  (logic 3.152ns (19.188%)  route 13.275ns (80.812%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.567    -0.885    sm/clk_out1
    SLICE_X48Y38         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         3.082     2.653    sm/D_states_q_reg_n_0_[3]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.777 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=34, routed)          2.132     4.909    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.150     5.059 r  sm/out_sig0_carry_i_65/O
                         net (fo=1, routed)           0.432     5.491    sm/out_sig0_carry_i_65_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.817 r  sm/out_sig0_carry_i_41/O
                         net (fo=3, routed)           0.599     6.416    sm/out_sig0_carry_i_41_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  sm/out_sig0_carry_i_15/O
                         net (fo=33, routed)          2.056     8.596    L_reg/M_sm_ra1[1]
    SLICE_X54Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.720 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=8, routed)           1.248     9.969    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.150    10.119 r  L_reg/out_sig0_carry_i_1/O
                         net (fo=4, routed)           0.497    10.616    alum/M_alum_a[1]
    SLICE_X49Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.203 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.203    alum/out_sig0_carry_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.537 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           1.114    12.651    alum/data0[5]
    SLICE_X50Y32         LUT3 (Prop_lut3_I0_O)        0.325    12.976 r  alum/ram_reg_i_77/O
                         net (fo=1, routed)           0.452    13.428    sm/ram_reg_6
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.328    13.756 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           1.026    14.782    display/ram_reg_2
    SLICE_X50Y30         LUT5 (Prop_lut5_I2_O)        0.124    14.906 r  display/ram_reg_i_8/O
                         net (fo=1, routed)           0.635    15.541    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.487    98.551    brams/bram1/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.128    
                         clock uncertainty           -0.140    98.988    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    98.422    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         98.422    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                 82.881    

Slack (MET) :             83.017ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.083ns  (logic 3.350ns (20.830%)  route 12.733ns (79.170%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.567    -0.885    sm/clk_out1
    SLICE_X48Y38         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         3.082     2.653    sm/D_states_q_reg_n_0_[3]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.777 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=34, routed)          2.132     4.909    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.150     5.059 r  sm/out_sig0_carry_i_65/O
                         net (fo=1, routed)           0.432     5.491    sm/out_sig0_carry_i_65_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.817 r  sm/out_sig0_carry_i_41/O
                         net (fo=3, routed)           0.320     6.137    sm/out_sig0_carry_i_41_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.261 r  sm/D_registers_d_reg[7]_i_22/O
                         net (fo=2, routed)           0.552     6.813    sm/D_registers_d_reg[7]_i_22_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.937 r  sm/out_sig0_carry_i_42/O
                         net (fo=3, routed)           0.876     7.812    sm/out_sig0_carry_i_42_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.936 r  sm/out_sig0_carry_i_18/O
                         net (fo=19, routed)          1.167     9.103    sm/D_states_q_reg[5]_1
    SLICE_X50Y33         LUT3 (Prop_lut3_I1_O)        0.148     9.251 r  sm/out_sig0_carry_i_23/O
                         net (fo=3, routed)           1.013    10.264    sm/out_sig0_carry_i_23_n_0
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.328    10.592 r  sm/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    10.592    alum/ram_reg_i_90_0[1]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.232 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           1.100    12.332    alum/data1[3]
    SLICE_X50Y31         LUT3 (Prop_lut3_I2_O)        0.328    12.660 r  alum/ram_reg_i_79/O
                         net (fo=1, routed)           0.346    13.007    sm/ram_reg_4
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.328    13.335 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.750    14.085    sm/D_states_q_reg[0]_rep_3
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.150    14.235 r  sm/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.963    15.197    brams/bram2/ram_reg_0[3]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.487    98.551    brams/bram2/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.128    
                         clock uncertainty           -0.140    98.988    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.774    98.214    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.214    
                         arrival time                         -15.197    
  -------------------------------------------------------------------
                         slack                                 83.017    

Slack (MET) :             83.054ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.254ns  (logic 3.316ns (20.402%)  route 12.938ns (79.598%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.567    -0.885    sm/clk_out1
    SLICE_X48Y38         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         3.082     2.653    sm/D_states_q_reg_n_0_[3]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.777 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=34, routed)          2.132     4.909    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.150     5.059 r  sm/out_sig0_carry_i_65/O
                         net (fo=1, routed)           0.432     5.491    sm/out_sig0_carry_i_65_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.817 r  sm/out_sig0_carry_i_41/O
                         net (fo=3, routed)           0.599     6.416    sm/out_sig0_carry_i_41_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  sm/out_sig0_carry_i_15/O
                         net (fo=33, routed)          2.835     9.375    L_reg/M_sm_ra1[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.124     9.499 r  L_reg/ram_reg_i_72/O
                         net (fo=1, routed)           0.000     9.499    L_reg/ram_reg_i_72_n_0
    SLICE_X53Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     9.716 r  L_reg/ram_reg_i_28/O
                         net (fo=12, routed)          1.139    10.855    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X49Y32         LUT2 (Prop_lut2_I0_O)        0.299    11.154 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.154    alum/ram_reg_i_78_1[3]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.555    alum/out_sig0_carry__0_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           1.078    12.946    alum/data0[11]
    SLICE_X50Y34         LUT3 (Prop_lut3_I0_O)        0.330    13.276 r  alum/ram_reg_i_63/O
                         net (fo=1, routed)           0.452    13.728    sm/ram_reg_15
    SLICE_X50Y34         LUT6 (Prop_lut6_I4_O)        0.328    14.056 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.613    14.669    sm/D_states_q_reg[0]_rep_7
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    14.793 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.575    15.368    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.487    98.551    brams/bram2/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.128    
                         clock uncertainty           -0.140    98.988    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    98.422    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.422    
                         arrival time                         -15.368    
  -------------------------------------------------------------------
                         slack                                 83.054    

Slack (MET) :             83.081ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.006ns  (logic 2.790ns (17.431%)  route 13.216ns (82.569%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.566    -0.886    sm/clk_out1
    SLICE_X40Y44         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDSE (Prop_fdse_C_Q)         0.456    -0.430 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         2.488     2.057    sm/D_states_q_reg_n_0_[5]
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.152     2.209 f  sm/D_states_q[7]_i_22/O
                         net (fo=24, routed)          2.204     4.413    sm/D_states_q[7]_i_22_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.332     4.745 r  sm/out_sig0_carry_i_56/O
                         net (fo=1, routed)           0.715     5.461    sm/out_sig0_carry_i_56_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.734     6.319    sm/out_sig0_carry_i_31_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.443 r  sm/out_sig0_carry_i_10/O
                         net (fo=42, routed)          2.865     9.307    L_reg/M_sm_ra1[2]
    SLICE_X54Y33         MUXF7 (Prop_muxf7_S_O)       0.292     9.599 f  L_reg/ram_reg_i_30/O
                         net (fo=12, routed)          1.462    11.061    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.327    11.388 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000    11.388    alum/ram_reg_i_78_2[1]
    SLICE_X48Y32         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.789 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.622    12.411    alum/data1[7]
    SLICE_X50Y31         LUT3 (Prop_lut3_I2_O)        0.306    12.717 r  alum/ram_reg_i_73/O
                         net (fo=1, routed)           0.404    13.122    sm/ram_reg_8
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124    13.246 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.980    14.226    sm/D_states_q_reg[0]_rep_5
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.152    14.378 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.742    15.120    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.487    98.551    brams/bram2/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.563    99.114    
                         clock uncertainty           -0.140    98.974    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    98.200    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                         -15.120    
  -------------------------------------------------------------------
                         slack                                 83.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.567    -0.557    forLoop_idx_0_1565467411[1].cond_butt_dirs/clk_out1
    SLICE_X50Y49         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.267    forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.111 r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.110    forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.057 r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    -0.057    forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__3_n_7
    SLICE_X50Y50         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.835    -0.795    forLoop_idx_0_1565467411[1].cond_butt_dirs/clk_out1
    SLICE_X50Y50         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[8]/C
                         clock pessimism              0.507    -0.288    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134    -0.154    forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.565    -0.559    forLoop_idx_0_1565467411[3].cond_butt_dirs/clk_out1
    SLICE_X46Y49         FDRE                                         r  forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.268    forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.112 r  forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           0.001    -0.112    forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[0]_i_3__5_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.059 r  forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/O[0]
                         net (fo=1, routed)           0.000    -0.059    forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_7
    SLICE_X46Y50         FDRE                                         r  forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.833    -0.798    forLoop_idx_0_1565467411[3].cond_butt_dirs/clk_out1
    SLICE_X46Y50         FDRE                                         r  forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[4]/C
                         clock pessimism              0.507    -0.291    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134    -0.157    forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.596    -0.528    cond_butt_next_play/clk_out1
    SLICE_X65Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.270    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.110 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.055 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.055    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_7
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.864    -0.766    cond_butt_next_play/clk_out1
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
                         clock pessimism              0.507    -0.259    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105    -0.154    cond_butt_next_play/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.567    -0.557    forLoop_idx_0_1565467411[1].cond_butt_dirs/clk_out1
    SLICE_X50Y49         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.267    forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.111 r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.110    forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.044 r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    -0.044    forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__3_n_5
    SLICE_X50Y50         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.835    -0.795    forLoop_idx_0_1565467411[1].cond_butt_dirs/clk_out1
    SLICE_X50Y50         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[10]/C
                         clock pessimism              0.507    -0.288    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134    -0.154    forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.596    -0.528    cond_butt_next_play/clk_out1
    SLICE_X65Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.270    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.110 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.044 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.044    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.864    -0.766    cond_butt_next_play/clk_out1
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
                         clock pessimism              0.507    -0.259    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105    -0.154    cond_butt_next_play/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.565    -0.559    forLoop_idx_0_1565467411[3].cond_butt_dirs/clk_out1
    SLICE_X46Y49         FDRE                                         r  forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.268    forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.112 r  forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           0.001    -0.112    forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[0]_i_3__5_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.046 r  forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/O[2]
                         net (fo=1, routed)           0.000    -0.046    forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_5
    SLICE_X46Y50         FDRE                                         r  forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.833    -0.798    forLoop_idx_0_1565467411[3].cond_butt_dirs/clk_out1
    SLICE_X46Y50         FDRE                                         r  forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                         clock pessimism              0.507    -0.291    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134    -0.157    forLoop_idx_0_1565467411[3].cond_butt_dirs/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.593    -0.531    cond_butt_next_play/sync/clk_out1
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.863    -0.767    cond_butt_next_play/sync/clk_out1
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism              0.236    -0.531    
    SLICE_X65Y53         FDRE (Hold_fdre_C_D)         0.075    -0.456    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.564    -0.560    forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y54         FDRE                                         r  forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.361    forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X48Y54         FDRE                                         r  forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.833    -0.797    forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y54         FDRE                                         r  forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.071    -0.489    forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.564    -0.560    forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y54         FDRE                                         r  forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.353    forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X48Y54         FDRE                                         r  forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.833    -0.797    forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y54         FDRE                                         r  forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.075    -0.485    forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.567    -0.557    forLoop_idx_0_1565467411[1].cond_butt_dirs/clk_out1
    SLICE_X50Y49         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.267    forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.111 r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.110    forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.021 r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    -0.021    forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__3_n_6
    SLICE_X50Y50         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.835    -0.795    forLoop_idx_0_1565467411[1].cond_butt_dirs/clk_out1
    SLICE_X50Y50         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[9]/C
                         clock pessimism              0.507    -0.288    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134    -0.154    forLoop_idx_0_1565467411[1].cond_butt_dirs/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y12     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y13     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y20     sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y37     D_gamecounter_q_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y37     D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y37     D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y37     D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y37     D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10_1
  To Clock:  clkfbout_clk_10_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10_1
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.272ns  (logic 10.500ns (30.636%)  route 23.773ns (69.364%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.560    -0.892    L_reg/clk_out1
    SLICE_X52Y31         FDRE                                         r  L_reg/D_registers_q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  L_reg/D_registers_q_reg[4][7]/Q
                         net (fo=11, routed)          1.507     1.133    L_reg/M_reg_targetpixel[7]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.124     1.257 f  L_reg/L_53695b30_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.828     2.085    L_reg/L_53695b30_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I1_O)        0.148     2.233 f  L_reg/L_53695b30_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.741     2.974    L_reg/L_53695b30_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.328     3.302 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.745     4.047    L_reg/D_registers_q_reg[4][10]_0
    SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.148     4.195 r  L_reg/L_53695b30_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.862     5.057    L_reg/L_53695b30_remainder0__0_carry_i_9__1_n_0
    SLICE_X49Y26         LUT4 (Prop_lut4_I2_O)        0.328     5.385 r  L_reg/L_53695b30_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     5.385    timerseg_driver/decimal_renderer/i__carry_i_28__1_0[1]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.935 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.935    timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.157 f  timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.661     6.818    L_reg/L_53695b30_remainder0_3[4]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299     7.117 f  L_reg/i__carry__0_i_10__3/O
                         net (fo=16, routed)          1.351     8.468    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.592 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=1, routed)           0.583     9.175    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I1_O)        0.124     9.299 r  L_reg/i__carry__0_i_16__4/O
                         net (fo=3, routed)           1.031    10.331    L_reg/i__carry__0_i_16__4_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.455 f  L_reg/i__carry_i_25__2/O
                         net (fo=4, routed)           0.837    11.292    L_reg/i__carry_i_25__2_n_0
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    11.416 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.862    12.277    L_reg/i__carry_i_11__4_n_0
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.401 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.330    12.731    timerseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.251 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    13.261    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.378    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.701 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.845    14.545    L_reg/L_53695b30_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.306    14.851 r  L_reg/i__carry__0_i_19__2/O
                         net (fo=13, routed)          1.364    16.215    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X56Y26         LUT6 (Prop_lut6_I4_O)        0.124    16.339 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=1, routed)           0.626    16.965    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=6, routed)           0.867    17.956    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.124    18.080 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.848    18.928    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.052 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.502    19.554    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.080 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.089    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.203    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.425 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    21.249    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.299    21.548 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.404    21.952    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124    22.076 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.680    22.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_0
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    22.880 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.359    24.239    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.363 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.193    25.556    L_reg/timerseg[1]
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.152    25.708 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.904    29.612    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.768    33.380 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    33.380    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.762ns  (logic 10.230ns (30.300%)  route 23.532ns (69.700%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.560    -0.892    L_reg/clk_out1
    SLICE_X52Y31         FDRE                                         r  L_reg/D_registers_q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  L_reg/D_registers_q_reg[4][7]/Q
                         net (fo=11, routed)          1.507     1.133    L_reg/M_reg_targetpixel[7]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.124     1.257 f  L_reg/L_53695b30_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.828     2.085    L_reg/L_53695b30_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I1_O)        0.148     2.233 f  L_reg/L_53695b30_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.741     2.974    L_reg/L_53695b30_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.328     3.302 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.745     4.047    L_reg/D_registers_q_reg[4][10]_0
    SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.148     4.195 r  L_reg/L_53695b30_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.862     5.057    L_reg/L_53695b30_remainder0__0_carry_i_9__1_n_0
    SLICE_X49Y26         LUT4 (Prop_lut4_I2_O)        0.328     5.385 r  L_reg/L_53695b30_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     5.385    timerseg_driver/decimal_renderer/i__carry_i_28__1_0[1]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.935 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.935    timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.157 f  timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.661     6.818    L_reg/L_53695b30_remainder0_3[4]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299     7.117 f  L_reg/i__carry__0_i_10__3/O
                         net (fo=16, routed)          1.351     8.468    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.592 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=1, routed)           0.583     9.175    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I1_O)        0.124     9.299 r  L_reg/i__carry__0_i_16__4/O
                         net (fo=3, routed)           1.031    10.331    L_reg/i__carry__0_i_16__4_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.455 f  L_reg/i__carry_i_25__2/O
                         net (fo=4, routed)           0.837    11.292    L_reg/i__carry_i_25__2_n_0
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    11.416 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.862    12.277    L_reg/i__carry_i_11__4_n_0
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.401 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.330    12.731    timerseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.251 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    13.261    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.378    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.701 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.845    14.545    L_reg/L_53695b30_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.306    14.851 r  L_reg/i__carry__0_i_19__2/O
                         net (fo=13, routed)          1.364    16.215    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X56Y26         LUT6 (Prop_lut6_I4_O)        0.124    16.339 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=1, routed)           0.626    16.965    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=6, routed)           0.867    17.956    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.124    18.080 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.848    18.928    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.052 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.502    19.554    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.080 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.089    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.203    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.425 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    21.249    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.299    21.548 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.404    21.952    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124    22.076 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.680    22.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_0
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    22.880 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.359    24.239    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.363 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.193    25.556    L_reg/timerseg[1]
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124    25.680 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.663    29.344    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    32.870 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.870    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.666ns  (logic 10.283ns (30.545%)  route 23.383ns (69.455%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.560    -0.892    L_reg/clk_out1
    SLICE_X52Y31         FDRE                                         r  L_reg/D_registers_q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  L_reg/D_registers_q_reg[4][7]/Q
                         net (fo=11, routed)          1.507     1.133    L_reg/M_reg_targetpixel[7]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.124     1.257 f  L_reg/L_53695b30_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.828     2.085    L_reg/L_53695b30_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I1_O)        0.148     2.233 f  L_reg/L_53695b30_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.741     2.974    L_reg/L_53695b30_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.328     3.302 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.745     4.047    L_reg/D_registers_q_reg[4][10]_0
    SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.148     4.195 r  L_reg/L_53695b30_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.862     5.057    L_reg/L_53695b30_remainder0__0_carry_i_9__1_n_0
    SLICE_X49Y26         LUT4 (Prop_lut4_I2_O)        0.328     5.385 r  L_reg/L_53695b30_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     5.385    timerseg_driver/decimal_renderer/i__carry_i_28__1_0[1]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.935 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.935    timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.157 f  timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.661     6.818    L_reg/L_53695b30_remainder0_3[4]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299     7.117 f  L_reg/i__carry__0_i_10__3/O
                         net (fo=16, routed)          1.351     8.468    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.592 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=1, routed)           0.583     9.175    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I1_O)        0.124     9.299 r  L_reg/i__carry__0_i_16__4/O
                         net (fo=3, routed)           1.031    10.331    L_reg/i__carry__0_i_16__4_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.455 f  L_reg/i__carry_i_25__2/O
                         net (fo=4, routed)           0.837    11.292    L_reg/i__carry_i_25__2_n_0
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    11.416 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.862    12.277    L_reg/i__carry_i_11__4_n_0
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.401 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.330    12.731    timerseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.251 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    13.261    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.378    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.701 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.845    14.545    L_reg/L_53695b30_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.306    14.851 r  L_reg/i__carry__0_i_19__2/O
                         net (fo=13, routed)          1.364    16.215    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X56Y26         LUT6 (Prop_lut6_I4_O)        0.124    16.339 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=1, routed)           0.626    16.965    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=6, routed)           0.867    17.956    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.124    18.080 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.848    18.928    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.052 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.502    19.554    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.080 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.089    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.203    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.425 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    21.249    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.299    21.548 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.404    21.952    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124    22.076 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.680    22.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_0
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    22.880 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.359    24.239    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.363 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.267    25.630    timerseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124    25.754 r  timerseg_driver/ctr/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.440    29.194    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    32.774 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    32.774    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.503ns  (logic 10.508ns (31.364%)  route 22.995ns (68.636%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.560    -0.892    L_reg/clk_out1
    SLICE_X52Y31         FDRE                                         r  L_reg/D_registers_q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  L_reg/D_registers_q_reg[4][7]/Q
                         net (fo=11, routed)          1.507     1.133    L_reg/M_reg_targetpixel[7]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.124     1.257 f  L_reg/L_53695b30_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.828     2.085    L_reg/L_53695b30_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I1_O)        0.148     2.233 f  L_reg/L_53695b30_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.741     2.974    L_reg/L_53695b30_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.328     3.302 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.745     4.047    L_reg/D_registers_q_reg[4][10]_0
    SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.148     4.195 r  L_reg/L_53695b30_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.862     5.057    L_reg/L_53695b30_remainder0__0_carry_i_9__1_n_0
    SLICE_X49Y26         LUT4 (Prop_lut4_I2_O)        0.328     5.385 r  L_reg/L_53695b30_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     5.385    timerseg_driver/decimal_renderer/i__carry_i_28__1_0[1]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.935 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.935    timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.157 f  timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.661     6.818    L_reg/L_53695b30_remainder0_3[4]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299     7.117 f  L_reg/i__carry__0_i_10__3/O
                         net (fo=16, routed)          1.351     8.468    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.592 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=1, routed)           0.583     9.175    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I1_O)        0.124     9.299 r  L_reg/i__carry__0_i_16__4/O
                         net (fo=3, routed)           1.031    10.331    L_reg/i__carry__0_i_16__4_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.455 f  L_reg/i__carry_i_25__2/O
                         net (fo=4, routed)           0.837    11.292    L_reg/i__carry_i_25__2_n_0
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    11.416 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.862    12.277    L_reg/i__carry_i_11__4_n_0
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.401 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.330    12.731    timerseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.251 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    13.261    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.378    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.701 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.845    14.545    L_reg/L_53695b30_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.306    14.851 r  L_reg/i__carry__0_i_19__2/O
                         net (fo=13, routed)          1.364    16.215    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X56Y26         LUT6 (Prop_lut6_I4_O)        0.124    16.339 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=1, routed)           0.626    16.965    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=6, routed)           0.867    17.956    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.124    18.080 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.848    18.928    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.052 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.502    19.554    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.080 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.089    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.203    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.425 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    21.249    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.299    21.548 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.404    21.952    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124    22.076 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.680    22.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_0
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    22.880 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.359    24.239    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.363 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.992    25.355    L_reg/timerseg[1]
    SLICE_X60Y27         LUT4 (Prop_lut4_I1_O)        0.150    25.505 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.327    28.833    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.778    32.611 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    32.611    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.365ns  (logic 10.463ns (31.358%)  route 22.902ns (68.641%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.560    -0.892    L_reg/clk_out1
    SLICE_X52Y31         FDRE                                         r  L_reg/D_registers_q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  L_reg/D_registers_q_reg[4][7]/Q
                         net (fo=11, routed)          1.507     1.133    L_reg/M_reg_targetpixel[7]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.124     1.257 f  L_reg/L_53695b30_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.828     2.085    L_reg/L_53695b30_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I1_O)        0.148     2.233 f  L_reg/L_53695b30_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.741     2.974    L_reg/L_53695b30_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.328     3.302 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.745     4.047    L_reg/D_registers_q_reg[4][10]_0
    SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.148     4.195 r  L_reg/L_53695b30_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.862     5.057    L_reg/L_53695b30_remainder0__0_carry_i_9__1_n_0
    SLICE_X49Y26         LUT4 (Prop_lut4_I2_O)        0.328     5.385 r  L_reg/L_53695b30_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     5.385    timerseg_driver/decimal_renderer/i__carry_i_28__1_0[1]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.935 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.935    timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.157 f  timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.661     6.818    L_reg/L_53695b30_remainder0_3[4]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299     7.117 f  L_reg/i__carry__0_i_10__3/O
                         net (fo=16, routed)          1.351     8.468    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.592 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=1, routed)           0.583     9.175    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I1_O)        0.124     9.299 r  L_reg/i__carry__0_i_16__4/O
                         net (fo=3, routed)           1.031    10.331    L_reg/i__carry__0_i_16__4_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.455 f  L_reg/i__carry_i_25__2/O
                         net (fo=4, routed)           0.837    11.292    L_reg/i__carry_i_25__2_n_0
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    11.416 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.862    12.277    L_reg/i__carry_i_11__4_n_0
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.401 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.330    12.731    timerseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.251 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    13.261    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.378    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.701 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.845    14.545    L_reg/L_53695b30_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.306    14.851 r  L_reg/i__carry__0_i_19__2/O
                         net (fo=13, routed)          1.364    16.215    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X56Y26         LUT6 (Prop_lut6_I4_O)        0.124    16.339 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=1, routed)           0.626    16.965    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=6, routed)           0.867    17.956    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.124    18.080 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.848    18.928    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.052 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.502    19.554    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.080 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.089    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.203    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.425 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    21.249    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.299    21.548 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.404    21.952    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124    22.076 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.680    22.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_0
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    22.880 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.359    24.239    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.363 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.258    25.621    timerseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.153    25.774 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.968    28.743    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    32.473 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    32.473    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.210ns  (logic 10.221ns (30.776%)  route 22.989ns (69.224%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.560    -0.892    L_reg/clk_out1
    SLICE_X52Y31         FDRE                                         r  L_reg/D_registers_q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  L_reg/D_registers_q_reg[4][7]/Q
                         net (fo=11, routed)          1.507     1.133    L_reg/M_reg_targetpixel[7]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.124     1.257 f  L_reg/L_53695b30_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.828     2.085    L_reg/L_53695b30_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I1_O)        0.148     2.233 f  L_reg/L_53695b30_remainder0__0_carry__1_i_6__1/O
                         net (fo=6, routed)           0.741     2.974    L_reg/L_53695b30_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.328     3.302 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.745     4.047    L_reg/D_registers_q_reg[4][10]_0
    SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.148     4.195 r  L_reg/L_53695b30_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.862     5.057    L_reg/L_53695b30_remainder0__0_carry_i_9__1_n_0
    SLICE_X49Y26         LUT4 (Prop_lut4_I2_O)        0.328     5.385 r  L_reg/L_53695b30_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     5.385    timerseg_driver/decimal_renderer/i__carry_i_28__1_0[1]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.935 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.935    timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.157 f  timerseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.661     6.818    L_reg/L_53695b30_remainder0_3[4]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299     7.117 f  L_reg/i__carry__0_i_10__3/O
                         net (fo=16, routed)          1.351     8.468    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.592 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=1, routed)           0.583     9.175    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I1_O)        0.124     9.299 r  L_reg/i__carry__0_i_16__4/O
                         net (fo=3, routed)           1.031    10.331    L_reg/i__carry__0_i_16__4_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.455 f  L_reg/i__carry_i_25__2/O
                         net (fo=4, routed)           0.837    11.292    L_reg/i__carry_i_25__2_n_0
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    11.416 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.862    12.277    L_reg/i__carry_i_11__4_n_0
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.401 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.330    12.731    timerseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.251 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    13.261    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.378    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.701 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.845    14.545    L_reg/L_53695b30_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.306    14.851 r  L_reg/i__carry__0_i_19__2/O
                         net (fo=13, routed)          1.364    16.215    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X56Y26         LUT6 (Prop_lut6_I4_O)        0.124    16.339 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=1, routed)           0.626    16.965    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=6, routed)           0.867    17.956    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.124    18.080 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.848    18.928    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.052 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.502    19.554    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.080 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.089    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.203    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.425 r  timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    21.249    timerseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.299    21.548 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.404    21.952    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124    22.076 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.680    22.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_0
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    22.880 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.359    24.239    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.363 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.258    25.621    timerseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124    25.745 r  timerseg_driver/ctr/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.055    28.800    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    32.317 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.317    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.520ns  (logic 10.763ns (33.098%)  route 21.757ns (66.902%))
  Logic Levels:           29  (CARRY4=8 LUT2=3 LUT3=1 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.563    -0.889    L_reg/clk_out1
    SLICE_X50Y33         FDRE                                         r  L_reg/D_registers_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.411 r  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=18, routed)          1.495     1.084    L_reg/M_reg_an[6]
    SLICE_X47Y34         LUT5 (Prop_lut5_I3_O)        0.301     1.385 r  L_reg/L_53695b30_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.665     2.050    L_reg/L_53695b30_remainder0__0_carry_i_18_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.174 f  L_reg/L_53695b30_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.847     3.021    L_reg/L_53695b30_remainder0__0_carry_i_12_n_0
    SLICE_X45Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.145 f  L_reg/L_53695b30_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.996     4.140    L_reg/L_53695b30_remainder0__0_carry_i_13_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.264 r  L_reg/L_53695b30_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.860     5.124    L_reg/L_53695b30_remainder0__0_carry_i_10_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.248 r  L_reg/L_53695b30_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    aseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.798 r  aseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.798    aseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.132 f  aseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry__0/O[1]
                         net (fo=8, routed)           1.187     7.319    L_reg/L_53695b30_remainder0[5]
    SLICE_X38Y32         LUT3 (Prop_lut3_I2_O)        0.329     7.648 f  L_reg/i__carry_i_15__0/O
                         net (fo=6, routed)           1.187     8.834    L_reg/i__carry_i_15__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.328     9.162 f  L_reg/i__carry__0_i_17/O
                         net (fo=2, routed)           0.956    10.118    L_reg/i__carry__0_i_17_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.242 f  L_reg/i__carry_i_26__0/O
                         net (fo=4, routed)           0.764    11.006    L_reg/i__carry_i_26__0_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.130 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.806    11.937    L_reg/i__carry_i_11__2_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.149    12.086 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.326    12.412    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    13.127 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.241    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.554 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.879    14.433    L_reg/L_53695b30_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.306    14.739 r  L_reg/i__carry_i_26/O
                         net (fo=12, routed)          1.278    16.017    aseg_driver/decimal_renderer/i__carry_i_14
    SLICE_X42Y33         LUT5 (Prop_lut5_I4_O)        0.124    16.141 f  aseg_driver/decimal_renderer/i__carry__0_i_13/O
                         net (fo=2, routed)           0.826    16.967    L_reg/i__carry_i_9_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.091 f  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.822    17.913    L_reg/i__carry_i_14_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124    18.037 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.958    18.995    L_reg/i__carry_i_9_n_0
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.152    19.147 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.385    19.533    aseg_driver/decimal_renderer/DI[2]
    SLICE_X40Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.120 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.120    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.234 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.234    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.568 f  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.814    21.382    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.303    21.685 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.665    22.350    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.124    22.474 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.819    23.293    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    23.417 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.725    24.143    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    24.267 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.681    24.948    L_reg/aseg[0]
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.150    25.098 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.815    27.912    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.718    31.631 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    31.631    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.432ns  (logic 10.766ns (33.195%)  route 21.666ns (66.805%))
  Logic Levels:           29  (CARRY4=8 LUT2=3 LUT3=2 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.563    -0.889    L_reg/clk_out1
    SLICE_X50Y33         FDRE                                         r  L_reg/D_registers_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.411 r  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=18, routed)          1.495     1.084    L_reg/M_reg_an[6]
    SLICE_X47Y34         LUT5 (Prop_lut5_I3_O)        0.301     1.385 r  L_reg/L_53695b30_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.665     2.050    L_reg/L_53695b30_remainder0__0_carry_i_18_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.174 f  L_reg/L_53695b30_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.847     3.021    L_reg/L_53695b30_remainder0__0_carry_i_12_n_0
    SLICE_X45Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.145 f  L_reg/L_53695b30_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.996     4.140    L_reg/L_53695b30_remainder0__0_carry_i_13_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.264 r  L_reg/L_53695b30_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.860     5.124    L_reg/L_53695b30_remainder0__0_carry_i_10_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.248 r  L_reg/L_53695b30_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    aseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.798 r  aseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.798    aseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.132 f  aseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry__0/O[1]
                         net (fo=8, routed)           1.187     7.319    L_reg/L_53695b30_remainder0[5]
    SLICE_X38Y32         LUT3 (Prop_lut3_I2_O)        0.329     7.648 f  L_reg/i__carry_i_15__0/O
                         net (fo=6, routed)           1.187     8.834    L_reg/i__carry_i_15__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.328     9.162 f  L_reg/i__carry__0_i_17/O
                         net (fo=2, routed)           0.956    10.118    L_reg/i__carry__0_i_17_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.242 f  L_reg/i__carry_i_26__0/O
                         net (fo=4, routed)           0.764    11.006    L_reg/i__carry_i_26__0_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.130 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.806    11.937    L_reg/i__carry_i_11__2_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.149    12.086 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.326    12.412    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    13.127 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.241    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.554 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.879    14.433    L_reg/L_53695b30_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.306    14.739 r  L_reg/i__carry_i_26/O
                         net (fo=12, routed)          1.278    16.017    aseg_driver/decimal_renderer/i__carry_i_14
    SLICE_X42Y33         LUT5 (Prop_lut5_I4_O)        0.124    16.141 f  aseg_driver/decimal_renderer/i__carry__0_i_13/O
                         net (fo=2, routed)           0.826    16.967    L_reg/i__carry_i_9_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.091 f  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.822    17.913    L_reg/i__carry_i_14_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124    18.037 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.958    18.995    L_reg/i__carry_i_9_n_0
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.152    19.147 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.385    19.533    aseg_driver/decimal_renderer/DI[2]
    SLICE_X40Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.120 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.120    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.234 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.234    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.568 f  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.814    21.382    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.303    21.685 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.665    22.350    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.124    22.474 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.821    23.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    23.419 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.502    23.921    L_reg/aseg_OBUF[3]_inst_i_1
    SLICE_X44Y32         LUT6 (Prop_lut6_I1_O)        0.124    24.045 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.049    25.094    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.150    25.244 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.578    27.822    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.721    31.543 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.543    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.428ns  (logic 10.784ns (33.255%)  route 21.644ns (66.745%))
  Logic Levels:           29  (CARRY4=8 LUT2=3 LUT3=1 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.563    -0.889    L_reg/clk_out1
    SLICE_X50Y33         FDRE                                         r  L_reg/D_registers_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.411 r  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=18, routed)          1.495     1.084    L_reg/M_reg_an[6]
    SLICE_X47Y34         LUT5 (Prop_lut5_I3_O)        0.301     1.385 r  L_reg/L_53695b30_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.665     2.050    L_reg/L_53695b30_remainder0__0_carry_i_18_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.174 f  L_reg/L_53695b30_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.847     3.021    L_reg/L_53695b30_remainder0__0_carry_i_12_n_0
    SLICE_X45Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.145 f  L_reg/L_53695b30_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.996     4.140    L_reg/L_53695b30_remainder0__0_carry_i_13_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.264 r  L_reg/L_53695b30_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.860     5.124    L_reg/L_53695b30_remainder0__0_carry_i_10_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.248 r  L_reg/L_53695b30_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    aseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.798 r  aseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.798    aseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.132 f  aseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry__0/O[1]
                         net (fo=8, routed)           1.187     7.319    L_reg/L_53695b30_remainder0[5]
    SLICE_X38Y32         LUT3 (Prop_lut3_I2_O)        0.329     7.648 f  L_reg/i__carry_i_15__0/O
                         net (fo=6, routed)           1.187     8.834    L_reg/i__carry_i_15__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.328     9.162 f  L_reg/i__carry__0_i_17/O
                         net (fo=2, routed)           0.956    10.118    L_reg/i__carry__0_i_17_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.242 f  L_reg/i__carry_i_26__0/O
                         net (fo=4, routed)           0.764    11.006    L_reg/i__carry_i_26__0_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.130 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.806    11.937    L_reg/i__carry_i_11__2_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.149    12.086 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.326    12.412    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    13.127 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.241    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.554 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.879    14.433    L_reg/L_53695b30_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.306    14.739 r  L_reg/i__carry_i_26/O
                         net (fo=12, routed)          1.278    16.017    aseg_driver/decimal_renderer/i__carry_i_14
    SLICE_X42Y33         LUT5 (Prop_lut5_I4_O)        0.124    16.141 f  aseg_driver/decimal_renderer/i__carry__0_i_13/O
                         net (fo=2, routed)           0.826    16.967    L_reg/i__carry_i_9_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.091 f  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.822    17.913    L_reg/i__carry_i_14_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124    18.037 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.958    18.995    L_reg/i__carry_i_9_n_0
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.152    19.147 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.385    19.533    aseg_driver/decimal_renderer/DI[2]
    SLICE_X40Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.120 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.120    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.234 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.234    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.568 r  aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.814    21.382    aseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.303    21.685 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.665    22.350    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.124    22.474 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.819    23.293    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.124    23.417 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.725    24.143    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    24.267 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.812    25.079    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I3_O)        0.153    25.232 r  aseg_driver/ctr/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.571    27.803    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    31.539 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    31.539    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.388ns  (logic 10.589ns (32.695%)  route 21.799ns (67.305%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=1 LUT4=8 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.562    -0.890    L_reg/clk_out1
    SLICE_X50Y32         FDRE                                         r  L_reg/D_registers_q_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.372 f  L_reg/D_registers_q_reg[1][6]/Q
                         net (fo=23, routed)          1.696     1.324    L_reg/M_reg_bn[6]
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124     1.448 r  L_reg/L_53695b30_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.897     2.345    L_reg/L_53695b30_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X46Y29         LUT5 (Prop_lut5_I2_O)        0.124     2.469 r  L_reg/L_53695b30_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.848     3.317    L_reg/L_53695b30_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.441 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.828     4.269    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.152     4.421 r  L_reg/L_53695b30_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.887     5.308    L_reg/L_53695b30_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y27         LUT4 (Prop_lut4_I2_O)        0.326     5.634 r  L_reg/L_53695b30_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.634    bseg_driver/decimal_renderer/i__carry__0_i_16__2_0[1]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.184 r  bseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.184    bseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.497 f  bseg_driver/decimal_renderer/L_53695b30_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.008     7.505    L_reg/L_53695b30_remainder0_1[7]
    SLICE_X42Y29         LUT5 (Prop_lut5_I1_O)        0.306     7.811 f  L_reg/i__carry__0_i_31/O
                         net (fo=9, routed)           0.845     8.656    L_reg/i__carry__0_i_31_n_0
    SLICE_X39Y29         LUT4 (Prop_lut4_I3_O)        0.124     8.780 f  L_reg/i__carry__0_i_23/O
                         net (fo=4, routed)           0.843     9.623    L_reg/i__carry__0_i_23_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.747 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=4, routed)           0.607    10.354    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=5, routed)           0.970    11.447    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X40Y27         LUT3 (Prop_lut3_I1_O)        0.152    11.599 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.587    12.186    L_reg/i__carry_i_12__3_n_0
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    12.512 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.331    12.843    bseg_driver/decimal_renderer/i__carry__0_i_12__2[0]
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.369 r  bseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.369    bseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.682 f  bseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.961    14.644    L_reg/L_53695b30_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.306    14.950 f  L_reg/i__carry_i_23__1/O
                         net (fo=13, routed)          1.013    15.962    L_reg/D_registers_q_reg[1][2]_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I1_O)        0.124    16.086 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           1.038    17.125    L_reg/i__carry_i_15__1_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I0_O)        0.124    17.249 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.647    17.896    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124    18.020 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.791    18.810    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y24         LUT2 (Prop_lut2_I1_O)        0.124    18.934 r  L_reg/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    18.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.466 r  bseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    19.475    bseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.714 r  bseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.960    20.674    bseg_driver/decimal_renderer/L_53695b30_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y26         LUT6 (Prop_lut6_I3_O)        0.302    20.976 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.679    21.655    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124    21.779 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.603    22.383    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I2_O)        0.150    22.533 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.799    23.331    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.328    23.659 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.424    25.083    L_reg/bseg[9]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.146    25.229 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.528    27.758    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.740    31.498 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.498    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.592    -0.532    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348    -0.043    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     1.179 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.179    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.592    -0.532    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344    -0.059    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     1.217 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.217    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.373ns (77.360%)  route 0.402ns (22.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.592    -0.532    reset_cond/clk_out1
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.391 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.402     0.011    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.243 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.243    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.592    -0.532    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     0.056    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     1.282 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.282    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.592    -0.532    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     0.031    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     1.311 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.311    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.416ns (70.843%)  route 0.583ns (29.157%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.596    -0.528    cond_butt_next_play/clk_out1
    SLICE_X65Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  cond_butt_next_play/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.237    cond_butt_next_play/D_ctr_q_reg[1]
    SLICE_X64Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.192 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.433     0.241    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.471 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.471    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1743964593[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.415ns (69.401%)  route 0.624ns (30.599%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.594    -0.530    forLoop_idx_0_1743964593[1].cond_butt_sel_desel/clk_out1
    SLICE_X63Y51         FDRE                                         r  forLoop_idx_0_1743964593[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  forLoop_idx_0_1743964593[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.160    -0.229    forLoop_idx_0_1743964593[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X62Y52         LUT6 (Prop_lut6_I5_O)        0.045    -0.184 r  forLoop_idx_0_1743964593[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.464     0.280    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     1.510 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.510    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1743964593[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.466ns (71.136%)  route 0.595ns (28.864%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.593    -0.531    forLoop_idx_0_1743964593[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y52         FDRE                                         r  forLoop_idx_0_1743964593[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  forLoop_idx_0_1743964593[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.101    -0.288    forLoop_idx_0_1743964593[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.045    -0.243 f  forLoop_idx_0_1743964593[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.056    -0.188    forLoop_idx_0_1743964593[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.143 r  forLoop_idx_0_1743964593[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.438     0.295    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     1.529 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.529    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.386ns (61.009%)  route 0.886ns (38.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.560    -0.564    display/clk_out1
    SLICE_X48Y32         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.886     0.463    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     1.707 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.707    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.383ns (59.662%)  route 0.935ns (40.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.559    -0.565    display/clk_out1
    SLICE_X48Y31         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.935     0.511    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     1.753 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.753    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10_1 fall edge)
                                                     10.000    10.000 f  
    N14                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 f  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.952    slowclk_gen/inst/clk_in1_clk_10
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     7.807 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     8.341    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.370 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     9.185    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.481    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10_1

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 1.617ns (36.799%)  route 2.778ns (63.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.778     4.271    forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.395 r  forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.395    forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X48Y54         FDRE                                         r  forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.441    -1.495    forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y54         FDRE                                         r  forLoop_idx_0_1565467411[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.299ns  (logic 1.619ns (37.649%)  route 2.681ns (62.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.681     4.175    forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.299 r  forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.299    forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X48Y54         FDRE                                         r  forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.441    -1.495    forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y54         FDRE                                         r  forLoop_idx_0_1565467411[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.287ns  (logic 1.615ns (37.670%)  route 2.672ns (62.330%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.672     4.163    forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.287 r  forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.287    forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X52Y52         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.443    -1.493    forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/clk_out1
    SLICE_X52Y52         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.022ns  (logic 1.625ns (40.401%)  route 2.397ns (59.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.397     3.898    forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y58         LUT1 (Prop_lut1_I0_O)        0.124     4.022 r  forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.022    forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X58Y58         FDRE                                         r  forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.507    -1.429    forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y58         FDRE                                         r  forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.907ns  (logic 1.628ns (41.660%)  route 2.279ns (58.340%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.636     3.139    reset_cond/butt_reset_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.263 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.644     3.907    reset_cond/M_reset_cond_in
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.508    -1.428    reset_cond/clk_out1
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.907ns  (logic 1.628ns (41.660%)  route 2.279ns (58.340%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.636     3.139    reset_cond/butt_reset_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.263 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.644     3.907    reset_cond/M_reset_cond_in
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.508    -1.428    reset_cond/clk_out1
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.907ns  (logic 1.628ns (41.660%)  route 2.279ns (58.340%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.636     3.139    reset_cond/butt_reset_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.263 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.644     3.907    reset_cond/M_reset_cond_in
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.508    -1.428    reset_cond/clk_out1
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.907ns  (logic 1.628ns (41.660%)  route 2.279ns (58.340%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.636     3.139    reset_cond/butt_reset_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.263 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.644     3.907    reset_cond/M_reset_cond_in
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.508    -1.428    reset_cond/clk_out1
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.903ns  (logic 1.628ns (41.707%)  route 2.275ns (58.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.636     3.139    reset_cond/butt_reset_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.263 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.639     3.903    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.508    -1.428    reset_cond/clk_out1
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.622ns (44.876%)  route 1.993ns (55.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.993     3.492    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.124     3.616 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.616    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         1.509    -1.427    cond_butt_next_play/sync/clk_out1
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1743964593[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.300ns (33.884%)  route 0.585ns (66.116%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.585     0.839    forLoop_idx_0_1743964593[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.884 r  forLoop_idx_0_1743964593[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.884    forLoop_idx_0_1743964593[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1743964593[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.863    -0.767    forLoop_idx_0_1743964593[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1743964593[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1743964593[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.307ns (32.615%)  route 0.634ns (67.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.634     0.896    forLoop_idx_0_1743964593[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.941 r  forLoop_idx_0_1743964593[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.941    forLoop_idx_0_1743964593[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1743964593[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.863    -0.767    forLoop_idx_0_1743964593[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1743964593[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.311ns (27.827%)  route 0.807ns (72.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.073    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.118 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.118    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.863    -0.767    cond_butt_next_play/sync/clk_out1
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.316ns (26.223%)  route 0.890ns (73.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.926    reset_cond/butt_reset_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.971 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.235     1.207    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.862    -0.768    reset_cond/clk_out1
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.316ns (26.129%)  route 0.894ns (73.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.926    reset_cond/butt_reset_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.971 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.240     1.211    reset_cond/M_reset_cond_in
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.862    -0.768    reset_cond/clk_out1
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.316ns (26.129%)  route 0.894ns (73.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.926    reset_cond/butt_reset_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.971 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.240     1.211    reset_cond/M_reset_cond_in
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.862    -0.768    reset_cond/clk_out1
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.316ns (26.129%)  route 0.894ns (73.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.926    reset_cond/butt_reset_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.971 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.240     1.211    reset_cond/M_reset_cond_in
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.862    -0.768    reset_cond/clk_out1
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.316ns (26.129%)  route 0.894ns (73.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.926    reset_cond/butt_reset_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.971 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.240     1.211    reset_cond/M_reset_cond_in
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.862    -0.768    reset_cond/clk_out1
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.313ns (25.248%)  route 0.928ns (74.752%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.928     1.196    forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.241 r  forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.241    forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X58Y58         FDRE                                         r  forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.860    -0.770    forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y58         FDRE                                         r  forLoop_idx_0_1565467411[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.304ns (21.374%)  route 1.117ns (78.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.117     1.376    forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.421 r  forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.421    forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X52Y52         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=436, routed)         0.835    -0.795    forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/clk_out1
    SLICE_X52Y52         FDRE                                         r  forLoop_idx_0_1565467411[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





