<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="Cpll2" module="Cpll2" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2017 01 19 16:06:45.312" version="5.8" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="Cpll2.lpc" type="lpc" modified="2017 01 19 16:06:39.397"/>
		<File name="Cpll2.v" type="top_level_verilog" modified="2017 01 19 16:06:39.434"/>
		<File name="Cpll2_tmpl.v" type="template_verilog" modified="2017 01 19 16:06:39.434"/>
  </Package>
</DiamondModule>
