21:19:28 **** Incremental Build of configuration Release for project ASDSD_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 50305 E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS_CPP/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/RFSoC_Firmware_plt.xpfm standalone_domain E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS_CPP/ASDSD_system/Release/system.bif
sdcard_gen --xpfm E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS_CPP/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/RFSoC_Firmware_plt.xpfm --sys_config RFSoC_Firmware_plt --bif E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS_CPP/ASDSD_system/Release/system.bif --bitstream E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS_CPP/ASDSD/_ide/bitstream/RFSoC_Main_blk_wrapper.bit --elf E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS_CPP/ASDSD/Release/ASDSD.elf,psu_cortexa53_0
creating BOOT.BIN using E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS_CPP/ASDSD/_ide/bitstream/RFSoC_Main_blk_wrapper.bit
Running E:/Xilinx/Vitis/2020.2/bin/bootgen -arch zynqmp -image E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS_CPP/ASDSD_system/Release/sd_card_temp/boot.bif -w -o i BOOT.BIN

21:19:38 Build Finished (took 10s.644ms)

