// Seed: 1766643098
module module_0;
  reg id_1;
  reg id_2 = id_2;
  task id_3(id_4);
    begin : LABEL_0
      assume (1);
      if (id_3) id_1 <= 1'h0 - 1'b0;
      else if (1 + 1) id_1 <= id_2;
      else id_4 = id_4;
    end
  endtask
  wire id_5;
  always_ff #id_6;
  assign module_1.id_1 = 0;
  wire id_7, id_8;
  assign id_3 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 ();
  reg id_1, id_2;
  module_0 modCall_1 ();
  always_latch @(negedge 1 & id_1) id_1 <= 1 ? id_2 : 1 + 1;
  wire id_3;
endmodule
