Command: debug::report_design_status
PR Design Status: 
 
Static Logic: 
------------------------------------------------------------
   Number of Reconfigurable Modules...............: 2
   Cells Info: 
       Number of Leaf Cells.......................: 7431
   Nets Info: 
       Number of Signal Nets......................: 9699
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 16)
       MMCME2_ADV Usage...........................: 0% (0 of 4)
       PLLE2_ADV Usage............................: 50% (2 of 4)
       BUFG/BUFGCTRL Usage........................: 6.25% (2 of 32)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 0% (0 of 4)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (0 of 0)
       IODELAYE2 Usage............................: 0% (0 of 200)
       IOBUF Usage................................: 0% (0 of 18486)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 0% (0 of 200)
       RAMB36E1 Usage.............................: 0% (0 of 100)
       DSP48E1 Usage..............................: 0% (0 of 140)
       SLICE Usage................................: 11.9108% (1203 of 10100)
           LUT Usage..............................: 7.28712% (2944 of 40400)
           FF Usage...............................: 4.45668% (3601 of 80800)
           Carry4 Usage...........................: 1.23762% (125 of 10100)
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: design_1_i/slot_1
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 1019
   Nets Info: 
       Number of Signal Nets......................: 1393
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 0)
       MMCME2_ADV Usage...........................: 0% (0 of 0)
       PLLE2_ADV Usage............................: 0% (0 of 0)
       BUFG/BUFGCTRL Usage........................: 0% (0 of 0)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 0% (0 of 0)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (0 of 0)
       IODELAYE2 Usage............................: 0% (0 of 0)
       IOBUF Usage................................: 0% (0 of 2720)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 0% (0 of 40)
       RAMB36E1 Usage.............................: 10% (2 of 20)
       DSP48E1 Usage..............................: 0% (0 of 40)
       SLICE Usage................................: 10.5% (168 of 1600)
           LUT Usage..............................: 7.375% (472 of 6400)
           FF Usage...............................: 3.01562% (386 of 12800)
           Carry4 Usage...........................: 2.25% (36 of 1600)
   PPLOCs Info:
       Number of PPLOCs...........................: 139
           Number of PPLOCs in INT Tile...........: 138
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 62
       Number of INT Tiles in PBLOCK..............: 1000
       Average Number of PPLOCs per INT Tile......: 2.22
       Maximum Number of PPLOCs per INT Tile......: 5
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 33
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 33
------------------------------------------------------------
 
Reconfigurable Module: design_1_i/slot_0
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 1019
   Nets Info: 
       Number of Signal Nets......................: 1393
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 0)
       MMCME2_ADV Usage...........................: 0% (0 of 0)
       PLLE2_ADV Usage............................: 0% (0 of 0)
       BUFG/BUFGCTRL Usage........................: 0% (0 of 0)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 0% (0 of 0)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (0 of 0)
       IODELAYE2 Usage............................: 0% (0 of 0)
       IOBUF Usage................................: 0% (0 of 2720)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 0% (0 of 40)
       RAMB36E1 Usage.............................: 10% (2 of 20)
       DSP48E1 Usage..............................: 0% (0 of 40)
       SLICE Usage................................: 11.25% (180 of 1600)
           LUT Usage..............................: 7.39062% (473 of 6400)
           FF Usage...............................: 3.01562% (386 of 12800)
           Carry4 Usage...........................: 2.25% (36 of 1600)
   PPLOCs Info:
       Number of PPLOCs...........................: 139
           Number of PPLOCs in INT Tile...........: 138
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 75
       Number of INT Tiles in PBLOCK..............: 1000
       Average Number of PPLOCs per INT Tile......: 1.84
       Maximum Number of PPLOCs per INT Tile......: 5
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 33
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 33
------------------------------------------------------------
