/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.43
Hash     : 3be1735
Date     : Apr 30 2024
Type     : Engineering
Log Time   : Tue Apr 30 07:28:37 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `sync_fifo_fwft_infer.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing GHDL.
Importing module sync_fifo_fwft_infer.
Importing module sdpram_infer_read_first_8_32.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \sync_fifo_fwft_infer
Used module:     \sdpram_infer_read_first_8_32

3.2. Analyzing design hierarchy..
Top module:  \sync_fifo_fwft_infer
Used module:     \sdpram_infer_read_first_8_32
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \sync_fifo_fwft_infer
Used module:     \sdpram_infer_read_first_8_32

4.17.2. Analyzing design hierarchy..
Top module:  \sync_fifo_fwft_infer
Used module:     \sdpram_infer_read_first_8_32
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sdpram_infer_read_first_8_32.
Optimizing module sync_fifo_fwft_infer.
<suppressed ~2 debug messages>

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).
Deleting now unused module sdpram_infer_read_first_8_32.
<suppressed ~1 debug messages>

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

4.28. Executing CHECK pass (checking for obvious problems).
Checking module sync_fifo_fwft_infer...
Found and reported 0 problems.

4.29. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                136
   Number of wire bits:            493
   Number of public wires:          43
   Number of public wire bits:     323
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                111
     $add                            4
     $and                           16
     $dff                           11
     $eq                            12
     $gt                             1
     $logic_not                      2
     $lt                             1
     $meminit                        1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           45
     $not                           14
     $sub                            2

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=11, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

4.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.42. Executing OPT_SHARE pass.

4.43. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=11, #solve=0, #remove=0, time=0.00 sec.]

4.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 2

4.46. Executing FSM pass (extract and optimize FSM).

4.46.1. Executing FSM_DETECT pass (finding FSMs in design).

4.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.47. Executing WREDUCE pass (reducing word size of cells).
Removed top 7 bits (of 8) from port B of cell sync_fifo_fwft_infer.\47 ($add).
Removed top 7 bits (of 8) from port B of cell sync_fifo_fwft_infer.\58 ($add).
Removed top 7 bits (of 8) from port B of cell sync_fifo_fwft_infer.\70 ($sub).
Removed top 7 bits (of 8) from port B of cell sync_fifo_fwft_infer.\73 ($add).
Removed top 7 bits (of 8) from port B of cell sync_fifo_fwft_infer.\81 ($add).
Removed top 7 bits (of 8) from port B of cell sync_fifo_fwft_infer.\86 ($sub).
Removed top 7 bits (of 8) from port B of cell sync_fifo_fwft_infer.\105 ($eq).
Removed top 6 bits (of 8) from port B of cell sync_fifo_fwft_infer.\141 ($eq).

4.48. Executing PEEPOPT pass (run peephole optimizers).

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

4.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.55. Executing OPT_SHARE pass.

4.56. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on \241 ($dff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$89, Q = \sfifounderflow, rval = 1'0).
Adding EN signal on sync_fifo_fwft_infer:sfifounderflow_112 ($sdff) from module sync_fifo_fwft_infer (D = 1'1, Q = \sfifounderflow).
Adding SRST signal on \240 ($dff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$87, Q = \sfifooverflow, rval = 1'0).
Adding EN signal on sync_fifo_fwft_infer:sfifooverflow_114 ($sdff) from module sync_fifo_fwft_infer (D = 1'1, Q = \sfifooverflow).
Adding SRST signal on \239 ($dff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$85, Q = \oProgEmpty, rval = 1'1).
Adding SRST signal on \238 ($dff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$73, Q = \oProgFull, rval = 1'0).
Adding SRST signal on \237 ($dff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$61, Q = \oAlmostEmpty, rval = 1'1).
Adding SRST signal on \236 ($dff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$49, Q = \oAlmostFull, rval = 1'0).
Adding SRST signal on \235 ($dff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$37, Q = \sfifoempty, rval = 1'1).
Adding SRST signal on \234 ($dff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$29, Q = \sfifofull, rval = 1'0).
Adding SRST signal on \233 ($dff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$21, Q = \svfifocount, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:298:slice$122 ($sdff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$21, Q = \svfifocount).
Adding SRST signal on \232 ($dff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$6, Q = \sdpram_inst.ivrdaddr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:298:slice$126 ($sdff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$5, Q = \sdpram_inst.ivrdaddr).
Adding SRST signal on \231 ($dff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$3, Q = \sdpram_inst.ivwraddr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:298:slice$128 ($sdff) from module sync_fifo_fwft_infer (D = $auto$ghdl.cc:806:import_module$2, Q = \sdpram_inst.ivwraddr).
[#visit=11, #solve=0, #remove=0, time=0.00 sec.]

4.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 15 unused cells and 15 unused wires.
<suppressed ~16 debug messages>

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.
<suppressed ~1 debug messages>

4.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.62. Executing OPT_SHARE pass.

4.63. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=11, #solve=0, #remove=0, time=0.00 sec.]

4.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 2

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.67. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.68. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.69. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.71. Executing OPT_SHARE pass.

4.72. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=11, #solve=0, #remove=0, time=0.00 sec.]

4.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.75. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.80. Executing OPT_SHARE pass.

4.81. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=11, #solve=0, #remove=0, time=0.00 sec.]

4.82. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=11, #solve=30, #remove=0, time=0.02 sec.]

4.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.85. Executing WREDUCE pass (reducing word size of cells).

4.86. Executing PEEPOPT pass (run peephole optimizers).

4.87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.88. Executing DEMUXMAP pass.

4.89. Executing SPLITNETS pass (splitting up multi-bit signals).

4.90. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                 96
   Number of wire bits:            418
   Number of public wires:          43
   Number of public wire bits:     323
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 71
     $add                            4
     $and                            8
     $eq                             9
     $gt                             1
     $logic_not                      1
     $lt                             1
     $meminit                        1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           24
     $not                            6
     $reduce_bool                    1
     $sdff                           6
     $sdffe                          5
     $sub                            2

4.91. Executing RS_DSP_MULTADD pass.

4.92. Executing WREDUCE pass (reducing word size of cells).

4.93. Executing RS_DSP_MACC pass.
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$129 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line 
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$127 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line 
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$123 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line 

4.94. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                 96
   Number of wire bits:            418
   Number of public wires:          43
   Number of public wire bits:     323
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 71
     $add                            4
     $and                            8
     $eq                             9
     $gt                             1
     $logic_not                      1
     $lt                             1
     $meminit                        1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           24
     $not                            6
     $reduce_bool                    1
     $sdff                           6
     $sdffe                          5
     $sub                            2

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.98. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                 96
   Number of wire bits:            418
   Number of public wires:          43
   Number of public wire bits:     323
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 71
     $add                            4
     $and                            8
     $eq                             9
     $gt                             1
     $logic_not                      1
     $lt                             1
     $meminit                        1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           24
     $not                            6
     $reduce_bool                    1
     $sdff                           6
     $sdffe                          5
     $sub                            2

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.102. Executing RS_DSP_SIMD pass.

4.103. Executing TECHMAP pass (map to technology primitives).

4.103.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.103.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.104. Executing TECHMAP pass (map to technology primitives).

4.104.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.104.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.105. Executing rs_pack_dsp_regs pass.

4.106. Executing RS_DSP_IO_REGS pass.

4.107. Executing TECHMAP pass (map to technology primitives).

4.107.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.108. Executing TECHMAP pass (map to technology primitives).

4.108.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.108.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.109. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                 96
   Number of wire bits:            418
   Number of public wires:          43
   Number of public wire bits:     323
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 71
     $add                            4
     $and                            8
     $eq                             9
     $gt                             1
     $logic_not                      1
     $lt                             1
     $meminit                        1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           24
     $not                            6
     $reduce_bool                    1
     $sdff                           6
     $sdffe                          5
     $sub                            2

4.110. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sync_fifo_fwft_infer:
  creating $macc model for \47 ($add).
  creating $macc model for \58 ($add).
  creating $macc model for \70 ($sub).
  creating $macc model for \73 ($add).
  creating $macc model for \81 ($add).
  creating $macc model for \86 ($sub).
  creating $alu model for $macc \86.
  creating $alu model for $macc \81.
  creating $alu model for $macc \73.
  creating $alu model for $macc \70.
  creating $alu model for $macc \58.
  creating $alu model for $macc \47.
  creating $alu model for \173 ($gt): new $alu
  creating $alu model for \191 ($lt): new $alu
  creating $alu model for \167 ($eq): merged with \173.
  creating $alu model for \185 ($eq): merged with \191.
  creating $alu cell for \191, \185: $auto$alumacc.cc:485:replace_alu$132
  creating $alu cell for \173, \167: $auto$alumacc.cc:485:replace_alu$143
  creating $alu cell for \47: $auto$alumacc.cc:485:replace_alu$150
  creating $alu cell for \58: $auto$alumacc.cc:485:replace_alu$153
  creating $alu cell for \70: $auto$alumacc.cc:485:replace_alu$156
  creating $alu cell for \73: $auto$alumacc.cc:485:replace_alu$159
  creating $alu cell for \81: $auto$alumacc.cc:485:replace_alu$162
  creating $alu cell for \86: $auto$alumacc.cc:485:replace_alu$165
  created 8 $alu and 0 $macc cells.

4.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.
<suppressed ~2 debug messages>

4.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.114. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.116. Executing OPT_SHARE pass.

4.117. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=11, #solve=0, #remove=0, time=0.00 sec.]

4.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

4.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.123. Executing OPT_SHARE pass.

4.124. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=11, #solve=0, #remove=0, time=0.00 sec.]

4.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 2

4.127. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                114
   Number of wire bits:            562
   Number of public wires:          43
   Number of public wire bits:     323
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 73
     $alu                            8
     $and                            8
     $eq                             7
     $logic_not                      1
     $meminit                        1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           24
     $not                            7
     $or                             1
     $reduce_and                     2
     $reduce_bool                    1
     $sdff                           6
     $sdffe                          5

4.128. Executing MEMORY pass.

4.128.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.128.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.128.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing sync_fifo_fwft_infer.sdpram_inst.svram write port 0.

4.128.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.128.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\sdpram_inst.svram'[0] in module `\sync_fifo_fwft_infer': no output FF found.
Checking read port address `\sdpram_inst.svram'[0] in module `\sync_fifo_fwft_infer': merged address FF to cell.

4.128.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.128.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.128.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.128.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.128.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.129. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                116
   Number of wire bits:            578
   Number of public wires:          43
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $alu                            8
     $and                            8
     $eq                             7
     $logic_not                      1
     $mem_v2                         1
     $mux                           26
     $not                            7
     $or                             1
     $reduce_and                     2
     $reduce_bool                    1
     $sdff                           6
     $sdffe                          5

4.130. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~17 debug messages>

4.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.132. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.133. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory sync_fifo_fwft_infer.sdpram_inst.svram via $__RS_FACTOR_BRAM36_SDP
<suppressed ~196 debug messages>

4.134. Executing Rs_BRAM_Split pass.

4.135. Executing TECHMAP pass (map to technology primitives).

4.135.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.135.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

4.136. Executing TECHMAP pass (map to technology primitives).

4.136.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.136.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.137. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.
<suppressed ~1 debug messages>

4.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

4.141. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.143. Executing OPT_SHARE pass.

4.144. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on sync_fifo_fwft_infer:sfifounderflow_113 ($dff) from module sync_fifo_fwft_infer (D = $auto$rtlil.cc:2613:Mux$225, Q = \sfifounderflow).
Adding EN signal on sync_fifo_fwft_infer:sfifooverflow_115 ($dff) from module sync_fifo_fwft_infer (D = $auto$rtlil.cc:2613:Mux$221, Q = \sfifooverflow).
Adding EN signal on $auto$ff.cc:298:slice$123 ($dff) from module sync_fifo_fwft_infer (D = $auto$rtlil.cc:2613:Mux$197, Q = \svfifocount).
Adding EN signal on $auto$ff.cc:298:slice$129 ($dff) from module sync_fifo_fwft_infer (D = $auto$rtlil.cc:2613:Mux$205, Q = \sdpram_inst.ivwraddr).
[#visit=11, #solve=0, #remove=0, time=0.00 sec.]

4.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.
<suppressed ~4 debug messages>

4.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

4.148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.150. Executing OPT_SHARE pass.

4.151. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=11, #solve=0, #remove=0, time=0.00 sec.]

4.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 2

4.154. Executing PMUXTREE pass.

4.155. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~29 debug messages>

4.156. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.157. Executing TECHMAP pass (map to technology primitives).

4.157.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.157.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.157.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~718 debug messages>

4.158. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                545
   Number of wire bits:          10904
   Number of public wires:          43
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                836
     $_AND_                        214
     $_DFFE_PP_                     18
     $_DFF_P_                       14
     $_MUX_                        160
     $_NOT_                         79
     $_OR_                         158
     $_XOR_                        192
     TDP_RAM36K                      1

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.
<suppressed ~320 debug messages>

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
<suppressed ~246 debug messages>
Removed a total of 82 cells.

4.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.164. Executing OPT_SHARE pass.

4.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 87 unused cells and 386 unused wires.
<suppressed ~88 debug messages>

4.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.171. Executing OPT_SHARE pass.

4.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 2

4.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.
<suppressed ~30 debug messages>

4.176. Executing TECHMAP pass (map to technology primitives).

4.176.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.176.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.177. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                205
   Number of wire bits:            802
   Number of public wires:          43
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                378
     $_AND_                        104
     $_DFFE_PP_                     18
     $_DFF_P_                       14
     $_MUX_                         54
     $_NOT_                         34
     $_OR_                          79
     $_XOR_                         74
     TDP_RAM36K                      1

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.181. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.183. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.188. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.189. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.190. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.191. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.192. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.197. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.199. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.200. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=32, #remove=0, time=0.01 sec.]

4.201. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.203. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                199
   Number of wire bits:            775
   Number of public wires:          43
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                377
     $_AND_                        104
     $_DFFE_PP_                     18
     $_DFF_P_                       14
     $_MUX_                         54
     $_NOT_                         33
     $_OR_                          79
     $_XOR_                         74
     TDP_RAM36K                      1

   Number of Generic REGs:          32

ABC-DFF iteration : 1

4.204. Executing ABC pass (technology mapping using ABC).

4.204.1. Summary of detected clock domains:
  148 cells in clk=\iClk, en=$auto$opt_dff.cc:195:make_patterns_logic$233, arst={ }, srst={ }
  3 cells in clk=\iClk, en=$auto$opt_dff.cc:195:make_patterns_logic$227, arst={ }, srst={ }
  2 cells in clk=\iClk, en=$auto$opt_dff.cc:195:make_patterns_logic$230, arst={ }, srst={ }
  35 cells in clk=\iClk, en=$auto$opt_dff.cc:195:make_patterns_logic$236, arst={ }, srst={ }
  189 cells in clk=\iClk, en={ }, arst={ }, srst={ }

  #logic partitions = 5

4.204.2. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk
Extracted 189 gates and 239 wires to a netlist network with 49 inputs and 26 outputs (dfl=1).

4.204.2.1. Executing ABC.
[Time = 0.09 sec.]

4.204.3. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$233
Extracted 148 gates and 168 wires to a netlist network with 19 inputs and 39 outputs (dfl=1).

4.204.3.1. Executing ABC.
[Time = 0.11 sec.]

4.204.4. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$236
Extracted 34 gates and 38 wires to a netlist network with 3 inputs and 10 outputs (dfl=1).

4.204.4.1. Executing ABC.
[Time = 0.07 sec.]

4.204.5. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$227
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs (dfl=1).

4.204.5.1. Executing ABC.
[Time = 0.04 sec.]

4.204.6. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$230
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

4.204.6.1. Executing ABC.
[Time = 0.04 sec.]

4.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

4.207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.208. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.210. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$1669$auto$blifparse.cc:396:parse_blif$1752 in front of them:
        $abc$1669$auto$blifparse.cc:396:parse_blif$1751
        $abc$1669$auto$blifparse.cc:396:parse_blif$1750

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$1669$auto$blifparse.cc:396:parse_blif$1758 in front of them:
        $abc$1669$auto$blifparse.cc:396:parse_blif$1757
        $abc$1669$auto$blifparse.cc:396:parse_blif$1755

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$1669$auto$blifparse.cc:396:parse_blif$1765 in front of them:
        $abc$1669$auto$blifparse.cc:396:parse_blif$1764
        $abc$1669$auto$blifparse.cc:396:parse_blif$1761

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$1669$auto$blifparse.cc:396:parse_blif$1771 in front of them:
        $abc$1669$auto$blifparse.cc:396:parse_blif$1770
        $abc$1669$auto$blifparse.cc:396:parse_blif$1768

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$1669$auto$blifparse.cc:396:parse_blif$1778 in front of them:
        $abc$1669$auto$blifparse.cc:396:parse_blif$1777
        $abc$1669$auto$blifparse.cc:396:parse_blif$1774

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$1669$auto$blifparse.cc:396:parse_blif$1783 in front of them:
        $abc$1669$auto$blifparse.cc:396:parse_blif$1782
        $abc$1669$auto$blifparse.cc:396:parse_blif$1780

4.211. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 325 unused wires.
<suppressed ~3 debug messages>

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.
<suppressed ~6 debug messages>

4.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.215. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.217. Executing OPT_SHARE pass.

4.218. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.219. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

4.221. Executing ABC pass (technology mapping using ABC).

4.221.1. Summary of detected clock domains:
  3 cells in clk=\iClk, en=$abc$1841$auto$opt_dff.cc:195:make_patterns_logic$230, arst={ }, srst={ }
  2 cells in clk=\iClk, en=$abc$1835$auto$opt_dff.cc:195:make_patterns_logic$227, arst={ }, srst={ }
  34 cells in clk=\iClk, en=$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236, arst={ }, srst={ }
  108 cells in clk=\iClk, en=$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233, arst={ }, srst={ }
  181 cells in clk=\iClk, en={ }, arst={ }, srst={ }

  #logic partitions = 5

4.221.2. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk
Extracted 181 gates and 230 wires to a netlist network with 49 inputs and 29 outputs (dfl=1).

4.221.2.1. Executing ABC.
[Time = 0.08 sec.]

4.221.3. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233
Extracted 102 gates and 127 wires to a netlist network with 25 inputs and 51 outputs (dfl=1).

4.221.3.1. Executing ABC.
[Time = 0.05 sec.]

4.221.4. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236
Extracted 33 gates and 36 wires to a netlist network with 3 inputs and 10 outputs (dfl=1).

4.221.4.1. Executing ABC.
[Time = 0.05 sec.]

4.221.5. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $abc$1841$auto$opt_dff.cc:195:make_patterns_logic$230
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs (dfl=1).

4.221.5.1. Executing ABC.
[Time = 0.06 sec.]

4.221.6. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $abc$1835$auto$opt_dff.cc:195:make_patterns_logic$227
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

4.221.6.1. Executing ABC.
[Time = 0.04 sec.]

4.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

4.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.225. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.227. Executing OPT_SHARE pass.

4.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 445 unused wires.
<suppressed ~1 debug messages>

4.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.231. Executing ABC pass (technology mapping using ABC).

4.231.1. Summary of detected clock domains:
  3 cells in clk=\iClk, en=$abc$1835$auto$opt_dff.cc:195:make_patterns_logic$227, arst={ }, srst={ }
  2 cells in clk=\iClk, en=$abc$1841$auto$opt_dff.cc:195:make_patterns_logic$230, arst={ }, srst={ }
  32 cells in clk=\iClk, en=$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236, arst={ }, srst={ }
  75 cells in clk=\iClk, en=$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233, arst={ }, srst={ }
  216 cells in clk=\iClk, en={ }, arst={ }, srst={ }

  #logic partitions = 5

4.231.2. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk
Extracted 216 gates and 256 wires to a netlist network with 40 inputs and 29 outputs (dfl=2).

4.231.2.1. Executing ABC.
[Time = 0.11 sec.]

4.231.3. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233
Extracted 69 gates and 85 wires to a netlist network with 16 inputs and 42 outputs (dfl=2).

4.231.3.1. Executing ABC.
[Time = 0.05 sec.]

4.231.4. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236
Extracted 31 gates and 34 wires to a netlist network with 3 inputs and 10 outputs (dfl=2).

4.231.4.1. Executing ABC.
[Time = 0.05 sec.]

4.231.5. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $abc$1835$auto$opt_dff.cc:195:make_patterns_logic$227
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs (dfl=2).

4.231.5.1. Executing ABC.
[Time = 0.04 sec.]

4.231.6. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $abc$1841$auto$opt_dff.cc:195:make_patterns_logic$230
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

4.231.6.1. Executing ABC.
[Time = 0.04 sec.]

4.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.233. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

4.234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.235. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.236. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.237. Executing OPT_SHARE pass.

4.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.239. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 427 unused wires.
<suppressed ~1 debug messages>

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.241. Executing ABC pass (technology mapping using ABC).

4.241.1. Summary of detected clock domains:
  3 cells in clk=\iClk, en=$abc$1841$auto$opt_dff.cc:195:make_patterns_logic$230, arst={ }, srst={ }
  2 cells in clk=\iClk, en=$abc$1835$auto$opt_dff.cc:195:make_patterns_logic$227, arst={ }, srst={ }
  38 cells in clk=\iClk, en=$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236, arst={ }, srst={ }
  69 cells in clk=\iClk, en=$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233, arst={ }, srst={ }
  229 cells in clk=\iClk, en={ }, arst={ }, srst={ }

  #logic partitions = 5

4.241.2. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk
Extracted 229 gates and 269 wires to a netlist network with 40 inputs and 29 outputs (dfl=2).

4.241.2.1. Executing ABC.
[Time = 0.14 sec.]

4.241.3. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233
Extracted 63 gates and 79 wires to a netlist network with 16 inputs and 42 outputs (dfl=2).

4.241.3.1. Executing ABC.
[Time = 0.05 sec.]

4.241.4. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236
Extracted 37 gates and 40 wires to a netlist network with 3 inputs and 10 outputs (dfl=2).

4.241.4.1. Executing ABC.
[Time = 0.05 sec.]

4.241.5. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $abc$1841$auto$opt_dff.cc:195:make_patterns_logic$230
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs (dfl=2).

4.241.5.1. Executing ABC.
[Time = 0.04 sec.]

4.241.6. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $abc$1835$auto$opt_dff.cc:195:make_patterns_logic$227
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

4.241.6.1. Executing ABC.
[Time = 0.05 sec.]

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

4.244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.245. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.247. Executing OPT_SHARE pass.

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 440 unused wires.
<suppressed ~1 debug messages>

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.251. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          32

ABC-DFF iteration : 1

4.252. Executing ABC pass (technology mapping using ABC).

4.252.1. Summary of detected clock domains:
  148 cells in clk=\iClk, en=$auto$opt_dff.cc:195:make_patterns_logic$233, arst={ }, srst={ }
  3 cells in clk=\iClk, en=$auto$opt_dff.cc:195:make_patterns_logic$227, arst={ }, srst={ }
  2 cells in clk=\iClk, en=$auto$opt_dff.cc:195:make_patterns_logic$230, arst={ }, srst={ }
  35 cells in clk=\iClk, en=$auto$opt_dff.cc:195:make_patterns_logic$236, arst={ }, srst={ }
  189 cells in clk=\iClk, en={ }, arst={ }, srst={ }

  #logic partitions = 5

4.252.2. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk
Extracted 189 gates and 239 wires to a netlist network with 49 inputs and 26 outputs (dfl=1).

4.252.2.1. Executing ABC.
[Time = 0.09 sec.]

4.252.3. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$233
Extracted 148 gates and 168 wires to a netlist network with 19 inputs and 39 outputs (dfl=1).

4.252.3.1. Executing ABC.
[Time = 0.07 sec.]

4.252.4. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$236
Extracted 34 gates and 38 wires to a netlist network with 3 inputs and 10 outputs (dfl=1).

4.252.4.1. Executing ABC.
[Time = 0.08 sec.]

4.252.5. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$227
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs (dfl=1).

4.252.5.1. Executing ABC.
[Time = 0.04 sec.]

4.252.6. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$230
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

4.252.6.1. Executing ABC.
[Time = 0.04 sec.]

4.253. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.254. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.255. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 303 unused wires.
<suppressed ~3 debug messages>

4.256. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.258. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.262. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.263. Executing ABC pass (technology mapping using ABC).

4.263.1. Summary of detected clock domains:
  362 cells in clk=\iClk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.263.2. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk
Extracted 361 gates and 380 wires to a netlist network with 19 inputs and 43 outputs (dfl=1).

4.263.2.1. Executing ABC.
[Time = 0.10 sec.]

4.264. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.266. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 405 unused wires.
<suppressed ~3 debug messages>

4.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.269. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.270. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3430 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n290_, Q = \svfifocount [0]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3429 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n288_, Q = \svfifocount [1]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3428 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n284_, Q = \svfifocount [2]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3427 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n279_, Q = \svfifocount [3]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3426 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n272_, Q = \svfifocount [4]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3425 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n267_, Q = \svfifocount [5]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3424 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n260_, Q = \svfifocount [6]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3423 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n255_, Q = \svfifocount [7]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3422 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n234_, Q = \sdpram_inst.ivwraddr [0]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3421 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n232_, Q = \sdpram_inst.ivwraddr [1]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3420 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n229_, Q = \sdpram_inst.ivwraddr [2]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3419 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n226_, Q = \sdpram_inst.ivwraddr [3]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3418 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n221_, Q = \sdpram_inst.ivwraddr [4]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3417 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n218_, Q = \sdpram_inst.ivwraddr [5]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3416 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n213_, Q = \sdpram_inst.ivwraddr [6]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3415 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n210_, Q = \sdpram_inst.ivwraddr [7]).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3414 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n159_, Q = \oUnderflow).
Adding EN signal on $abc$3412$auto$blifparse.cc:377:parse_blif$3413 ($_DFF_P_) from module sync_fifo_fwft_infer (D = $abc$3412$new_n159_, Q = \oOverflow).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.272. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 18 unused cells and 18 unused wires.
<suppressed ~19 debug messages>

4.273. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.274. Executing ABC pass (technology mapping using ABC).

4.274.1. Summary of detected clock domains:
  348 cells in clk=\iClk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.274.2. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk
Extracted 347 gates and 366 wires to a netlist network with 19 inputs and 43 outputs (dfl=2).

4.274.2.1. Executing ABC.
[Time = 0.17 sec.]

4.275. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.
<suppressed ~1 debug messages>

4.277. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 398 unused wires.
<suppressed ~1 debug messages>

4.278. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.279. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.281. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.283. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.284. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.285. Executing ABC pass (technology mapping using ABC).

4.285.1. Summary of detected clock domains:
  381 cells in clk=\iClk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.285.2. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \iClk
Extracted 380 gates and 399 wires to a netlist network with 19 inputs and 43 outputs (dfl=2).

4.285.2.1. Executing ABC.
[Time = 0.13 sec.]

4.286. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.288. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 431 unused wires.
<suppressed ~1 debug messages>

4.289. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.291. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.295. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.296. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

4.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.299. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.300. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.302. Executing OPT_SHARE pass.

4.303. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.304. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.306. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.307. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.308. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.309. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.310. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.311. Executing OPT_SHARE pass.

4.312. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.313. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.314. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.316. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.317. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.318. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.319. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.320. Executing OPT_SHARE pass.

4.321. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.322. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=32, #remove=0, time=0.01 sec.]

4.323. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.324. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.325. Executing BMUXMAP pass.

4.326. Executing DEMUXMAP pass.

4.327. Executing SPLITNETS pass (splitting up multi-bit signals).

4.328. Executing ABC pass (technology mapping using ABC).

4.328.1. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Extracted 289 gates and 342 wires to a netlist network with 53 inputs and 51 outputs (dfl=1).

4.328.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  53  #Luts =    94  Max Lvl =   4  Avg Lvl =   1.39  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  53  #Luts =    85  Max Lvl =   4  Avg Lvl =   1.33  [   0.17 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  53  #Luts =    83  Max Lvl =   4  Avg Lvl =   1.33  [   0.24 sec. at Pass 2]{map}[6]
DE:   #PIs =  53  #Luts =    86  Max Lvl =   3  Avg Lvl =   1.33  [   0.24 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  53  #Luts =    85  Max Lvl =   3  Avg Lvl =   1.84  [   0.21 sec. at Pass 4]{map}[16]
DE:   #PIs =  53  #Luts =    84  Max Lvl =   3  Avg Lvl =   1.33  [   0.27 sec. at Pass 5]{postMap}[16]
DE:   #PIs =  53  #Luts =    84  Max Lvl =   3  Avg Lvl =   1.33  [   0.24 sec. at Pass 6]{map}[16]
DE:   #PIs =  53  #Luts =    81  Max Lvl =   3  Avg Lvl =   1.33  [   0.24 sec. at Pass 7]{postMap}[16]
DE:   #PIs =  53  #Luts =    81  Max Lvl =   3  Avg Lvl =   1.33  [   0.22 sec. at Pass 8]{map}[16]
DE:   #PIs =  53  #Luts =    81  Max Lvl =   3  Avg Lvl =   1.33  [   0.26 sec. at Pass 9]{postMap}[16]
DE:   #PIs =  53  #Luts =    81  Max Lvl =   3  Avg Lvl =   1.33  [   0.22 sec. at Pass 10]{map}[16]
DE:   #PIs =  53  #Luts =    78  Max Lvl =   3  Avg Lvl =   1.29  [   0.23 sec. at Pass 11]{pushMap}[16]
DE:   #PIs =  53  #Luts =    78  Max Lvl =   3  Avg Lvl =   1.29  [   0.24 sec. at Pass 12]{pushMap}[16]
DE:   #PIs =  53  #Luts =    78  Max Lvl =   3  Avg Lvl =   1.29  [   0.22 sec. at Pass 12]{pushMap}[16]
DE:   #PIs =  53  #Luts =    78  Max Lvl =   3  Avg Lvl =   1.29  [   0.26 sec. at Pass 13]{postMap}[16]
DE:   #PIs =  53  #Luts =    78  Max Lvl =   3  Avg Lvl =   1.29  [   0.22 sec. at Pass 14]{map}[16]
DE:   #PIs =  53  #Luts =    78  Max Lvl =   3  Avg Lvl =   1.29  [   0.23 sec. at Pass 15]{pushMap}[16]
DE:   #PIs =  53  #Luts =    78  Max Lvl =   3  Avg Lvl =   1.29  [   0.22 sec. at Pass 16]{pushMap}[16]
DE:   #PIs =  53  #Luts =    78  Max Lvl =   3  Avg Lvl =   1.29  [   0.21 sec. at Pass 16]{pushMap}[16]
DE:   #PIs =  53  #Luts =    78  Max Lvl =   3  Avg Lvl =   1.29  [   0.17 sec. at Pass 17]{finalMap}[16]
DE:   
DE:   total time =    4.61 sec.
[Time = 6.66 sec.]

4.329. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.330. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.331. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.332. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.333. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.334. Executing OPT_SHARE pass.

4.335. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.336. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 335 unused wires.
<suppressed ~3 debug messages>

4.337. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.338. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

4.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.340. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.341. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.342. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.343. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.344. Executing OPT_SHARE pass.

4.345. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.346. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.347. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.349. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.350. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.351. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.352. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.353. Executing OPT_SHARE pass.

4.354. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=0, #remove=0, time=0.00 sec.]

4.355. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=32, #solve=32, #remove=0, time=0.01 sec.]

4.356. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..

4.357. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.358. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                125
   Number of wire bits:            461
   Number of public wires:          39
   Number of public wire bits:     305
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                115
     $_DFFE_PP_                     18
     $_DFF_P_                       14
     $lut                           76
     $mux                            6
     TDP_RAM36K                      1

4.359. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.360. Executing RS_DFFSR_CONV pass.

4.361. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                129
   Number of wire bits:            465
   Number of public wires:          39
   Number of public wire bits:     305
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                119
     $_DFFE_PP0P_                   18
     $_DFF_P_                       14
     $_NOT_                          4
     $lut                           76
     $mux                            6
     TDP_RAM36K                      1

4.362. Executing TECHMAP pass (map to technology primitives).

4.362.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.362.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.362.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~254 debug messages>

4.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.
<suppressed ~1984 debug messages>

4.364. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.365. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.366. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
<suppressed ~906 debug messages>
Removed a total of 302 cells.

4.367. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.368. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 309 unused wires.
<suppressed ~1 debug messages>

4.369. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.
<suppressed ~19 debug messages>

4.370. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.371. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.372. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.373. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.374. Executing OPT_SHARE pass.

4.375. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.376. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.377. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.378. Executing TECHMAP pass (map to technology primitives).

4.378.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.378.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.379. Executing ABC pass (technology mapping using ABC).

4.379.1. Extracting gate netlist of module `\sync_fifo_fwft_infer' to `<abc-temp-dir>/input.blif'..
Extracted 399 gates and 448 wires to a netlist network with 47 inputs and 38 outputs (dfl=1).

4.379.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  47  #Luts =    72  Max Lvl =   3  Avg Lvl =   1.55  [   0.09 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  47  #Luts =    72  Max Lvl =   3  Avg Lvl =   1.55  [   0.19 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  47  #Luts =    70  Max Lvl =   3  Avg Lvl =   1.66  [   0.23 sec. at Pass 2]{map}[6]
DE:   #PIs =  47  #Luts =    68  Max Lvl =   3  Avg Lvl =   1.66  [   0.27 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  47  #Luts =    67  Max Lvl =   3  Avg Lvl =   1.58  [   0.30 sec. at Pass 4]{map}[16]
DE:   #PIs =  47  #Luts =    66  Max Lvl =   3  Avg Lvl =   1.61  [   0.28 sec. at Pass 5]{postMap}[16]
DE:   #PIs =  47  #Luts =    66  Max Lvl =   3  Avg Lvl =   1.61  [   0.26 sec. at Pass 6]{map}[16]
DE:   #PIs =  47  #Luts =    66  Max Lvl =   3  Avg Lvl =   1.61  [   0.28 sec. at Pass 7]{postMap}[16]
DE:   #PIs =  47  #Luts =    66  Max Lvl =   3  Avg Lvl =   1.61  [   0.25 sec. at Pass 8]{map}[16]
DE:   #PIs =  47  #Luts =    66  Max Lvl =   3  Avg Lvl =   1.61  [   0.26 sec. at Pass 9]{pushMap}[16]
DE:   #PIs =  47  #Luts =    66  Max Lvl =   3  Avg Lvl =   1.61  [   0.28 sec. at Pass 10]{pushMap}[16]
DE:   #PIs =  47  #Luts =    66  Max Lvl =   3  Avg Lvl =   1.61  [   0.25 sec. at Pass 10]{pushMap}[16]
DE:   #PIs =  47  #Luts =    66  Max Lvl =   3  Avg Lvl =   1.61  [   0.19 sec. at Pass 11]{finalMap}[16]
DE:   
DE:   total time =    3.16 sec.
[Time = 5.23 sec.]

4.380. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

4.381. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.382. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sync_fifo_fwft_infer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.383. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sync_fifo_fwft_infer.
Performed a total of 0 changes.

4.384. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sync_fifo_fwft_infer'.
Removed a total of 0 cells.

4.385. Executing OPT_SHARE pass.

4.386. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.387. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 322 unused wires.
<suppressed ~1 debug messages>

4.388. Executing OPT_EXPR pass (perform const folding).
Optimizing module sync_fifo_fwft_infer.

RUN-OPT ITERATIONS DONE : 1

4.389. Executing HIERARCHY pass (managing design hierarchy).

4.389.1. Analyzing design hierarchy..
Top module:  \sync_fifo_fwft_infer

4.389.2. Analyzing design hierarchy..
Top module:  \sync_fifo_fwft_infer
Removed 0 unused modules.

4.390. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 15 unused wires.
<suppressed ~15 debug messages>

4.391. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.392. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.393. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on sync_fifo_fwft_infer.iClk[0].

4.394. Executing TECHMAP pass (map to technology primitives).

4.394.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.394.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.395. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.396. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port sync_fifo_fwft_infer.iClk using rs__I_BUF.
Mapping port sync_fifo_fwft_infer.iRdEn using rs__I_BUF.
Mapping port sync_fifo_fwft_infer.iReset_sync using rs__I_BUF.
Mapping port sync_fifo_fwft_infer.iWrEn using rs__I_BUF.
Mapping port sync_fifo_fwft_infer.ivDataIn using rs__I_BUF.
Mapping port sync_fifo_fwft_infer.ivProgEmptyTh using rs__I_BUF.
Mapping port sync_fifo_fwft_infer.ivProgFullTh using rs__I_BUF.
Mapping port sync_fifo_fwft_infer.oAlmostEmpty using rs__O_BUF.
Mapping port sync_fifo_fwft_infer.oAlmostFull using rs__O_BUF.
Mapping port sync_fifo_fwft_infer.oDataOutValid using rs__O_BUF.
Mapping port sync_fifo_fwft_infer.oEmpty using rs__O_BUF.
Mapping port sync_fifo_fwft_infer.oFull using rs__O_BUF.
Mapping port sync_fifo_fwft_infer.oOverflow using rs__O_BUF.
Mapping port sync_fifo_fwft_infer.oProgEmpty using rs__O_BUF.
Mapping port sync_fifo_fwft_infer.oProgFull using rs__O_BUF.
Mapping port sync_fifo_fwft_infer.oUnderflow using rs__O_BUF.
Mapping port sync_fifo_fwft_infer.ovDataOut using rs__O_BUF.

4.397. Executing TECHMAP pass (map to technology primitives).

4.397.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.397.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~99 debug messages>

4.398. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                391
   Number of wire bits:            634
   Number of public wires:          24
   Number of public wire bits:     121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                193
     $lut                           66
     CLK_BUF                         1
     DFFRE                          32
     I_BUF                          52
     O_BUF                          41
     TDP_RAM36K                      1

4.399. Executing TECHMAP pass (map to technology primitives).

4.399.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.399.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~693 debug messages>

4.400. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sync_fifo_fwft_infer..
Removed 0 unused cells and 417 unused wires.
<suppressed ~1 debug messages>

4.401. Executing SPLITNETS pass (splitting up multi-bit signals).

4.402. Executing HIERARCHY pass (managing design hierarchy).

4.402.1. Analyzing design hierarchy..
Top module:  \sync_fifo_fwft_infer

4.402.2. Analyzing design hierarchy..
Top module:  \sync_fifo_fwft_infer
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.403. Printing statistics.

=== sync_fifo_fwft_infer ===

   Number of wires:                106
   Number of wire bits:            318
   Number of public wires:          24
   Number of public wire bits:     121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                193
     CLK_BUF                         1
     DFFRE                          32
     I_BUF                          52
     LUT1                            4
     LUT2                            2
     LUT3                            8
     LUT4                           10
     LUT5                            8
     LUT6                           34
     O_BUF                          41
     TDP_RAM36K                      1

   Number of LUTs:                  66
   Number of REGs:                  32
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\sync_fifo_fwft_infer'.

5.1. Executing BLIF backend.

5.2. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_sync_fifo_fwft_infer.
<suppressed ~1 debug messages>

5.3. Executing Verilog backend.
Dumping module `\sync_fifo_fwft_infer'.

5.3.1. Executing BLIF backend.

5.3.2. Executing Verilog backend.
Dumping module `\sync_fifo_fwft_infer'.

5.3.2.1. Executing BLIF backend.

5.3.2.2. Executing Verilog backend.
Dumping module `\fabric_sync_fifo_fwft_infer'.

5.3.2.2.1. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: b34af148f5, CPU: user 2.02s system 0.13s, MEM: 37.20 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 97% 10x abc (91 sec), 0% 69x opt_expr (0 sec), ...
