-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_wrapper is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0) );
end;


architecture behav of kernel_wrapper is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "kernel_wrapper_kernel_wrapper,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.650000,HLS_SYN_LAT=65711,HLS_SYN_TPT=41037,HLS_SYN_MEM=162,HLS_SYN_DSP=0,HLS_SYN_FF=25025,HLS_SYN_LUT=112501,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal in_buf_V_i_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal in_buf_V_t_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal out_buf_V_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_buf_V_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_buf_V_1_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_buf_V_1_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_buf_V_2_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_buf_V_2_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_buf_V_3_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_buf_V_3_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_buf_V_4_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_buf_V_4_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_r : STD_LOGIC_VECTOR (63 downto 0);
    signal out_r : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal gmem0_AWREADY : STD_LOGIC;
    signal gmem0_WREADY : STD_LOGIC;
    signal gmem0_ARREADY : STD_LOGIC;
    signal gmem0_RVALID : STD_LOGIC;
    signal gmem0_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem0_RLAST : STD_LOGIC;
    signal gmem0_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem0_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem0_BVALID : STD_LOGIC;
    signal gmem1_AWREADY : STD_LOGIC;
    signal gmem1_WREADY : STD_LOGIC;
    signal gmem1_ARREADY : STD_LOGIC;
    signal gmem1_RVALID : STD_LOGIC;
    signal gmem1_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem1_BVALID : STD_LOGIC;
    signal gmem1_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem1_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_out_r_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_out_r_c_write : STD_LOGIC;
    signal read_input_U0_ap_start : STD_LOGIC;
    signal read_input_U0_ap_done : STD_LOGIC;
    signal read_input_U0_ap_continue : STD_LOGIC;
    signal read_input_U0_ap_idle : STD_LOGIC;
    signal read_input_U0_ap_ready : STD_LOGIC;
    signal read_input_U0_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal read_input_U0_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_input_U0_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_input_U0_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_input_U0_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_input_U0_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_input_U0_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_input_U0_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_gmem0_WVALID : STD_LOGIC;
    signal read_input_U0_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal read_input_U0_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal read_input_U0_m_axi_gmem0_WLAST : STD_LOGIC;
    signal read_input_U0_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal read_input_U0_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_input_U0_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_input_U0_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_input_U0_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_input_U0_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_input_U0_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_input_U0_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_gmem0_RREADY : STD_LOGIC;
    signal read_input_U0_m_axi_gmem0_BREADY : STD_LOGIC;
    signal read_input_U0_in_buf_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal read_input_U0_in_buf_ce0 : STD_LOGIC;
    signal read_input_U0_in_buf_we0 : STD_LOGIC;
    signal read_input_U0_in_buf_d0 : STD_LOGIC_VECTOR (255 downto 0);
    signal run_inference_U0_in_buf_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal run_inference_U0_in_buf_ce0 : STD_LOGIC;
    signal run_inference_U0_in_buf_d0 : STD_LOGIC_VECTOR (255 downto 0);
    signal run_inference_U0_in_buf_we0 : STD_LOGIC;
    signal run_inference_U0_in_buf_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal run_inference_U0_in_buf_ce1 : STD_LOGIC;
    signal run_inference_U0_in_buf_d1 : STD_LOGIC_VECTOR (255 downto 0);
    signal run_inference_U0_in_buf_we1 : STD_LOGIC;
    signal run_inference_U0_out_buf_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal run_inference_U0_out_buf_0_ce0 : STD_LOGIC;
    signal run_inference_U0_out_buf_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal run_inference_U0_out_buf_0_we0 : STD_LOGIC;
    signal run_inference_U0_out_buf_0_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal run_inference_U0_out_buf_0_ce1 : STD_LOGIC;
    signal run_inference_U0_out_buf_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal run_inference_U0_out_buf_0_we1 : STD_LOGIC;
    signal run_inference_U0_out_buf_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal run_inference_U0_out_buf_1_ce0 : STD_LOGIC;
    signal run_inference_U0_out_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal run_inference_U0_out_buf_1_we0 : STD_LOGIC;
    signal run_inference_U0_out_buf_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal run_inference_U0_out_buf_1_ce1 : STD_LOGIC;
    signal run_inference_U0_out_buf_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal run_inference_U0_out_buf_1_we1 : STD_LOGIC;
    signal run_inference_U0_out_buf_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal run_inference_U0_out_buf_2_ce0 : STD_LOGIC;
    signal run_inference_U0_out_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal run_inference_U0_out_buf_2_we0 : STD_LOGIC;
    signal run_inference_U0_out_buf_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal run_inference_U0_out_buf_2_ce1 : STD_LOGIC;
    signal run_inference_U0_out_buf_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal run_inference_U0_out_buf_2_we1 : STD_LOGIC;
    signal run_inference_U0_out_buf_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal run_inference_U0_out_buf_3_ce0 : STD_LOGIC;
    signal run_inference_U0_out_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal run_inference_U0_out_buf_3_we0 : STD_LOGIC;
    signal run_inference_U0_out_buf_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal run_inference_U0_out_buf_3_ce1 : STD_LOGIC;
    signal run_inference_U0_out_buf_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal run_inference_U0_out_buf_3_we1 : STD_LOGIC;
    signal run_inference_U0_out_buf_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal run_inference_U0_out_buf_4_ce0 : STD_LOGIC;
    signal run_inference_U0_out_buf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal run_inference_U0_out_buf_4_we0 : STD_LOGIC;
    signal run_inference_U0_out_buf_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal run_inference_U0_out_buf_4_ce1 : STD_LOGIC;
    signal run_inference_U0_out_buf_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal run_inference_U0_out_buf_4_we1 : STD_LOGIC;
    signal run_inference_U0_in_buf_read : STD_LOGIC;
    signal run_inference_U0_out_buf_0_full_n : STD_LOGIC;
    signal run_inference_U0_out_buf_0_write : STD_LOGIC;
    signal run_inference_U0_out_buf_1_full_n : STD_LOGIC;
    signal run_inference_U0_out_buf_1_write : STD_LOGIC;
    signal run_inference_U0_out_buf_2_full_n : STD_LOGIC;
    signal run_inference_U0_out_buf_2_write : STD_LOGIC;
    signal run_inference_U0_out_buf_3_full_n : STD_LOGIC;
    signal run_inference_U0_out_buf_3_write : STD_LOGIC;
    signal run_inference_U0_out_buf_4_full_n : STD_LOGIC;
    signal run_inference_U0_out_buf_4_write : STD_LOGIC;
    signal run_inference_U0_ap_start : STD_LOGIC;
    signal run_inference_U0_ap_done : STD_LOGIC;
    signal run_inference_U0_ap_ready : STD_LOGIC;
    signal run_inference_U0_ap_idle : STD_LOGIC;
    signal run_inference_U0_ap_continue : STD_LOGIC;
    signal ap_channel_done_out_buf_V_4 : STD_LOGIC;
    signal ap_sync_reg_channel_write_out_buf_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_out_buf_V_4 : STD_LOGIC;
    signal ap_channel_done_out_buf_V_3 : STD_LOGIC;
    signal ap_sync_reg_channel_write_out_buf_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_out_buf_V_3 : STD_LOGIC;
    signal ap_channel_done_out_buf_V_2 : STD_LOGIC;
    signal ap_sync_reg_channel_write_out_buf_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_out_buf_V_2 : STD_LOGIC;
    signal ap_channel_done_out_buf_V_1 : STD_LOGIC;
    signal ap_sync_reg_channel_write_out_buf_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_out_buf_V_1 : STD_LOGIC;
    signal ap_channel_done_out_buf_V : STD_LOGIC;
    signal ap_sync_reg_channel_write_out_buf_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_out_buf_V : STD_LOGIC;
    signal write_result_U0_ap_start : STD_LOGIC;
    signal write_result_U0_ap_done : STD_LOGIC;
    signal write_result_U0_ap_continue : STD_LOGIC;
    signal write_result_U0_ap_idle : STD_LOGIC;
    signal write_result_U0_ap_ready : STD_LOGIC;
    signal write_result_U0_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal write_result_U0_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal write_result_U0_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal write_result_U0_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal write_result_U0_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal write_result_U0_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal write_result_U0_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal write_result_U0_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal write_result_U0_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal write_result_U0_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal write_result_U0_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal write_result_U0_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal write_result_U0_m_axi_gmem1_WVALID : STD_LOGIC;
    signal write_result_U0_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal write_result_U0_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal write_result_U0_m_axi_gmem1_WLAST : STD_LOGIC;
    signal write_result_U0_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal write_result_U0_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal write_result_U0_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal write_result_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal write_result_U0_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal write_result_U0_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal write_result_U0_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal write_result_U0_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal write_result_U0_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal write_result_U0_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal write_result_U0_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal write_result_U0_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal write_result_U0_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal write_result_U0_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal write_result_U0_m_axi_gmem1_RREADY : STD_LOGIC;
    signal write_result_U0_m_axi_gmem1_BREADY : STD_LOGIC;
    signal write_result_U0_out_r_read : STD_LOGIC;
    signal write_result_U0_out_buf_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal write_result_U0_out_buf_0_ce0 : STD_LOGIC;
    signal write_result_U0_out_buf_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal write_result_U0_out_buf_1_ce0 : STD_LOGIC;
    signal write_result_U0_out_buf_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal write_result_U0_out_buf_2_ce0 : STD_LOGIC;
    signal write_result_U0_out_buf_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal write_result_U0_out_buf_3_ce0 : STD_LOGIC;
    signal write_result_U0_out_buf_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal write_result_U0_out_buf_4_ce0 : STD_LOGIC;
    signal in_buf_V_i_full_n : STD_LOGIC;
    signal in_buf_V_t_empty_n : STD_LOGIC;
    signal out_buf_V_i_full_n : STD_LOGIC;
    signal out_buf_V_t_empty_n : STD_LOGIC;
    signal out_buf_V_1_i_full_n : STD_LOGIC;
    signal out_buf_V_1_t_empty_n : STD_LOGIC;
    signal out_buf_V_2_i_full_n : STD_LOGIC;
    signal out_buf_V_2_t_empty_n : STD_LOGIC;
    signal out_buf_V_3_i_full_n : STD_LOGIC;
    signal out_buf_V_3_t_empty_n : STD_LOGIC;
    signal out_buf_V_4_i_full_n : STD_LOGIC;
    signal out_buf_V_4_t_empty_n : STD_LOGIC;
    signal out_r_c_full_n : STD_LOGIC;
    signal out_r_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal out_r_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal out_r_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal out_r_c_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_read_input_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_read_input_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_wrapper_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_r : IN STD_LOGIC_VECTOR (63 downto 0);
        out_r_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_r_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        out_r_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        out_r_c_full_n : IN STD_LOGIC;
        out_r_c_write : OUT STD_LOGIC );
    end component;


    component kernel_wrapper_read_input IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_r : IN STD_LOGIC_VECTOR (63 downto 0);
        in_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        in_buf_ce0 : OUT STD_LOGIC;
        in_buf_we0 : OUT STD_LOGIC;
        in_buf_d0 : OUT STD_LOGIC_VECTOR (255 downto 0) );
    end component;


    component kernel_wrapper_run_inference IS
    port (
        in_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        in_buf_ce0 : OUT STD_LOGIC;
        in_buf_d0 : OUT STD_LOGIC_VECTOR (255 downto 0);
        in_buf_q0 : IN STD_LOGIC_VECTOR (255 downto 0);
        in_buf_we0 : OUT STD_LOGIC;
        in_buf_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        in_buf_ce1 : OUT STD_LOGIC;
        in_buf_d1 : OUT STD_LOGIC_VECTOR (255 downto 0);
        in_buf_q1 : IN STD_LOGIC_VECTOR (255 downto 0);
        in_buf_we1 : OUT STD_LOGIC;
        out_buf_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_0_ce0 : OUT STD_LOGIC;
        out_buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_0_we0 : OUT STD_LOGIC;
        out_buf_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_0_ce1 : OUT STD_LOGIC;
        out_buf_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_0_we1 : OUT STD_LOGIC;
        out_buf_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_1_ce0 : OUT STD_LOGIC;
        out_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_1_we0 : OUT STD_LOGIC;
        out_buf_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_1_ce1 : OUT STD_LOGIC;
        out_buf_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_1_we1 : OUT STD_LOGIC;
        out_buf_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_2_ce0 : OUT STD_LOGIC;
        out_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_2_we0 : OUT STD_LOGIC;
        out_buf_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_2_ce1 : OUT STD_LOGIC;
        out_buf_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_2_we1 : OUT STD_LOGIC;
        out_buf_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_3_ce0 : OUT STD_LOGIC;
        out_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_3_we0 : OUT STD_LOGIC;
        out_buf_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_3_ce1 : OUT STD_LOGIC;
        out_buf_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_3_we1 : OUT STD_LOGIC;
        out_buf_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_4_ce0 : OUT STD_LOGIC;
        out_buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_4_we0 : OUT STD_LOGIC;
        out_buf_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_4_ce1 : OUT STD_LOGIC;
        out_buf_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_4_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_buf_empty_n : IN STD_LOGIC;
        in_buf_read : OUT STD_LOGIC;
        out_buf_0_full_n : IN STD_LOGIC;
        out_buf_0_write : OUT STD_LOGIC;
        out_buf_1_full_n : IN STD_LOGIC;
        out_buf_1_write : OUT STD_LOGIC;
        out_buf_2_full_n : IN STD_LOGIC;
        out_buf_2_write : OUT STD_LOGIC;
        out_buf_3_full_n : IN STD_LOGIC;
        out_buf_3_write : OUT STD_LOGIC;
        out_buf_4_full_n : IN STD_LOGIC;
        out_buf_4_write : OUT STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component kernel_wrapper_write_result IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_r_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        out_r_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        out_r_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        out_r_empty_n : IN STD_LOGIC;
        out_r_read : OUT STD_LOGIC;
        out_buf_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_0_ce0 : OUT STD_LOGIC;
        out_buf_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_1_ce0 : OUT STD_LOGIC;
        out_buf_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_2_ce0 : OUT STD_LOGIC;
        out_buf_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_3_ce0 : OUT STD_LOGIC;
        out_buf_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_4_ce0 : OUT STD_LOGIC;
        out_buf_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component kernel_wrapper_in_buf_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (255 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (255 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (255 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (255 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component kernel_wrapper_out_buf_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component kernel_wrapper_fifo_w64_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component kernel_wrapper_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        in_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_continue : OUT STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component kernel_wrapper_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component kernel_wrapper_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    in_buf_V_U : component kernel_wrapper_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 256,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => read_input_U0_in_buf_address0,
        i_ce0 => read_input_U0_in_buf_ce0,
        i_we0 => read_input_U0_in_buf_we0,
        i_d0 => read_input_U0_in_buf_d0,
        i_q0 => in_buf_V_i_q0,
        t_address0 => run_inference_U0_in_buf_address0,
        t_ce0 => run_inference_U0_in_buf_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv256_lc_1,
        t_q0 => in_buf_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => in_buf_V_i_full_n,
        i_write => read_input_U0_ap_done,
        t_empty_n => in_buf_V_t_empty_n,
        t_read => run_inference_U0_ap_ready);

    out_buf_V_U : component kernel_wrapper_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => run_inference_U0_out_buf_0_address0,
        i_ce0 => run_inference_U0_out_buf_0_ce0,
        i_we0 => run_inference_U0_out_buf_0_we0,
        i_d0 => run_inference_U0_out_buf_0_d0,
        i_q0 => out_buf_V_i_q0,
        t_address0 => write_result_U0_out_buf_0_address0,
        t_ce0 => write_result_U0_out_buf_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => out_buf_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => out_buf_V_i_full_n,
        i_write => ap_channel_done_out_buf_V,
        t_empty_n => out_buf_V_t_empty_n,
        t_read => write_result_U0_ap_ready);

    out_buf_V_1_U : component kernel_wrapper_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => run_inference_U0_out_buf_1_address0,
        i_ce0 => run_inference_U0_out_buf_1_ce0,
        i_we0 => run_inference_U0_out_buf_1_we0,
        i_d0 => run_inference_U0_out_buf_1_d0,
        i_q0 => out_buf_V_1_i_q0,
        t_address0 => write_result_U0_out_buf_1_address0,
        t_ce0 => write_result_U0_out_buf_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => out_buf_V_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => out_buf_V_1_i_full_n,
        i_write => ap_channel_done_out_buf_V_1,
        t_empty_n => out_buf_V_1_t_empty_n,
        t_read => write_result_U0_ap_ready);

    out_buf_V_2_U : component kernel_wrapper_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => run_inference_U0_out_buf_2_address0,
        i_ce0 => run_inference_U0_out_buf_2_ce0,
        i_we0 => run_inference_U0_out_buf_2_we0,
        i_d0 => run_inference_U0_out_buf_2_d0,
        i_q0 => out_buf_V_2_i_q0,
        t_address0 => write_result_U0_out_buf_2_address0,
        t_ce0 => write_result_U0_out_buf_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => out_buf_V_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => out_buf_V_2_i_full_n,
        i_write => ap_channel_done_out_buf_V_2,
        t_empty_n => out_buf_V_2_t_empty_n,
        t_read => write_result_U0_ap_ready);

    out_buf_V_3_U : component kernel_wrapper_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => run_inference_U0_out_buf_3_address0,
        i_ce0 => run_inference_U0_out_buf_3_ce0,
        i_we0 => run_inference_U0_out_buf_3_we0,
        i_d0 => run_inference_U0_out_buf_3_d0,
        i_q0 => out_buf_V_3_i_q0,
        t_address0 => write_result_U0_out_buf_3_address0,
        t_ce0 => write_result_U0_out_buf_3_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => out_buf_V_3_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => out_buf_V_3_i_full_n,
        i_write => ap_channel_done_out_buf_V_3,
        t_empty_n => out_buf_V_3_t_empty_n,
        t_read => write_result_U0_ap_ready);

    out_buf_V_4_U : component kernel_wrapper_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => run_inference_U0_out_buf_4_address0,
        i_ce0 => run_inference_U0_out_buf_4_ce0,
        i_we0 => run_inference_U0_out_buf_4_we0,
        i_d0 => run_inference_U0_out_buf_4_d0,
        i_q0 => out_buf_V_4_i_q0,
        t_address0 => write_result_U0_out_buf_4_address0,
        t_ce0 => write_result_U0_out_buf_4_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => out_buf_V_4_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => out_buf_V_4_i_full_n,
        i_write => ap_channel_done_out_buf_V_4,
        t_empty_n => out_buf_V_4_t_empty_n,
        t_read => write_result_U0_ap_ready);

    control_s_axi_U : component kernel_wrapper_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        in_r => in_r,
        out_r => out_r,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_continue => ap_continue,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component kernel_wrapper_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 69,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 512,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => read_input_U0_m_axi_gmem0_ARVALID,
        I_ARREADY => gmem0_ARREADY,
        I_ARADDR => read_input_U0_m_axi_gmem0_ARADDR,
        I_ARLEN => read_input_U0_m_axi_gmem0_ARLEN,
        I_RVALID => gmem0_RVALID,
        I_RREADY => read_input_U0_m_axi_gmem0_RREADY,
        I_RDATA => gmem0_RDATA,
        I_RFIFONUM => gmem0_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem0_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem0_WREADY,
        I_WDATA => ap_const_lv512_lc_1,
        I_WSTRB => ap_const_lv64_0,
        I_BVALID => gmem0_BVALID,
        I_BREADY => ap_const_logic_0);

    gmem1_m_axi_U : component kernel_wrapper_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 69,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => gmem1_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARLEN => ap_const_lv32_0,
        I_RVALID => gmem1_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => gmem1_RDATA,
        I_RFIFONUM => gmem1_RFIFONUM,
        I_AWVALID => write_result_U0_m_axi_gmem1_AWVALID,
        I_AWREADY => gmem1_AWREADY,
        I_AWADDR => write_result_U0_m_axi_gmem1_AWADDR,
        I_AWLEN => write_result_U0_m_axi_gmem1_AWLEN,
        I_WVALID => write_result_U0_m_axi_gmem1_WVALID,
        I_WREADY => gmem1_WREADY,
        I_WDATA => write_result_U0_m_axi_gmem1_WDATA,
        I_WSTRB => write_result_U0_m_axi_gmem1_WSTRB,
        I_BVALID => gmem1_BVALID,
        I_BREADY => write_result_U0_m_axi_gmem1_BREADY);

    entry_proc_U0 : component kernel_wrapper_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => entry_proc_U0_ap_start,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        out_r => out_r,
        out_r_c_din => entry_proc_U0_out_r_c_din,
        out_r_c_num_data_valid => out_r_c_num_data_valid,
        out_r_c_fifo_cap => out_r_c_fifo_cap,
        out_r_c_full_n => out_r_c_full_n,
        out_r_c_write => entry_proc_U0_out_r_c_write);

    read_input_U0 : component kernel_wrapper_read_input
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => read_input_U0_ap_start,
        ap_done => read_input_U0_ap_done,
        ap_continue => read_input_U0_ap_continue,
        ap_idle => read_input_U0_ap_idle,
        ap_ready => read_input_U0_ap_ready,
        m_axi_gmem0_AWVALID => read_input_U0_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => read_input_U0_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => read_input_U0_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => read_input_U0_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => read_input_U0_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => read_input_U0_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => read_input_U0_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => read_input_U0_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => read_input_U0_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => read_input_U0_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => read_input_U0_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => read_input_U0_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => read_input_U0_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => read_input_U0_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => read_input_U0_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => read_input_U0_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => read_input_U0_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => read_input_U0_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => read_input_U0_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => read_input_U0_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => read_input_U0_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => read_input_U0_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => read_input_U0_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => read_input_U0_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => read_input_U0_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => read_input_U0_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => read_input_U0_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => read_input_U0_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => read_input_U0_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => read_input_U0_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => read_input_U0_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => gmem0_RLAST,
        m_axi_gmem0_RID => gmem0_RID,
        m_axi_gmem0_RFIFONUM => gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => gmem0_RUSER,
        m_axi_gmem0_RRESP => gmem0_RRESP,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => read_input_U0_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        in_r => in_r,
        in_buf_address0 => read_input_U0_in_buf_address0,
        in_buf_ce0 => read_input_U0_in_buf_ce0,
        in_buf_we0 => read_input_U0_in_buf_we0,
        in_buf_d0 => read_input_U0_in_buf_d0);

    run_inference_U0 : component kernel_wrapper_run_inference
    port map (
        in_buf_address0 => run_inference_U0_in_buf_address0,
        in_buf_ce0 => run_inference_U0_in_buf_ce0,
        in_buf_d0 => run_inference_U0_in_buf_d0,
        in_buf_q0 => in_buf_V_t_q0,
        in_buf_we0 => run_inference_U0_in_buf_we0,
        in_buf_address1 => run_inference_U0_in_buf_address1,
        in_buf_ce1 => run_inference_U0_in_buf_ce1,
        in_buf_d1 => run_inference_U0_in_buf_d1,
        in_buf_q1 => ap_const_lv256_lc_1,
        in_buf_we1 => run_inference_U0_in_buf_we1,
        out_buf_0_address0 => run_inference_U0_out_buf_0_address0,
        out_buf_0_ce0 => run_inference_U0_out_buf_0_ce0,
        out_buf_0_d0 => run_inference_U0_out_buf_0_d0,
        out_buf_0_q0 => ap_const_lv16_0,
        out_buf_0_we0 => run_inference_U0_out_buf_0_we0,
        out_buf_0_address1 => run_inference_U0_out_buf_0_address1,
        out_buf_0_ce1 => run_inference_U0_out_buf_0_ce1,
        out_buf_0_d1 => run_inference_U0_out_buf_0_d1,
        out_buf_0_q1 => ap_const_lv16_0,
        out_buf_0_we1 => run_inference_U0_out_buf_0_we1,
        out_buf_1_address0 => run_inference_U0_out_buf_1_address0,
        out_buf_1_ce0 => run_inference_U0_out_buf_1_ce0,
        out_buf_1_d0 => run_inference_U0_out_buf_1_d0,
        out_buf_1_q0 => ap_const_lv16_0,
        out_buf_1_we0 => run_inference_U0_out_buf_1_we0,
        out_buf_1_address1 => run_inference_U0_out_buf_1_address1,
        out_buf_1_ce1 => run_inference_U0_out_buf_1_ce1,
        out_buf_1_d1 => run_inference_U0_out_buf_1_d1,
        out_buf_1_q1 => ap_const_lv16_0,
        out_buf_1_we1 => run_inference_U0_out_buf_1_we1,
        out_buf_2_address0 => run_inference_U0_out_buf_2_address0,
        out_buf_2_ce0 => run_inference_U0_out_buf_2_ce0,
        out_buf_2_d0 => run_inference_U0_out_buf_2_d0,
        out_buf_2_q0 => ap_const_lv16_0,
        out_buf_2_we0 => run_inference_U0_out_buf_2_we0,
        out_buf_2_address1 => run_inference_U0_out_buf_2_address1,
        out_buf_2_ce1 => run_inference_U0_out_buf_2_ce1,
        out_buf_2_d1 => run_inference_U0_out_buf_2_d1,
        out_buf_2_q1 => ap_const_lv16_0,
        out_buf_2_we1 => run_inference_U0_out_buf_2_we1,
        out_buf_3_address0 => run_inference_U0_out_buf_3_address0,
        out_buf_3_ce0 => run_inference_U0_out_buf_3_ce0,
        out_buf_3_d0 => run_inference_U0_out_buf_3_d0,
        out_buf_3_q0 => ap_const_lv16_0,
        out_buf_3_we0 => run_inference_U0_out_buf_3_we0,
        out_buf_3_address1 => run_inference_U0_out_buf_3_address1,
        out_buf_3_ce1 => run_inference_U0_out_buf_3_ce1,
        out_buf_3_d1 => run_inference_U0_out_buf_3_d1,
        out_buf_3_q1 => ap_const_lv16_0,
        out_buf_3_we1 => run_inference_U0_out_buf_3_we1,
        out_buf_4_address0 => run_inference_U0_out_buf_4_address0,
        out_buf_4_ce0 => run_inference_U0_out_buf_4_ce0,
        out_buf_4_d0 => run_inference_U0_out_buf_4_d0,
        out_buf_4_q0 => ap_const_lv16_0,
        out_buf_4_we0 => run_inference_U0_out_buf_4_we0,
        out_buf_4_address1 => run_inference_U0_out_buf_4_address1,
        out_buf_4_ce1 => run_inference_U0_out_buf_4_ce1,
        out_buf_4_d1 => run_inference_U0_out_buf_4_d1,
        out_buf_4_q1 => ap_const_lv16_0,
        out_buf_4_we1 => run_inference_U0_out_buf_4_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        in_buf_empty_n => ap_const_logic_0,
        in_buf_read => run_inference_U0_in_buf_read,
        out_buf_0_full_n => out_buf_V_i_full_n,
        out_buf_0_write => run_inference_U0_out_buf_0_write,
        out_buf_1_full_n => out_buf_V_1_i_full_n,
        out_buf_1_write => run_inference_U0_out_buf_1_write,
        out_buf_2_full_n => out_buf_V_2_i_full_n,
        out_buf_2_write => run_inference_U0_out_buf_2_write,
        out_buf_3_full_n => out_buf_V_3_i_full_n,
        out_buf_3_write => run_inference_U0_out_buf_3_write,
        out_buf_4_full_n => out_buf_V_4_i_full_n,
        out_buf_4_write => run_inference_U0_out_buf_4_write,
        ap_start => run_inference_U0_ap_start,
        ap_done => run_inference_U0_ap_done,
        ap_ready => run_inference_U0_ap_ready,
        ap_idle => run_inference_U0_ap_idle,
        ap_continue => run_inference_U0_ap_continue);

    write_result_U0 : component kernel_wrapper_write_result
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => write_result_U0_ap_start,
        ap_done => write_result_U0_ap_done,
        ap_continue => write_result_U0_ap_continue,
        ap_idle => write_result_U0_ap_idle,
        ap_ready => write_result_U0_ap_ready,
        m_axi_gmem1_AWVALID => write_result_U0_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => gmem1_AWREADY,
        m_axi_gmem1_AWADDR => write_result_U0_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => write_result_U0_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => write_result_U0_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => write_result_U0_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => write_result_U0_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => write_result_U0_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => write_result_U0_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => write_result_U0_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => write_result_U0_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => write_result_U0_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => write_result_U0_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => write_result_U0_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => gmem1_WREADY,
        m_axi_gmem1_WDATA => write_result_U0_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => write_result_U0_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => write_result_U0_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => write_result_U0_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => write_result_U0_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => write_result_U0_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => ap_const_logic_0,
        m_axi_gmem1_ARADDR => write_result_U0_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => write_result_U0_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => write_result_U0_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => write_result_U0_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => write_result_U0_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => write_result_U0_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => write_result_U0_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => write_result_U0_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => write_result_U0_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => write_result_U0_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => write_result_U0_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => ap_const_logic_0,
        m_axi_gmem1_RREADY => write_result_U0_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => ap_const_lv32_0,
        m_axi_gmem1_RLAST => ap_const_logic_0,
        m_axi_gmem1_RID => ap_const_lv1_0,
        m_axi_gmem1_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem1_RUSER => ap_const_lv1_0,
        m_axi_gmem1_RRESP => ap_const_lv2_0,
        m_axi_gmem1_BVALID => gmem1_BVALID,
        m_axi_gmem1_BREADY => write_result_U0_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => gmem1_BRESP,
        m_axi_gmem1_BID => gmem1_BID,
        m_axi_gmem1_BUSER => gmem1_BUSER,
        out_r_dout => out_r_c_dout,
        out_r_num_data_valid => out_r_c_num_data_valid,
        out_r_fifo_cap => out_r_c_fifo_cap,
        out_r_empty_n => out_r_c_empty_n,
        out_r_read => write_result_U0_out_r_read,
        out_buf_0_address0 => write_result_U0_out_buf_0_address0,
        out_buf_0_ce0 => write_result_U0_out_buf_0_ce0,
        out_buf_0_q0 => out_buf_V_t_q0,
        out_buf_1_address0 => write_result_U0_out_buf_1_address0,
        out_buf_1_ce0 => write_result_U0_out_buf_1_ce0,
        out_buf_1_q0 => out_buf_V_1_t_q0,
        out_buf_2_address0 => write_result_U0_out_buf_2_address0,
        out_buf_2_ce0 => write_result_U0_out_buf_2_ce0,
        out_buf_2_q0 => out_buf_V_2_t_q0,
        out_buf_3_address0 => write_result_U0_out_buf_3_address0,
        out_buf_3_ce0 => write_result_U0_out_buf_3_ce0,
        out_buf_3_q0 => out_buf_V_3_t_q0,
        out_buf_4_address0 => write_result_U0_out_buf_4_address0,
        out_buf_4_ce0 => write_result_U0_out_buf_4_ce0,
        out_buf_4_q0 => out_buf_V_4_t_q0);

    out_r_c_U : component kernel_wrapper_fifo_w64_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_out_r_c_din,
        if_full_n => out_r_c_full_n,
        if_write => entry_proc_U0_out_r_c_write,
        if_dout => out_r_c_dout,
        if_num_data_valid => out_r_c_num_data_valid,
        if_fifo_cap => out_r_c_fifo_cap,
        if_empty_n => out_r_c_empty_n,
        if_read => write_result_U0_out_r_read);





    ap_sync_reg_channel_write_out_buf_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_out_buf_V <= ap_const_logic_0;
            else
                if (((run_inference_U0_ap_done and run_inference_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_out_buf_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_out_buf_V <= ap_sync_channel_write_out_buf_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_out_buf_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_out_buf_V_1 <= ap_const_logic_0;
            else
                if (((run_inference_U0_ap_done and run_inference_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_out_buf_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_out_buf_V_1 <= ap_sync_channel_write_out_buf_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_out_buf_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_out_buf_V_2 <= ap_const_logic_0;
            else
                if (((run_inference_U0_ap_done and run_inference_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_out_buf_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_out_buf_V_2 <= ap_sync_channel_write_out_buf_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_out_buf_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_out_buf_V_3 <= ap_const_logic_0;
            else
                if (((run_inference_U0_ap_done and run_inference_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_out_buf_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_out_buf_V_3 <= ap_sync_channel_write_out_buf_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_out_buf_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_out_buf_V_4 <= ap_const_logic_0;
            else
                if (((run_inference_U0_ap_done and run_inference_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_out_buf_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_out_buf_V_4 <= ap_sync_channel_write_out_buf_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_read_input_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_read_input_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_read_input_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_read_input_U0_ap_ready <= ap_sync_read_input_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;
    ap_channel_done_out_buf_V <= (run_inference_U0_ap_done and (ap_sync_reg_channel_write_out_buf_V xor ap_const_logic_1));
    ap_channel_done_out_buf_V_1 <= (run_inference_U0_ap_done and (ap_sync_reg_channel_write_out_buf_V_1 xor ap_const_logic_1));
    ap_channel_done_out_buf_V_2 <= (run_inference_U0_ap_done and (ap_sync_reg_channel_write_out_buf_V_2 xor ap_const_logic_1));
    ap_channel_done_out_buf_V_3 <= (run_inference_U0_ap_done and (ap_sync_reg_channel_write_out_buf_V_3 xor ap_const_logic_1));
    ap_channel_done_out_buf_V_4 <= (run_inference_U0_ap_done and (ap_sync_reg_channel_write_out_buf_V_4 xor ap_const_logic_1));
    ap_done <= write_result_U0_ap_done;
    ap_idle <= (write_result_U0_ap_idle and run_inference_U0_ap_idle and read_input_U0_ap_idle and (out_buf_V_4_t_empty_n xor ap_const_logic_1) and (out_buf_V_3_t_empty_n xor ap_const_logic_1) and (out_buf_V_2_t_empty_n xor ap_const_logic_1) and (out_buf_V_1_t_empty_n xor ap_const_logic_1) and (out_buf_V_t_empty_n xor ap_const_logic_1) and (in_buf_V_t_empty_n xor ap_const_logic_1) and entry_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_channel_write_out_buf_V <= ((run_inference_U0_out_buf_0_full_n and ap_channel_done_out_buf_V) or ap_sync_reg_channel_write_out_buf_V);
    ap_sync_channel_write_out_buf_V_1 <= ((run_inference_U0_out_buf_1_full_n and ap_channel_done_out_buf_V_1) or ap_sync_reg_channel_write_out_buf_V_1);
    ap_sync_channel_write_out_buf_V_2 <= ((run_inference_U0_out_buf_2_full_n and ap_channel_done_out_buf_V_2) or ap_sync_reg_channel_write_out_buf_V_2);
    ap_sync_channel_write_out_buf_V_3 <= ((run_inference_U0_out_buf_3_full_n and ap_channel_done_out_buf_V_3) or ap_sync_reg_channel_write_out_buf_V_3);
    ap_sync_channel_write_out_buf_V_4 <= ((run_inference_U0_out_buf_4_full_n and ap_channel_done_out_buf_V_4) or ap_sync_reg_channel_write_out_buf_V_4);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_read_input_U0_ap_ready <= (read_input_U0_ap_ready or ap_sync_reg_read_input_U0_ap_ready);
    ap_sync_ready <= (ap_sync_read_input_U0_ap_ready and ap_sync_entry_proc_U0_ap_ready);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    gmem0_RID <= ap_const_lv1_0;
    gmem0_RLAST <= ap_const_logic_0;
    gmem0_RRESP <= ap_const_lv2_0;
    gmem0_RUSER <= ap_const_lv1_0;
    gmem1_BID <= ap_const_lv1_0;
    gmem1_BRESP <= ap_const_lv2_0;
    gmem1_BUSER <= ap_const_lv1_0;
    read_input_U0_ap_continue <= in_buf_V_i_full_n;
    read_input_U0_ap_start <= ((ap_sync_reg_read_input_U0_ap_ready xor ap_const_logic_1) and ap_start);
    run_inference_U0_ap_continue <= (ap_sync_channel_write_out_buf_V_4 and ap_sync_channel_write_out_buf_V_3 and ap_sync_channel_write_out_buf_V_2 and ap_sync_channel_write_out_buf_V_1 and ap_sync_channel_write_out_buf_V);
    run_inference_U0_ap_start <= in_buf_V_t_empty_n;
    run_inference_U0_out_buf_0_full_n <= out_buf_V_i_full_n;
    run_inference_U0_out_buf_1_full_n <= out_buf_V_1_i_full_n;
    run_inference_U0_out_buf_2_full_n <= out_buf_V_2_i_full_n;
    run_inference_U0_out_buf_3_full_n <= out_buf_V_3_i_full_n;
    run_inference_U0_out_buf_4_full_n <= out_buf_V_4_i_full_n;
    write_result_U0_ap_continue <= ap_continue;
    write_result_U0_ap_start <= (out_buf_V_t_empty_n and out_buf_V_4_t_empty_n and out_buf_V_3_t_empty_n and out_buf_V_2_t_empty_n and out_buf_V_1_t_empty_n);
end behav;
