`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 17 2020 14:25:46 KST (Dec 17 2020 05:25:46 UTC)

module cache_Eqi1u8_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4;
  NOR3BX4 g34(.AN (n_1), .B (n_2), .C (n_4), .Y (out1));
  NAND2BX4 g35(.AN (in1[7]), .B (n_3), .Y (n_4));
  NOR3X8 g36(.A (in1[1]), .B (in1[3]), .C (in1[2]), .Y (n_3));
  NAND2X2 g37(.A (in1[0]), .B (n_0), .Y (n_2));
  NOR2X1 g38(.A (in1[6]), .B (in1[5]), .Y (n_1));
  INVX1 g39(.A (in1[4]), .Y (n_0));
endmodule

