// Seed: 67551149
module module_0 (
    output wand id_0,
    input  tri0 id_1
);
  logic id_3;
  ;
  assign module_1.id_11 = 0;
  wire [-1 'd0 : 1] id_4, id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_16 = 32'd40
) (
    input wire id_0,
    input tri id_1
    , id_19,
    output tri1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri id_8,
    output supply1 id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12
    , id_20,
    input wor id_13,
    output uwire id_14,
    output uwire id_15,
    output supply1 _id_16,
    output tri0 id_17
);
  tri0 id_21, id_22, id_23[-1 'b0 : (  ~&  -1  <  id_16  )];
  module_0 modCall_1 (
      id_9,
      id_10
  );
  assign id_22 = 1;
endmodule
