<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proyecto_01_BufferRAM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ram_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_ram_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_ram_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="buffer_ram_dp.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="buffer_ram_dp.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="buffer_ram_dp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="buffer_ram_dp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="buffer_ram_dp.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="buffer_ram_dp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="buffer_ram_dp.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="buffer_ram_dp.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="buffer_ram_dp.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="buffer_ram_dp.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="buffer_ram_dp.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="buffer_ram_dp.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="buffer_ram_dp.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="buffer_ram_dp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="buffer_ram_dp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="buffer_ram_dp.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="buffer_ram_dp.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="buffer_ram_dp.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="buffer_ram_dp.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="buffer_ram_dp.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="buffer_ram_dp.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="buffer_ram_dp_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="buffer_ram_dp_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="buffer_ram_dp_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="buffer_ram_dp_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="buffer_ram_dp_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="buffer_ram_dp_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="buffer_ram_dp_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="buffer_ram_dp_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="buffer_ram_dp_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="buffer_ram_dp_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="buffer_ram_dp_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="buffer_ram_dp_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="buffer_ram_dp_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="buffer_ram_dp_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="buffer_ram_dp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1572194309" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1572194309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572199674" xil_pn:in_ck="1356524095967831081" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1572199674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_ram.v"/>
      <outfile xil_pn:name="buffer_ram_dp.v"/>
    </transform>
    <transform xil_pn:end_ts="1572194310" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7626894425575737932" xil_pn:start_ts="1572194310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572194310" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7291324219465311850" xil_pn:start_ts="1572194310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572194310" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9027384155710362727" xil_pn:start_ts="1572194310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572199674" xil_pn:in_ck="1356524095967831081" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1572199674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_ram.v"/>
      <outfile xil_pn:name="buffer_ram_dp.v"/>
    </transform>
    <transform xil_pn:end_ts="1572199681" xil_pn:in_ck="1356524095967831081" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8958484600159193479" xil_pn:start_ts="1572199674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_ram_beh.prj"/>
      <outfile xil_pn:name="TB_ram_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1572199682" xil_pn:in_ck="665414078635789860" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1114930532717348630" xil_pn:start_ts="1572199681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_ram_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1572363278" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1572363278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572363278" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8059419344470349439" xil_pn:start_ts="1572363278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572363278" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9027384155710362727" xil_pn:start_ts="1572363278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572363278" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1572363278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572363278" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6563346095337939741" xil_pn:start_ts="1572363278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572363278" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1572363278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572363278" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3083722607183891761" xil_pn:start_ts="1572363278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572363623" xil_pn:in_ck="651686734057265584" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-8624201859196159164" xil_pn:start_ts="1572363278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="buffer_ram_dp.lso"/>
      <outfile xil_pn:name="buffer_ram_dp.ngc"/>
      <outfile xil_pn:name="buffer_ram_dp.ngr"/>
      <outfile xil_pn:name="buffer_ram_dp.prj"/>
      <outfile xil_pn:name="buffer_ram_dp.stx"/>
      <outfile xil_pn:name="buffer_ram_dp.syr"/>
      <outfile xil_pn:name="buffer_ram_dp.xst"/>
      <outfile xil_pn:name="buffer_ram_dp_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1572363623" xil_pn:in_ck="3748172984653450114" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4856685870377915634" xil_pn:start_ts="1572363623">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1572363675" xil_pn:in_ck="6700264955930685716" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7454148556305543928" xil_pn:start_ts="1572363623">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="buffer_ram_dp.bld"/>
      <outfile xil_pn:name="buffer_ram_dp.ngd"/>
      <outfile xil_pn:name="buffer_ram_dp_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1572363806" xil_pn:in_ck="6700264955930685717" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1572363675">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="buffer_ram_dp.pcf"/>
      <outfile xil_pn:name="buffer_ram_dp_map.map"/>
      <outfile xil_pn:name="buffer_ram_dp_map.mrp"/>
      <outfile xil_pn:name="buffer_ram_dp_map.ncd"/>
      <outfile xil_pn:name="buffer_ram_dp_map.ngm"/>
      <outfile xil_pn:name="buffer_ram_dp_map.xrpt"/>
      <outfile xil_pn:name="buffer_ram_dp_summary.xml"/>
      <outfile xil_pn:name="buffer_ram_dp_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1572363950" xil_pn:in_ck="-5433178248957623634" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1572363806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="buffer_ram_dp.ncd"/>
      <outfile xil_pn:name="buffer_ram_dp.pad"/>
      <outfile xil_pn:name="buffer_ram_dp.par"/>
      <outfile xil_pn:name="buffer_ram_dp.ptwx"/>
      <outfile xil_pn:name="buffer_ram_dp.unroutes"/>
      <outfile xil_pn:name="buffer_ram_dp.xpi"/>
      <outfile xil_pn:name="buffer_ram_dp_pad.csv"/>
      <outfile xil_pn:name="buffer_ram_dp_pad.txt"/>
      <outfile xil_pn:name="buffer_ram_dp_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1572363989" xil_pn:in_ck="8710578587399254223" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1572363950">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="buffer_ram_dp.bgn"/>
      <outfile xil_pn:name="buffer_ram_dp.ut"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1572363950" xil_pn:in_ck="6700264955930685585" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1572363897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="buffer_ram_dp.twr"/>
      <outfile xil_pn:name="buffer_ram_dp.twx"/>
    </transform>
  </transforms>

</generated_project>
