Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 23:41:16 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
|      Characteristics      |                                      WorstPath to Src                                     |                                                                                       Path #1                                                                                       |                                  WorstPath from Dst                                  |
+---------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| Requirement               |                                                                                    12.500 |                                                                                                                                                                              12.500 |                                                                               12.500 |
| Path Delay                |                                                                                     9.817 |                                                                                                                                                                              14.844 |                                                                                8.417 |
| Logic Delay               | 1.719(18%)                                                                                | 4.063(28%)                                                                                                                                                                          | 1.771(22%)                                                                           |
| Net Delay                 | 8.098(82%)                                                                                | 10.781(72%)                                                                                                                                                                         | 6.646(78%)                                                                           |
| Clock Skew                |                                                                                    -0.232 |                                                                                                                                                                              -0.061 |                                                                               -0.268 |
| Slack                     |                                                                                     2.443 |                                                                                                                                                                              -2.413 |                                                                                3.807 |
| Timing Exception          |                                                                                           |                                                                                                                                                                                     |                                                                                      |
| Bounding Box Size         | 10% x 3%                                                                                  | 9% x 2%                                                                                                                                                                             | 8% x 3%                                                                              |
| Clock Region Distance     | (0, 1)                                                                                    | (0, 1)                                                                                                                                                                              | (0, 1)                                                                               |
| Cumulative Fanout         |                                                                                       170 |                                                                                                                                                                                 243 |                                                                                  122 |
| Fixed Loc                 |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| Fixed Route               |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| Hold Fix Detour           |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| Combined LUT Pairs        |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| Clock Relationship        | Safely Timed                                                                              | Safely Timed                                                                                                                                                                        | Safely Timed                                                                         |
| Logic Levels              |                                                                                        16 |                                                                                                                                                                                  34 |                                                                                   15 |
| Routes                    |                                                                                        17 |                                                                                                                                                                                  34 |                                                                                   15 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT4 LUT6 FDRE | FDRE LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                                                                                       | clk                                                                                                                                                                                 | clk                                                                                  |
| End Point Clock           | clk                                                                                       | clk                                                                                                                                                                                 | clk                                                                                  |
| DSP Block                 | None                                                                                      | None                                                                                                                                                                                | None                                                                                 |
| BRAM                      | None                                                                                      | None                                                                                                                                                                                | None                                                                                 |
| IO Crossings              |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| SLR Crossings             |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| PBlocks                   |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| High Fanout               |                                                                                        35 |                                                                                                                                                                                  17 |                                                                                   36 |
| Dont Touch                |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| Mark Debug                |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                                                                                    | FDRE/C                                                                                                                                                                              | FDRE/C                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                    | FDRE/D                                                                                                                                                                              | FDRE/D                                                                               |
| Start Point Pin           | sr_p.sr_1_13.pt_ret_292/C                                                                 | sr_p.sr_2_11.pt_ret_25/C                                                                                                                                                            | sr_p.sr_1_15.sector_ret_567/C                                                        |
| End Point Pin             | sr_p.sr_2_11.pt_ret_25/D                                                                  | sr_p.sr_1_15.sector_ret_567/D                                                                                                                                                       | sr_p.sr_2_11.pt_ret_39/D                                                             |
+---------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
|      Characteristics      |                                      WorstPath to Src                                     |                                                                                          Path #2                                                                                         |                 WorstPath from Dst                |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
| Requirement               |                                                                                    12.500 |                                                                                                                                                                                   12.500 |                                            12.500 |
| Path Delay                |                                                                                     9.817 |                                                                                                                                                                                   14.829 |                                             5.006 |
| Logic Delay               | 1.719(18%)                                                                                | 4.262(29%)                                                                                                                                                                               | 1.105(23%)                                        |
| Net Delay                 | 8.098(82%)                                                                                | 10.567(71%)                                                                                                                                                                              | 3.901(77%)                                        |
| Clock Skew                |                                                                                    -0.232 |                                                                                                                                                                                   -0.073 |                                            -0.251 |
| Slack                     |                                                                                     2.443 |                                                                                                                                                                                   -2.410 |                                             7.235 |
| Timing Exception          |                                                                                           |                                                                                                                                                                                          |                                                   |
| Bounding Box Size         | 10% x 3%                                                                                  | 9% x 2%                                                                                                                                                                                  | 7% x 2%                                           |
| Clock Region Distance     | (0, 1)                                                                                    | (0, 1)                                                                                                                                                                                   | (0, 1)                                            |
| Cumulative Fanout         |                                                                                       170 |                                                                                                                                                                                      277 |                                                65 |
| Fixed Loc                 |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| Fixed Route               |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| Hold Fix Detour           |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| Combined LUT Pairs        |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| Clock Relationship        | Safely Timed                                                                              | Safely Timed                                                                                                                                                                             | Safely Timed                                      |
| Logic Levels              |                                                                                        16 |                                                                                                                                                                                       35 |                                                 8 |
| Routes                    |                                                                                        17 |                                                                                                                                                                                       35 |                                                 8 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT5 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                                                                                       | clk                                                                                                                                                                                      | clk                                               |
| End Point Clock           | clk                                                                                       | clk                                                                                                                                                                                      | clk                                               |
| DSP Block                 | None                                                                                      | None                                                                                                                                                                                     | None                                              |
| BRAM                      | None                                                                                      | None                                                                                                                                                                                     | None                                              |
| IO Crossings              |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| SLR Crossings             |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| PBlocks                   |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| High Fanout               |                                                                                        35 |                                                                                                                                                                                       23 |                                                16 |
| Dont Touch                |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| Mark Debug                |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| Start Point Pin Primitive | FDRE/C                                                                                    | FDRE/C                                                                                                                                                                                   | FDRE/C                                            |
| End Point Pin Primitive   | FDRE/D                                                                                    | FDRE/D                                                                                                                                                                                   | FDRE/D                                            |
| Start Point Pin           | sr_p.sr_1_13.pt_ret_292/C                                                                 | sr_p.sr_2_11.pt_ret_25/C                                                                                                                                                                 | sr_p.sr_1_12.pt[0]/C                              |
| End Point Pin             | sr_p.sr_2_11.pt_ret_25/D                                                                  | sr_p.sr_1_12.pt[0]/D                                                                                                                                                                     | sr_p.sr_2_5.pt_ret_29/D                           |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                      WorstPath to Src                                     |                                                                                          Path #3                                                                                         |                                WorstPath from Dst                               |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| Requirement               |                                                                                    12.500 |                                                                                                                                                                                   12.500 |                                                                          12.500 |
| Path Delay                |                                                                                     9.817 |                                                                                                                                                                                   14.836 |                                                                           8.315 |
| Logic Delay               | 1.719(18%)                                                                                | 4.095(28%)                                                                                                                                                                               | 1.965(24%)                                                                      |
| Net Delay                 | 8.098(82%)                                                                                | 10.741(72%)                                                                                                                                                                              | 6.350(76%)                                                                      |
| Clock Skew                |                                                                                    -0.232 |                                                                                                                                                                                   -0.065 |                                                                          -0.267 |
| Slack                     |                                                                                     2.443 |                                                                                                                                                                                   -2.409 |                                                                           3.910 |
| Timing Exception          |                                                                                           |                                                                                                                                                                                          |                                                                                 |
| Bounding Box Size         | 10% x 3%                                                                                  | 9% x 2%                                                                                                                                                                                  | 8% x 3%                                                                         |
| Clock Region Distance     | (0, 1)                                                                                    | (0, 1)                                                                                                                                                                                   | (0, 1)                                                                          |
| Cumulative Fanout         |                                                                                       170 |                                                                                                                                                                                      250 |                                                                             121 |
| Fixed Loc                 |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| Fixed Route               |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| Hold Fix Detour           |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| Combined LUT Pairs        |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| Clock Relationship        | Safely Timed                                                                              | Safely Timed                                                                                                                                                                             | Safely Timed                                                                    |
| Logic Levels              |                                                                                        16 |                                                                                                                                                                                       35 |                                                                              14 |
| Routes                    |                                                                                        17 |                                                                                                                                                                                       35 |                                                                              14 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                                                                                       | clk                                                                                                                                                                                      | clk                                                                             |
| End Point Clock           | clk                                                                                       | clk                                                                                                                                                                                      | clk                                                                             |
| DSP Block                 | None                                                                                      | None                                                                                                                                                                                     | None                                                                            |
| BRAM                      | None                                                                                      | None                                                                                                                                                                                     | None                                                                            |
| IO Crossings              |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| SLR Crossings             |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| PBlocks                   |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| High Fanout               |                                                                                        35 |                                                                                                                                                                                       17 |                                                                              35 |
| Dont Touch                |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| Mark Debug                |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                                    | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                                    | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                          |
| Start Point Pin           | sr_p.sr_1_13.pt_ret_292/C                                                                 | sr_p.sr_2_11.pt_ret_25/C                                                                                                                                                                 | sr_p.sr_1_15.sector_ret_569/C                                                   |
| End Point Pin             | sr_p.sr_2_11.pt_ret_25/D                                                                  | sr_p.sr_1_15.sector_ret_569/D                                                                                                                                                            | sr_p.sr_2_5.pt_ret_29/D                                                         |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |                                      WorstPath to Src                                     |                                                                                          Path #4                                                                                         |    WorstPath from Dst    |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                                                                                    12.500 |                                                                                                                                                                                   12.500 |                   12.500 |
| Path Delay                |                                                                                     9.817 |                                                                                                                                                                                   14.821 |                    0.396 |
| Logic Delay               | 1.719(18%)                                                                                | 4.267(29%)                                                                                                                                                                               | 0.096(25%)               |
| Net Delay                 | 8.098(82%)                                                                                | 10.554(71%)                                                                                                                                                                              | 0.300(75%)               |
| Clock Skew                |                                                                                    -0.232 |                                                                                                                                                                                   -0.075 |                   -0.089 |
| Slack                     |                                                                                     2.443 |                                                                                                                                                                                   -2.404 |                   12.007 |
| Timing Exception          |                                                                                           |                                                                                                                                                                                          |                          |
| Bounding Box Size         | 10% x 3%                                                                                  | 9% x 2%                                                                                                                                                                                  | 0% x 0%                  |
| Clock Region Distance     | (0, 1)                                                                                    | (0, 1)                                                                                                                                                                                   | (0, 0)                   |
| Cumulative Fanout         |                                                                                       170 |                                                                                                                                                                                      277 |                        1 |
| Fixed Loc                 |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| Fixed Route               |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| Hold Fix Detour           |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| Combined LUT Pairs        |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| Clock Relationship        | Safely Timed                                                                              | Safely Timed                                                                                                                                                                             | Safely Timed             |
| Logic Levels              |                                                                                        16 |                                                                                                                                                                                       35 |                        0 |
| Routes                    |                                                                                        17 |                                                                                                                                                                                       35 |                        1 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                                                                                       | clk                                                                                                                                                                                      | clk                      |
| End Point Clock           | clk                                                                                       | clk                                                                                                                                                                                      | clk                      |
| DSP Block                 | None                                                                                      | None                                                                                                                                                                                     | None                     |
| BRAM                      | None                                                                                      | None                                                                                                                                                                                     | None                     |
| IO Crossings              |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| SLR Crossings             |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| PBlocks                   |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| High Fanout               |                                                                                        35 |                                                                                                                                                                                       23 |                        1 |
| Dont Touch                |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| Mark Debug                |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                    | FDRE/C                                                                                                                                                                                   | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                                                                                    | FDRE/D                                                                                                                                                                                   | FDRE/D                   |
| Start Point Pin           | sr_p.sr_1_13.pt_ret_292/C                                                                 | sr_p.sr_2_11.pt_ret_25/C                                                                                                                                                                 | sr_p.sr_1_12.sector[2]/C |
| End Point Pin             | sr_p.sr_2_11.pt_ret_25/D                                                                  | sr_p.sr_1_12.sector[2]/D                                                                                                                                                                 | sr_p.sr_2_12.sector[2]/D |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |                                      WorstPath to Src                                     |                                                                                          Path #5                                                                                         |    WorstPath from Dst    |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                                                                                    12.500 |                                                                                                                                                                                   12.500 |                   12.500 |
| Path Delay                |                                                                                     9.817 |                                                                                                                                                                                   14.829 |                    0.535 |
| Logic Delay               | 1.719(18%)                                                                                | 4.199(29%)                                                                                                                                                                               | 0.095(18%)               |
| Net Delay                 | 8.098(82%)                                                                                | 10.630(71%)                                                                                                                                                                              | 0.440(82%)               |
| Clock Skew                |                                                                                    -0.232 |                                                                                                                                                                                   -0.064 |                   -0.048 |
| Slack                     |                                                                                     2.443 |                                                                                                                                                                                   -2.401 |                   11.909 |
| Timing Exception          |                                                                                           |                                                                                                                                                                                          |                          |
| Bounding Box Size         | 10% x 3%                                                                                  | 9% x 2%                                                                                                                                                                                  | 0% x 0%                  |
| Clock Region Distance     | (0, 1)                                                                                    | (0, 1)                                                                                                                                                                                   | (0, 0)                   |
| Cumulative Fanout         |                                                                                       170 |                                                                                                                                                                                      277 |                        1 |
| Fixed Loc                 |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| Fixed Route               |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| Hold Fix Detour           |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| Combined LUT Pairs        |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| Clock Relationship        | Safely Timed                                                                              | Safely Timed                                                                                                                                                                             | Safely Timed             |
| Logic Levels              |                                                                                        16 |                                                                                                                                                                                       35 |                        0 |
| Routes                    |                                                                                        17 |                                                                                                                                                                                       35 |                        1 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                                                                                       | clk                                                                                                                                                                                      | clk                      |
| End Point Clock           | clk                                                                                       | clk                                                                                                                                                                                      | clk                      |
| DSP Block                 | None                                                                                      | None                                                                                                                                                                                     | None                     |
| BRAM                      | None                                                                                      | None                                                                                                                                                                                     | None                     |
| IO Crossings              |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| SLR Crossings             |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| PBlocks                   |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| High Fanout               |                                                                                        35 |                                                                                                                                                                                       23 |                        1 |
| Dont Touch                |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| Mark Debug                |                                                                                         0 |                                                                                                                                                                                        0 |                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                    | FDRE/C                                                                                                                                                                                   | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                                                                                    | FDRE/D                                                                                                                                                                                   | FDRE/D                   |
| Start Point Pin           | sr_p.sr_1_13.pt_ret_292/C                                                                 | sr_p.sr_2_11.pt_ret_25/C                                                                                                                                                                 | sr_p.sr_1_12.sector[1]/C |
| End Point Pin             | sr_p.sr_2_11.pt_ret_25/D                                                                  | sr_p.sr_1_12.sector[1]/D                                                                                                                                                                 | sr_p.sr_2_12.sector[1]/D |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
|      Characteristics      |                                      WorstPath to Src                                     |                                                                                          Path #6                                                                                         |                 WorstPath from Dst                |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
| Requirement               |                                                                                    12.500 |                                                                                                                                                                                   12.500 |                                            12.500 |
| Path Delay                |                                                                                     9.817 |                                                                                                                                                                                   14.937 |                                             5.057 |
| Logic Delay               | 1.719(18%)                                                                                | 4.296(29%)                                                                                                                                                                               | 1.019(21%)                                        |
| Net Delay                 | 8.098(82%)                                                                                | 10.641(71%)                                                                                                                                                                              | 4.038(79%)                                        |
| Clock Skew                |                                                                                    -0.232 |                                                                                                                                                                                    0.049 |                                            -0.399 |
| Slack                     |                                                                                     2.443 |                                                                                                                                                                                   -2.396 |                                             7.036 |
| Timing Exception          |                                                                                           |                                                                                                                                                                                          |                                                   |
| Bounding Box Size         | 10% x 3%                                                                                  | 9% x 2%                                                                                                                                                                                  | 7% x 2%                                           |
| Clock Region Distance     | (0, 1)                                                                                    | (0, 1)                                                                                                                                                                                   | (0, 1)                                            |
| Cumulative Fanout         |                                                                                       170 |                                                                                                                                                                                      277 |                                                65 |
| Fixed Loc                 |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| Fixed Route               |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| Hold Fix Detour           |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| Combined LUT Pairs        |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| Clock Relationship        | Safely Timed                                                                              | Safely Timed                                                                                                                                                                             | Safely Timed                                      |
| Logic Levels              |                                                                                        16 |                                                                                                                                                                                       35 |                                                 8 |
| Routes                    |                                                                                        17 |                                                                                                                                                                                       35 |                                                 8 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT5 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                                                                                       | clk                                                                                                                                                                                      | clk                                               |
| End Point Clock           | clk                                                                                       | clk                                                                                                                                                                                      | clk                                               |
| DSP Block                 | None                                                                                      | None                                                                                                                                                                                     | None                                              |
| BRAM                      | None                                                                                      | None                                                                                                                                                                                     | None                                              |
| IO Crossings              |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| SLR Crossings             |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| PBlocks                   |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| High Fanout               |                                                                                        35 |                                                                                                                                                                                       23 |                                                16 |
| Dont Touch                |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| Mark Debug                |                                                                                         0 |                                                                                                                                                                                        0 |                                                 0 |
| Start Point Pin Primitive | FDRE/C                                                                                    | FDRE/C                                                                                                                                                                                   | FDRE/C                                            |
| End Point Pin Primitive   | FDRE/D                                                                                    | FDRE/D                                                                                                                                                                                   | FDRE/D                                            |
| Start Point Pin           | sr_p.sr_1_13.pt_ret_292/C                                                                 | sr_p.sr_2_11.pt_ret_25/C                                                                                                                                                                 | sr_p.sr_1_12.pt[1]/C                              |
| End Point Pin             | sr_p.sr_2_11.pt_ret_25/D                                                                  | sr_p.sr_1_12.pt[1]/D                                                                                                                                                                     | sr_p.sr_2_5.pt_ret_29/D                           |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
|      Characteristics      |                                      WorstPath to Src                                     |                                                                                       Path #7                                                                                       |                                  WorstPath from Dst                                  |
+---------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| Requirement               |                                                                                    12.500 |                                                                                                                                                                              12.500 |                                                                               12.500 |
| Path Delay                |                                                                                     9.817 |                                                                                                                                                                              14.942 |                                                                                8.290 |
| Logic Delay               | 1.719(18%)                                                                                | 4.029(27%)                                                                                                                                                                          | 1.937(24%)                                                                           |
| Net Delay                 | 8.098(82%)                                                                                | 10.913(73%)                                                                                                                                                                         | 6.353(76%)                                                                           |
| Clock Skew                |                                                                                    -0.232 |                                                                                                                                                                               0.058 |                                                                               -0.410 |
| Slack                     |                                                                                     2.443 |                                                                                                                                                                              -2.392 |                                                                                3.792 |
| Timing Exception          |                                                                                           |                                                                                                                                                                                     |                                                                                      |
| Bounding Box Size         | 10% x 3%                                                                                  | 9% x 2%                                                                                                                                                                             | 10% x 3%                                                                             |
| Clock Region Distance     | (0, 1)                                                                                    | (0, 1)                                                                                                                                                                              | (0, 1)                                                                               |
| Cumulative Fanout         |                                                                                       170 |                                                                                                                                                                                 246 |                                                                                  124 |
| Fixed Loc                 |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| Fixed Route               |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| Hold Fix Detour           |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| Combined LUT Pairs        |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| Clock Relationship        | Safely Timed                                                                              | Safely Timed                                                                                                                                                                        | Safely Timed                                                                         |
| Logic Levels              |                                                                                        16 |                                                                                                                                                                                  34 |                                                                                   15 |
| Routes                    |                                                                                        17 |                                                                                                                                                                                  34 |                                                                                   15 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                                                                                       | clk                                                                                                                                                                                 | clk                                                                                  |
| End Point Clock           | clk                                                                                       | clk                                                                                                                                                                                 | clk                                                                                  |
| DSP Block                 | None                                                                                      | None                                                                                                                                                                                | None                                                                                 |
| BRAM                      | None                                                                                      | None                                                                                                                                                                                | None                                                                                 |
| IO Crossings              |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| SLR Crossings             |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| PBlocks                   |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| High Fanout               |                                                                                        35 |                                                                                                                                                                                  17 |                                                                                   36 |
| Dont Touch                |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| Mark Debug                |                                                                                         0 |                                                                                                                                                                                   0 |                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                                                                                    | FDRE/C                                                                                                                                                                              | FDRE/C                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                    | FDRE/D                                                                                                                                                                              | FDRE/D                                                                               |
| Start Point Pin           | sr_p.sr_1_13.pt_ret_292/C                                                                 | sr_p.sr_2_11.pt_ret_25/C                                                                                                                                                            | sr_p.sr_1_15.roi_ret_1230/C                                                          |
| End Point Pin             | sr_p.sr_2_11.pt_ret_25/D                                                                  | sr_p.sr_1_15.roi_ret_1230/D                                                                                                                                                         | sr_p.sr_2_5.pt_ret_29/D                                                              |
+---------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |                                      WorstPath to Src                                     |                                                                                          Path #8                                                                                         |   WorstPath from Dst  |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |                                                                                    12.500 |                                                                                                                                                                                   12.500 |                12.500 |
| Path Delay                |                                                                                     9.817 |                                                                                                                                                                                   14.799 |                 0.645 |
| Logic Delay               | 1.719(18%)                                                                                | 4.210(29%)                                                                                                                                                                               | 0.095(15%)            |
| Net Delay                 | 8.098(82%)                                                                                | 10.589(71%)                                                                                                                                                                              | 0.550(85%)            |
| Clock Skew                |                                                                                    -0.232 |                                                                                                                                                                                   -0.075 |                -0.100 |
| Slack                     |                                                                                     2.443 |                                                                                                                                                                                   -2.382 |                11.747 |
| Timing Exception          |                                                                                           |                                                                                                                                                                                          |                       |
| Bounding Box Size         | 10% x 3%                                                                                  | 9% x 2%                                                                                                                                                                                  | 0% x 0%               |
| Clock Region Distance     | (0, 1)                                                                                    | (0, 1)                                                                                                                                                                                   | (0, 0)                |
| Cumulative Fanout         |                                                                                       170 |                                                                                                                                                                                      277 |                     1 |
| Fixed Loc                 |                                                                                         0 |                                                                                                                                                                                        0 |                     0 |
| Fixed Route               |                                                                                         0 |                                                                                                                                                                                        0 |                     0 |
| Hold Fix Detour           |                                                                                         0 |                                                                                                                                                                                        0 |                     0 |
| Combined LUT Pairs        |                                                                                         0 |                                                                                                                                                                                        0 |                     0 |
| Clock Relationship        | Safely Timed                                                                              | Safely Timed                                                                                                                                                                             | Safely Timed          |
| Logic Levels              |                                                                                        16 |                                                                                                                                                                                       35 |                     0 |
| Routes                    |                                                                                        17 |                                                                                                                                                                                       35 |                     1 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                                                                                       | clk                                                                                                                                                                                      | clk                   |
| End Point Clock           | clk                                                                                       | clk                                                                                                                                                                                      | clk                   |
| DSP Block                 | None                                                                                      | None                                                                                                                                                                                     | None                  |
| BRAM                      | None                                                                                      | None                                                                                                                                                                                     | None                  |
| IO Crossings              |                                                                                         0 |                                                                                                                                                                                        0 |                     0 |
| SLR Crossings             |                                                                                         0 |                                                                                                                                                                                        0 |                     0 |
| PBlocks                   |                                                                                         0 |                                                                                                                                                                                        0 |                     0 |
| High Fanout               |                                                                                        35 |                                                                                                                                                                                       23 |                     1 |
| Dont Touch                |                                                                                         0 |                                                                                                                                                                                        0 |                     0 |
| Mark Debug                |                                                                                         0 |                                                                                                                                                                                        0 |                     0 |
| Start Point Pin Primitive | FDRE/C                                                                                    | FDRE/C                                                                                                                                                                                   | FDRE/C                |
| End Point Pin Primitive   | FDRE/D                                                                                    | FDRE/D                                                                                                                                                                                   | FDRE/D                |
| Start Point Pin           | sr_p.sr_1_13.pt_ret_292/C                                                                 | sr_p.sr_2_11.pt_ret_25/C                                                                                                                                                                 | sr_p.sr_1_12.roi[0]/C |
| End Point Pin             | sr_p.sr_2_11.pt_ret_25/D                                                                  | sr_p.sr_1_12.roi[0]/D                                                                                                                                                                    | sr_p.sr_2_12.roi[0]/D |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                      WorstPath to Src                                     |                                                                                          Path #9                                                                                         |                                WorstPath from Dst                               |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| Requirement               |                                                                                    12.500 |                                                                                                                                                                                   12.500 |                                                                          12.500 |
| Path Delay                |                                                                                     9.817 |                                                                                                                                                                                   14.913 |                                                                           8.264 |
| Logic Delay               | 1.719(18%)                                                                                | 3.987(27%)                                                                                                                                                                               | 1.935(24%)                                                                      |
| Net Delay                 | 8.098(82%)                                                                                | 10.926(73%)                                                                                                                                                                              | 6.329(76%)                                                                      |
| Clock Skew                |                                                                                    -0.232 |                                                                                                                                                                                    0.054 |                                                                          -0.404 |
| Slack                     |                                                                                     2.443 |                                                                                                                                                                                   -2.367 |                                                                           3.824 |
| Timing Exception          |                                                                                           |                                                                                                                                                                                          |                                                                                 |
| Bounding Box Size         | 10% x 3%                                                                                  | 10% x 2%                                                                                                                                                                                 | 11% x 3%                                                                        |
| Clock Region Distance     | (0, 1)                                                                                    | (0, 1)                                                                                                                                                                                   | (0, 1)                                                                          |
| Cumulative Fanout         |                                                                                       170 |                                                                                                                                                                                      272 |                                                                             125 |
| Fixed Loc                 |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| Fixed Route               |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| Hold Fix Detour           |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| Combined LUT Pairs        |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| Clock Relationship        | Safely Timed                                                                              | Safely Timed                                                                                                                                                                             | Safely Timed                                                                    |
| Logic Levels              |                                                                                        16 |                                                                                                                                                                                       35 |                                                                              14 |
| Routes                    |                                                                                        17 |                                                                                                                                                                                       35 |                                                                              14 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 FDRE | FDRE LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                                                                                       | clk                                                                                                                                                                                      | clk                                                                             |
| End Point Clock           | clk                                                                                       | clk                                                                                                                                                                                      | clk                                                                             |
| DSP Block                 | None                                                                                      | None                                                                                                                                                                                     | None                                                                            |
| BRAM                      | None                                                                                      | None                                                                                                                                                                                     | None                                                                            |
| IO Crossings              |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| SLR Crossings             |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| PBlocks                   |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| High Fanout               |                                                                                        35 |                                                                                                                                                                                       28 |                                                                              39 |
| Dont Touch                |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| Mark Debug                |                                                                                         0 |                                                                                                                                                                                        0 |                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                                    | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                                    | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                          |
| Start Point Pin           | sr_p.sr_1_13.pt_ret_292/C                                                                 | sr_p.sr_2_11.pt_ret_25/C                                                                                                                                                                 | sr_p.sr_1_15.pt_ret_482/C                                                       |
| End Point Pin             | sr_p.sr_2_11.pt_ret_25/D                                                                  | sr_p.sr_1_15.pt_ret_482/D                                                                                                                                                                | sr_p.sr_2_5.pt_ret_29/D                                                         |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
|      Characteristics      |                                      WorstPath to Src                                     |                                                                                         Path #10                                                                                         |                             WorstPath from Dst                             |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| Requirement               |                                                                                    12.500 |                                                                                                                                                                                   12.500 |                                                                     12.500 |
| Path Delay                |                                                                                     9.817 |                                                                                                                                                                                   14.803 |                                                                      8.184 |
| Logic Delay               | 1.719(18%)                                                                                | 4.132(28%)                                                                                                                                                                               | 1.930(24%)                                                                 |
| Net Delay                 | 8.098(82%)                                                                                | 10.671(72%)                                                                                                                                                                              | 6.254(76%)                                                                 |
| Clock Skew                |                                                                                    -0.232 |                                                                                                                                                                                   -0.056 |                                                                     -0.278 |
| Slack                     |                                                                                     2.443 |                                                                                                                                                                                   -2.367 |                                                                      4.030 |
| Timing Exception          |                                                                                           |                                                                                                                                                                                          |                                                                            |
| Bounding Box Size         | 10% x 3%                                                                                  | 9% x 2%                                                                                                                                                                                  | 11% x 3%                                                                   |
| Clock Region Distance     | (0, 1)                                                                                    | (0, 1)                                                                                                                                                                                   | (0, 1)                                                                     |
| Cumulative Fanout         |                                                                                       170 |                                                                                                                                                                                      250 |                                                                        123 |
| Fixed Loc                 |                                                                                         0 |                                                                                                                                                                                        0 |                                                                          0 |
| Fixed Route               |                                                                                         0 |                                                                                                                                                                                        0 |                                                                          0 |
| Hold Fix Detour           |                                                                                         0 |                                                                                                                                                                                        0 |                                                                          0 |
| Combined LUT Pairs        |                                                                                         0 |                                                                                                                                                                                        0 |                                                                          0 |
| Clock Relationship        | Safely Timed                                                                              | Safely Timed                                                                                                                                                                             | Safely Timed                                                               |
| Logic Levels              |                                                                                        16 |                                                                                                                                                                                       35 |                                                                         13 |
| Routes                    |                                                                                        17 |                                                                                                                                                                                       35 |                                                                         13 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 FDRE | FDRE LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                                                                                       | clk                                                                                                                                                                                      | clk                                                                        |
| End Point Clock           | clk                                                                                       | clk                                                                                                                                                                                      | clk                                                                        |
| DSP Block                 | None                                                                                      | None                                                                                                                                                                                     | None                                                                       |
| BRAM                      | None                                                                                      | None                                                                                                                                                                                     | None                                                                       |
| IO Crossings              |                                                                                         0 |                                                                                                                                                                                        0 |                                                                          0 |
| SLR Crossings             |                                                                                         0 |                                                                                                                                                                                        0 |                                                                          0 |
| PBlocks                   |                                                                                         0 |                                                                                                                                                                                        0 |                                                                          0 |
| High Fanout               |                                                                                        35 |                                                                                                                                                                                       17 |                                                                         39 |
| Dont Touch                |                                                                                         0 |                                                                                                                                                                                        0 |                                                                          0 |
| Mark Debug                |                                                                                         0 |                                                                                                                                                                                        0 |                                                                          0 |
| Start Point Pin Primitive | FDRE/C                                                                                    | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                     |
| End Point Pin Primitive   | FDRE/D                                                                                    | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                     |
| Start Point Pin           | sr_p.sr_1_13.pt_ret_292/C                                                                 | sr_p.sr_2_11.pt_ret_25/C                                                                                                                                                                 | sr_p.sr_1_15.pt_ret_358/C                                                  |
| End Point Pin             | sr_p.sr_2_11.pt_ret_25/D                                                                  | sr_p.sr_1_15.pt_ret_358/D                                                                                                                                                                | sr_p.sr_2_5.pt_ret_29/D                                                    |
+---------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  2 |  3 |  4 |  5 | 6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 22 | 23 | 25 | 26 | 27 | 28 | 30 | 31 | 32 | 33 | 34 | 35 |
+-----------------+-------------+-----+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 288 | 20 | 10 | 23 | 17 | 8 | 13 | 10 | 17 | 10 | 12 | 10 | 42 | 47 | 74 | 95 | 22 | 11 |  2 |  3 | 11 |  5 | 11 |  5 |  2 | 16 |  2 | 36 | 92 | 41 | 19 | 26 |
+-----------------+-------------+-----+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                          Module                          | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                  wrapper | 0.57 |           3.33 |           10797 | 0(0.0%) | 116(2.0%) | 167(2.9%) | 680(11.8%) | 1271(22.1%) | 3517(61.2%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002_IORET-freq80retfan10000_rev_1 | 0.82 |           4.68 |            6784 | 0(0.0%) | 116(2.0%) | 167(2.9%) | 595(10.5%) | 1271(22.4%) | 3517(62.1%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                    shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3584 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       104% | (CLEM_X63Y485,CLEL_R_X66Y492) | wrapper(100%) |            0% |       5.21205 | 89%          | 0%         |  36% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                2 |       120% | (CLEM_X65Y468,CLEL_R_X66Y471) | wrapper(100%) |            0% |       5.63281 | 100%         | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       125% | (CLEL_R_X62Y472,CLEM_X64Y475) | wrapper(100%) |            0% |       5.74219 | 100%         | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       110% | (CLEM_X65Y487,CLEL_R_X66Y490) | wrapper(100%) |            0% |       5.75781 | 100%         | 0%         |  28% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.015% | (CLEM_X63Y471,CLEM_X66Y478)   | wrapper(100%) |            0% |       5.59635 | 98%          | 0%         |   8% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                2 |           0.070% | (CLEM_X64Y484,CLEM_X67Y487)   | wrapper(100%) |            0% |        5.5625 | 98%          | 0%         |  19% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                2 |           0.059% | (CLEM_X60Y476,CLEM_X63Y479)   | wrapper(100%) |            0% |       5.53125 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                3 |           0.042% | (CLEM_X66Y474,CLEM_X69Y491)   | wrapper(100%) |            0% |       5.48727 | 97%          | 0%         |   9% |   0% | 0%   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.002% | (CLEM_X58Y491,CLEM_X58Y492)   | wrapper(100%) |            0% |             5 | 81%          | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.002% | (CLEM_X63Y479,CLEM_X63Y479)   | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.056% | (CLEM_X60Y468,CLEM_X67Y479)   | wrapper(100%) |            0% |       5.52951 | 97%          | 0%         |  13% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.170% | (CLEM_X56Y468,CLEM_X71Y491)   | wrapper(100%) |            0% |       4.65191 | 81%          | 0%         |  18% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.206% | (CLEL_R_X55Y468,CLEM_X70Y483) | wrapper(100%) |            0% |       5.05774 | 90%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.145% | (CLEM_X59Y470,CLEM_X70Y497)   | wrapper(100%) |            0% |       4.85819 | 85%          | 0%         |  27% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| West      |                0 |        87% | (CLEL_R_X68Y485,CLEL_R_X68Y485) | wrapper(100%) |            0% |           5.5 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X65Y487   | 384             | 427          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X65Y488   | 384             | 426          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X65Y489   | 384             | 425          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y495 | 365             | 419          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y490 | 386             | 424          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y493 | 379             | 421          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X65Y486   | 384             | 428          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y490 | 365             | 424          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X63Y487   | 377             | 427          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y494 | 379             | 420          | 41%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X64Y487   | 380             | 427          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X65Y487   | 384             | 427          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y490 | 386             | 424          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y489 | 391             | 425          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X64Y488   | 380             | 426          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y490 | 391             | 424          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X65Y488   | 384             | 426          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y494 | 379             | 420          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y493 | 379             | 421          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X64Y490   | 380             | 424          | 38%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


