# do ex4_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4 {/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4/hex_to_7seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:06 on Nov 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4" /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4/hex_to_7seg.v 
# -- Compiling module hex_to_7seg
# 
# Top level modules:
# 	hex_to_7seg
# End time: 16:28:06 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4 {/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4/ex4_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:06 on Nov 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4" /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4/ex4_top.v 
# -- Compiling module ex4_top
# 
# Top level modules:
# 	ex4_top
# End time: 16:28:06 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4 {/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4/bin2bcd_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:06 on Nov 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4" /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4/bin2bcd_16.v 
# -- Compiling module bin2bcd_16
# 
# Top level modules:
# 	bin2bcd_16
# End time: 16:28:06 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4 {/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4/add3_ge5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:06 on Nov 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4" /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part1/Experiment4/add3_ge5.v 
# -- Compiling module add3_ge5
# 
# Top level modules:
# 	add3_ge5
# End time: 16:28:06 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
