/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [10:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  reg [24:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [22:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [13:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~((in_data[121] | celloutsig_1_8z[1]) & (celloutsig_1_1z | celloutsig_1_5z[1]));
  assign celloutsig_1_13z = ~(in_data[125] ^ celloutsig_1_1z);
  assign celloutsig_0_4z = { in_data[87:83], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } + in_data[62:53];
  assign celloutsig_1_18z = { celloutsig_1_14z[18], celloutsig_1_4z[11], celloutsig_1_14z[16:15] } + { celloutsig_1_5z[3:2], celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_24z = { celloutsig_0_18z[4:2], celloutsig_0_20z } + { celloutsig_0_23z[7:0], celloutsig_0_9z };
  assign celloutsig_1_6z = { in_data[176:161], celloutsig_1_2z, celloutsig_1_5z } == in_data[165:145];
  assign celloutsig_0_9z = { celloutsig_0_6z[13:11], celloutsig_0_3z } == celloutsig_0_6z[17:14];
  assign celloutsig_0_1z = ! in_data[21:13];
  assign celloutsig_1_2z = { in_data[175:167], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } || in_data[164:152];
  assign celloutsig_1_5z = { celloutsig_1_4z[9:7], celloutsig_1_3z } * { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_7z[7:5], celloutsig_0_3z, celloutsig_0_1z } * celloutsig_0_8z[4:0];
  assign celloutsig_0_2z = { in_data[78:76], celloutsig_0_1z } * in_data[88:85];
  assign celloutsig_1_8z = celloutsig_1_6z ? celloutsig_1_5z[2:0] : { celloutsig_1_5z[1:0], celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_2z[0] ? in_data[31:29] : in_data[66:64];
  assign celloutsig_0_18z = celloutsig_0_0z ? celloutsig_0_10z[9:0] : celloutsig_0_7z;
  assign celloutsig_0_20z = - { celloutsig_0_7z[4:0], celloutsig_0_19z };
  assign celloutsig_0_25z = - celloutsig_0_11z[4:2];
  assign celloutsig_1_0z = in_data[166:161] !== in_data[176:171];
  assign celloutsig_1_1z = in_data[190:186] !== { in_data[115:112], celloutsig_1_0z };
  assign celloutsig_0_3z = | in_data[4:1];
  assign celloutsig_0_19z = ~^ celloutsig_0_4z[4:0];
  assign celloutsig_0_23z = { in_data[82:73], celloutsig_0_19z } << { celloutsig_0_2z[3], celloutsig_0_4z };
  assign celloutsig_1_12z = { in_data[180:175], celloutsig_1_0z, celloutsig_1_10z } ~^ { celloutsig_1_4z[13:9], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_11z[1], celloutsig_1_18z } ~^ { celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_7z = { celloutsig_0_2z[3:1], celloutsig_0_2z, celloutsig_0_5z } ~^ { in_data[45:41], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_7z[4:2], celloutsig_0_5z } ^ { celloutsig_0_2z[3], celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 25'h0000000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_6z = { celloutsig_0_2z[3:2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_10z = 11'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_10z = { celloutsig_0_2z[1], celloutsig_0_4z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 14'h0000;
    else if (clkin_data[0]) celloutsig_1_4z = in_data[118:105];
  assign celloutsig_0_0z = ~((in_data[17] & in_data[76]) | (in_data[72] & in_data[26]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z & in_data[171]) | (in_data[125] & in_data[134]));
  assign celloutsig_1_11z[3:1] = { celloutsig_1_4z[10:9], celloutsig_1_3z } ~^ in_data[116:114];
  assign { celloutsig_1_14z[22:20], celloutsig_1_14z[0], celloutsig_1_14z[4:2], celloutsig_1_14z[19:18], celloutsig_1_14z[16:5] } = { celloutsig_1_12z[5:3], celloutsig_1_10z, celloutsig_1_5z[3:1], celloutsig_1_4z[13:12], celloutsig_1_4z[10:0], celloutsig_1_2z } ~^ { celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_11z[3], celloutsig_1_3z, celloutsig_1_11z[3:1], celloutsig_1_11z[2:1], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_11z[0] = 1'h1;
  assign { celloutsig_1_14z[17], celloutsig_1_14z[1] } = { celloutsig_1_4z[11], celloutsig_1_5z[0] };
  assign { out_data[131:128], out_data[100:96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
