// Seed: 3520705269
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input logic id_9
);
  assign id_0 = id_7[1];
  logic id_10 = 1 == id_5;
  assign id_4 = 1'd0;
  assign id_4 = 1;
  timeprecision 1ps;
endmodule
