
---------- Begin Simulation Statistics ----------
final_tick                                  212215000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85011                       # Simulator instruction rate (inst/s)
host_mem_usage                                 861824                       # Number of bytes of host memory used
host_op_rate                                    89097                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.94                       # Real time elapsed on the host
host_tick_rate                               72157395                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250000                       # Number of instructions simulated
sim_ops                                        262031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000212                       # Number of seconds simulated
sim_ticks                                   212215000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.257801                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   20042                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                23235                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3091                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             20398                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                117                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             545                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              428                       # Number of indirect misses.
system.cpu.branchPred.lookups                   48878                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13469                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     25548                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    25848                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2781                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      25001                       # Number of branches committed
system.cpu.commit.bw_lim_events                 15814                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          152671                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250118                       # Number of instructions committed
system.cpu.commit.committedOps                 262149                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       354181                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.740155                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.830749                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       260813     73.64%     73.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        49599     14.00%     87.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14740      4.16%     91.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3776      1.07%     92.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5152      1.45%     94.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2006      0.57%     94.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1375      0.39%     95.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          906      0.26%     95.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        15814      4.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       354181                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 7366                       # Number of function calls committed.
system.cpu.commit.int_insts                    255121                       # Number of committed integer instructions.
system.cpu.commit.loads                         40703                       # Number of loads committed
system.cpu.commit.membars                         142                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           35      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           135828     51.81%     51.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           36231     13.82%     65.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            13779      5.26%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              83      0.03%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             138      0.05%     70.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             140      0.05%     71.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            103      0.04%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           40703     15.53%     86.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          35109     13.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            262149                       # Class of committed instruction
system.cpu.commit.refs                          75812                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1073                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250000                       # Number of Instructions Simulated
system.cpu.committedOps                        262031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.697724                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.697724                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                239977                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   318                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                19733                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 483286                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    55581                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     62324                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3705                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1036                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 13514                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       48878                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     62715                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        285628                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2239                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         492181                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    8030                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.115161                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              85389                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              33628                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.159625                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             375101                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.378090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.687688                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   277612     74.01%     74.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9542      2.54%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14188      3.78%     80.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7649      2.04%     82.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6085      1.62%     84.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     9768      2.60%     86.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     8245      2.20%     88.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2688      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    39324     10.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               375101                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           49330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3588                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    38370                       # Number of branches executed
system.cpu.iew.exec_nop                           179                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.920187                       # Inst execution rate
system.cpu.iew.exec_refs                       121645                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      51129                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   62208                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 73931                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                282                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1664                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                61464                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              449584                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 70516                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5122                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                390556                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3205                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8236                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3705                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 12945                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           793                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              134                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          152                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        33226                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        26341                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2055                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1533                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    399626                       # num instructions consuming a value
system.cpu.iew.wb_count                        373451                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.642801                       # average fanout of values written-back
system.cpu.iew.wb_producers                    256880                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.879886                       # insts written-back per cycle
system.cpu.iew.wb_sent                         388287                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   560658                       # number of integer regfile reads
system.cpu.int_regfile_writes                  316448                       # number of integer regfile writes
system.cpu.ipc                               0.589024                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.589024                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                53      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                209833     53.03%     53.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                45213     11.43%     64.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 15628      3.95%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  126      0.03%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  227      0.06%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  208      0.05%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 131      0.03%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                72233     18.26%     86.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               52029     13.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 395681                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      267448                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.675918                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1830      0.68%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 135378     50.62%     51.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  124959     46.72%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     18      0.01%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2992      1.12%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2268      0.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 661518                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1437284                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       372088                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            634115                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     449123                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    395681                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 282                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          187323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6662                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            113                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       146080                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        375101                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.054865                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.661539                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              218587     58.27%     58.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               55620     14.83%     73.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               42483     11.33%     84.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               21839      5.82%     90.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13167      3.51%     93.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               10885      2.90%     96.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5939      1.58%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                5797      1.55%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 784      0.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          375101                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.932262                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1558                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               3286                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1363                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2633                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               223                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               19                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                73931                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               61464                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  251046                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    569                       # number of misc regfile writes
system.cpu.numCycles                           424431                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   84325                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                233282                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  33060                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    59841                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                728795                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 464120                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              411239                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     69963                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 122845                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3705                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                145140                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   177915                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           687368                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          12127                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                605                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     55382                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            299                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2346                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       741370                       # The number of ROB reads
system.cpu.rob.rob_writes                      850651                       # The number of ROB writes
system.cpu.timesIdled                             646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1744                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     856                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9384                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             16                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                764                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1417                       # Transaction distribution
system.membus.trans_dist::CleanEvict               32                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3577                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           764                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       368512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  368512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4348                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4348    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4348                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12295000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22893500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          999                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3578                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1249                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          140                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        10861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 14358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       143872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       455680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 599552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1465                       # Total snoops (count)
system.tol2bus.snoopTraffic                     90688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6440                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002640                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051315                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6423     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     17      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6440                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9093000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5581498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1873500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  625                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                      626                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 625                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                     626                       # number of overall hits
system.l2.demand_misses::.cpu.inst                624                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3718                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4342                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               624                       # number of overall misses
system.l2.overall_misses::.cpu.data              3718                       # number of overall misses
system.l2.overall_misses::total                  4342                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49493500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    306485500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        355979000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49493500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    306485500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       355979000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3719                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4968                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3719                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4968                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.499600                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999731                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.873994                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.499600                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999731                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.873994                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79316.506410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82432.894029                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81985.029940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79316.506410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82432.894029                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81985.029940                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1417                       # number of writebacks
system.l2.writebacks::total                      1417                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4342                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4342                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43253500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    269315500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    312569000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43253500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    269315500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    312569000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.499600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.873994                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.499600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.873994                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69316.506410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72435.583647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71987.333026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69316.506410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72435.583647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71987.333026                       # average overall mshr miss latency
system.l2.replacements                           1465                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3402                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3402                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3402                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3402                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          998                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              998                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          998                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          998                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3578                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    294928500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     294928500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82428.311906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82428.311906                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    259158500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    259158500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72431.106764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72431.106764                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            625                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                625                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49493500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49493500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.499600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.499600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79316.506410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79316.506410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43253500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43253500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.499600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.499600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69316.506410                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69316.506410                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11557000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11557000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        82550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        82550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10157000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10157000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        72550                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        72550                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1894.413312                       # Cycle average of tags in use
system.l2.tags.total_refs                        9375                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4343                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.158646                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.832745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       550.312556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1343.268011                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.016794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.040993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.057813                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2878                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1848                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          830                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.087830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     79407                       # Number of tag accesses
system.l2.tags.data_accesses                    79407                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         237888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             277824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        90688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           90688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1417                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1417                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         188186509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1120976368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1309162877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    188186509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        188186509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      427340197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            427340197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      427340197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        188186509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1120976368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1736503075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000013598250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           87                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           87                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9918                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1309                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4341                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1417                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4341                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1417                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               83                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     52037250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               133431000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11987.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30737.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3690                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1201                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4341                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1417                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    436.105516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   370.949072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.186239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           72      8.63%      8.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           87     10.43%     19.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      3.24%     22.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      4.80%     27.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          581     69.66%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.84%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.48%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.48%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12      1.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          834                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           87                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.804598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.989256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    315.308296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            86     98.85%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      1.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            87                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           87                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               87    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            87                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 277824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   89088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  277824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                90688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1309.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       419.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1309.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    427.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     212177500                       # Total gap between requests
system.mem_ctrls.avgGap                      36849.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       237888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        89088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 188186508.964964777231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1120976368.305727720261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 419800673.844921410084                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1417                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17557250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    115873750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1766458750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28136.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31174.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1246618.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3205860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1684980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            15893640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3706200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         90040620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5666880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          136793460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.598450                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     14005750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    191189250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2806020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1480050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            15101100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3560040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         89880450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          5801760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          135224700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.206135                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     14359750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    190835250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        61078                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            61078                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        61078                       # number of overall hits
system.cpu.icache.overall_hits::total           61078                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1637                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1637                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1637                       # number of overall misses
system.cpu.icache.overall_misses::total          1637                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72980999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72980999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72980999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72980999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        62715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        62715                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        62715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        62715                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026102                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026102                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44582.161881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44582.161881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44582.161881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44582.161881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1555                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   119.615385                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          999                       # number of writebacks
system.cpu.icache.writebacks::total               999                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          388                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          388                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          388                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          388                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1249                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58159499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58159499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58159499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58159499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019915                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019915                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019915                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019915                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46564.851081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46564.851081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46564.851081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46564.851081                       # average overall mshr miss latency
system.cpu.icache.replacements                    999                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        61078                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           61078                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1637                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1637                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72980999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72980999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        62715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        62715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44582.161881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44582.161881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          388                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          388                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58159499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58159499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46564.851081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46564.851081                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           236.697785                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               62327                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1249                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             49.901521                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   236.697785                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.924601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.924601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            126679                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           126679                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        74778                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            74778                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        74831                       # number of overall hits
system.cpu.dcache.overall_hits::total           74831                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        30130                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30130                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        30133                       # number of overall misses
system.cpu.dcache.overall_misses::total         30133                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2182628217                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2182628217                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2182628217                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2182628217                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       104908                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       104908                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       104964                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       104964                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.287204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.287204                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.287079                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.287079                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72440.365649                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72440.365649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72433.153586                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72433.153586                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        25382                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               798                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.807018                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3402                       # number of writebacks
system.cpu.dcache.writebacks::total              3402                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26407                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26407                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26407                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26407                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3725                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3725                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    312033496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    312033496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    312210496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    312210496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035488                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035488                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035488                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035488                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83812.381413                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83812.381413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83814.898255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83814.898255                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        69646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20067000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20067000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        69921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        69921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72970.909091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72970.909091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11507500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11507500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83996.350365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83996.350365                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2162338719                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2162338719                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        34980                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        34980                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.853288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.853288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72445.012028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72445.012028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        26269                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        26269                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    300310498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    300310498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.102316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.102316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83909.052249                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83909.052249                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           53                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            53                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.053571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.053571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       177000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       177000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          168                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        88000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        88000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        88000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        88000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        87000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        87000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        87000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        87000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           282.370589                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               78866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3725                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.172081                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   282.370589                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.275753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.275753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.307617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            214275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           214275                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    212215000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    212215000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
