==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'
INFO: [HLS 200-10] Analyzing design file '../hlsSources/srcs/reverseEndian64.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 348.598 ; gain = 4.262 ; free physical = 12625 ; free virtual = 39256
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 348.598 ; gain = 4.262 ; free physical = 12602 ; free virtual = 39256
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 348.758 ; gain = 4.422 ; free physical = 12591 ; free virtual = 39250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_inline' into 'reverseEndian64' (../hlsSources/srcs/reverseEndian64.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 348.758 ; gain = 4.422 ; free physical = 12585 ; free virtual = 39245
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_inline' into 'reverseEndian64' (../hlsSources/srcs/reverseEndian64.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 476.723 ; gain = 132.387 ; free physical = 12557 ; free virtual = 39221
WARNING: [XFORM 203-561] 'Loop-1' (../hlsSources/srcs/reverseEndian64.cpp:55:2) in function 'reverseEndian64' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 476.723 ; gain = 132.387 ; free physical = 12555 ; free virtual = 39220
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'reverseEndian64' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverseEndian64'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.36 seconds; current allocated memory: 77.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 78.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverseEndian64'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'reverseEndian64/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'reverseEndian64/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'reverseEndian64/stream_in_V_tkeep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'reverseEndian64/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'reverseEndian64/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'reverseEndian64/stream_out_V_tkeep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'reverseEndian64' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverseEndian64'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 78.817 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 476.723 ; gain = 132.387 ; free physical = 12553 ; free virtual = 39220
INFO: [SYSC 207-301] Generating SystemC RTL for reverseEndian64.
INFO: [VHDL 208-304] Generating VHDL RTL for reverseEndian64.
INFO: [VLOG 209-307] Generating Verilog RTL for reverseEndian64.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening project '/nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/hlsIP_adm-8k5/conv_proj'.
INFO: [HLS 200-10] Adding design file '../hlsTest/conv_layer.cpp' to the project
INFO: [HLS 200-10] Opening solution '/nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/hlsIP_adm-8k5/conv_proj/solution1'.
