# system info avalon_timer_32b_qsys_tb on 2022.04.05.19:10:53
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1649178645
#
#
# Files generated for avalon_timer_32b_qsys_tb on 2022.04.05.19:10:53
files:
filepath,kind,attributes,module,is_top
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/avalon_timer_32b_qsys_tb.v,VERILOG,,avalon_timer_32b_qsys_tb,true
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/avalon_timer_32b_qsys.v,VERILOG,,avalon_timer_32b_qsys,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/avalon_slave_MM_interface.v,VERILOG,,avalon_timer_32b,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/avalon_timer_32b.v,VERILOG,,avalon_timer_32b,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/timer_32b.v,VERILOG,,avalon_timer_32b,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_interrupt_sink,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,altera_avalon_interrupt_sink,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG,,altera_avalon_mm_master_bfm,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/avalon_timer_32b_qsys_mm_interconnect_0.v,VERILOG,,avalon_timer_32b_qsys_mm_interconnect_0,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/avalon_timer_32b_qsys_irq_mapper.sv,SYSTEM_VERILOG,,avalon_timer_32b_qsys_irq_mapper,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
avalon_timer_32b_qsys/testbench/avalon_timer_32b_qsys_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst,avalon_timer_32b_qsys
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst.avalon_timer_32b_0,avalon_timer_32b
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst.interrupt_sink_0,altera_avalon_interrupt_sink
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst.mm_master_bfm_0,altera_avalon_mm_master_bfm
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst.mm_interconnect_0,avalon_timer_32b_qsys_mm_interconnect_0
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst.mm_interconnect_0.mm_master_bfm_0_m0_translator,altera_merlin_master_translator
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst.mm_interconnect_0.avalon_timer_32b_0_avalon_slave_translator,altera_merlin_slave_translator
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst.irq_mapper,avalon_timer_32b_qsys_irq_mapper
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst.rst_controller,altera_reset_controller
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst.rst_controller_001,altera_reset_controller
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst_avalon_timer_32b_external_interface_bfm,altera_conduit_bfm
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst_clk_bfm,altera_avalon_clock_source
avalon_timer_32b_qsys_tb.avalon_timer_32b_qsys_inst_reset_bfm,altera_avalon_reset_source
