// Seed: 1487592195
module module_0 (
    input wand id_0,
    input uwire id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    output wand id_5
);
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    output wor id_7,
    input supply1 id_8,
    output uwire id_9,
    input wand id_10,
    input wor id_11,
    input tri0 id_12,
    input wand id_13
    , id_26,
    input wire id_14,
    output uwire id_15,
    output logic id_16,
    input uwire id_17,
    output tri0 id_18,
    input uwire id_19,
    input tri0 id_20,
    output wand id_21,
    output tri id_22,
    output tri0 id_23,
    input wire id_24
);
  always @(*)
    if (1) begin
      id_16 <= 1;
    end
  module_0(
      id_2, id_10, id_4, id_5, id_8, id_18
  );
endmodule
