$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 1 " PINA1 $end
$var wire 1 # PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
x"
x#
$end
