// Seed: 3682218122
module module_0 (
    output id_0,
    input id_1,
    output wire id_2,
    output logic id_3
);
  logic id_4;
  assign id_0 = 1;
  assign id_2[1'b0] = 1;
endmodule
