// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weilbW_H__
#define __myip_v1_0_HLS_weilbW_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weilbW_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weilbW_ram) {
        ram[0] = "0b00111110000100001000110110111010";
        ram[1] = "0b10111101000001000011101111100011";
        ram[2] = "0b10111101000010110111011110101110";
        ram[3] = "0b10111110001010010001001101110111";
        ram[4] = "0b10111101111001110001000010011011";
        ram[5] = "0b10111101110000111101100101001010";
        ram[6] = "0b10111101101001111011011101101011";
        ram[7] = "0b10111110000101101100001001011000";
        ram[8] = "0b10111110000101101100100010111001";
        ram[9] = "0b00111110001100110111000000000000";
        ram[10] = "0b00111011111001101100010101000010";
        ram[11] = "0b00111100001111001010000101001100";
        ram[12] = "0b00111110011111000110001100001000";
        ram[13] = "0b00111101110100010100101111110100";
        ram[14] = "0b00111101111011011001111010100100";
        ram[15] = "0b10111101111001010100011111001100";
        ram[16] = "0b00111110010101010100011010101100";
        ram[17] = "0b00111010010000101110010111111011";
        ram[18] = "0b10111101100000010011001000100111";
        ram[19] = "0b00111100100110100101010001011001";
        ram[20] = "0b10111110000010010011000000100100";
        ram[21] = "0b10111110010010010010110111001100";
        ram[22] = "0b10111101101000010001000001111001";
        ram[23] = "0b10111100010011011011101010001011";
        ram[24] = "0b10111110010010100000001000001101";
        ram[25] = "0b10111100100100110110101100010001";
        ram[26] = "0b10111101010101110111100111010011";
        ram[27] = "0b10111101011110110001000001110111";
        ram[28] = "0b10111110010001110011111110111001";
        ram[29] = "0b10111101100110000111111111011000";
        ram[30] = "0b10111100110110111111001001101001";
        ram[31] = "0b00111100100111011011100001011111";
        ram[32] = "0b00111110001010000110011000110111";
        ram[33] = "0b10111110001101001111101011100011";
        ram[34] = "0b00111110010001110110111111100111";
        ram[35] = "0b10111100111110100100100100111101";
        ram[36] = "0b00111101110000100110010110011010";
        ram[37] = "0b10111011011000000110111001010011";
        ram[38] = "0b10111101101100011111010010001110";
        ram[39] = "0b10111101100001010111000010000101";
        ram[40] = "0b00111101011111010101110010000000";
        ram[41] = "0b00111101011011111111001100000011";
        ram[42] = "0b10111101100001001111010000110111";
        ram[43] = "0b00111101101010010101011000010110";
        ram[44] = "0b00111110011100011010011001101011";
        ram[45] = "0b10111101101001111001110111000100";
        ram[46] = "0b10111101100111110110010111101010";
        ram[47] = "0b10111011100100111011011110101001";
        ram[48] = "0b10111101011110110111000011110100";
        ram[49] = "0b10111110010010110110101011111111";
        ram[50] = "0b10111101011111100000000001011111";
        ram[51] = "0b00111101101101010111111011110111";
        ram[52] = "0b10111110000001000111001011010000";
        ram[53] = "0b10111110001010011100101100101001";
        ram[54] = "0b00111101101010111101101000001101";
        ram[55] = "0b10111100100100101100110110010100";
        ram[56] = "0b10111101000010011101001000011110";
        ram[57] = "0b10111110000011110000011001011111";
        ram[58] = "0b10111100111110010111011010000011";
        ram[59] = "0b10111101111101011010101110001010";
        ram[60] = "0b10111110001001101011101110111100";
        ram[61] = "0b00111110010110001001111011001000";
        ram[62] = "0b00111110000110111001111000100101";
        ram[63] = "0b10111100010001000101110000101010";
        ram[64] = "0b10111110000110110110100011001100";
        ram[65] = "0b00111101100101011100000001011100";
        ram[66] = "0b10111011011100100101000110001110";
        ram[67] = "0b10111101101110010101101111101110";
        ram[68] = "0b10111110001000111011000001000111";
        ram[69] = "0b00111101111111101000011011111110";
        ram[70] = "0b10111110011010111011110101000010";
        ram[71] = "0b10111101001001010011110000000111";
        ram[72] = "0b00111101110100001011100100111110";
        ram[73] = "0b10111101111000111101011110011011";
        ram[74] = "0b10111100101011011010010101110010";
        ram[75] = "0b10111101010101101101000111001010";
        ram[76] = "0b00111110001111001001101101101010";
        ram[77] = "0b00111110000001010111110110010000";
        ram[78] = "0b10111101011001001011111111000001";
        ram[79] = "0b00111110000001001001000011110001";
        ram[80] = "0b00111101100000001010010000001100";
        ram[81] = "0b00111110001000010001110001111100";
        ram[82] = "0b00111110011010010010000010001010";
        ram[83] = "0b10111100011010110111111101110101";
        ram[84] = "0b00111101101111111101001001101111";
        ram[85] = "0b00111110011100100101001001100111";
        ram[86] = "0b00111100100011101011101111001010";
        ram[87] = "0b10111110000011100110000001001011";
        ram[88] = "0b10111101100110000011101000100001";
        ram[89] = "0b00111110000110101001001111001001";
        ram[90] = "0b00111101001111110100011101010100";
        ram[91] = "0b10111101011001010011100000111111";
        ram[92] = "0b10111101001010011011011110101000";
        ram[93] = "0b00111101001101101101000101100001";
        ram[94] = "0b10111110000010001001011011110101";
        ram[95] = "0b00111100101000101101010011101011";
        ram[96] = "0b00111101001100111110101010011001";
        ram[97] = "0b00111101111110111011001011000100";
        ram[98] = "0b10111110100000110010001000100001";
        ram[99] = "0b10111110000110001110010111011110";
        ram[100] = "0b00111101101000011001110001011101";
        ram[101] = "0b10111110010111111111101001101010";
        ram[102] = "0b00111101101110001111100011110101";
        ram[103] = "0b10111101111001010000100001101110";
        ram[104] = "0b10111110001011101111100100000010";
        ram[105] = "0b10111011001001111001010100010010";
        ram[106] = "0b00111101100100110100000000001100";
        ram[107] = "0b00111110011100011100001000010001";
        ram[108] = "0b10111110011101101111011101110100";
        ram[109] = "0b00111101100110000011011111101110";
        ram[110] = "0b10111101110001011110010001010111";
        ram[111] = "0b00111100101000111010000011001101";
        ram[112] = "0b00111110000101101110110010010101";
        ram[113] = "0b10111101111001011000010001111110";
        ram[114] = "0b10111101001010000100001100010111";
        ram[115] = "0b00111110000001010111011010111101";
        ram[116] = "0b00111110001101001000100110000100";
        ram[117] = "0b10111110011100110100100010000110";
        ram[118] = "0b00111101011000000101010110100110";
        ram[119] = "0b10111110000100001111001110010011";
        ram[120] = "0b10111110100001101111010011111101";
        ram[121] = "0b10111101100001001000101110011100";
        ram[122] = "0b00111101110011100110000000001100";
        ram[123] = "0b10111101101011111110101001010001";
        ram[124] = "0b00111110010110010111101010111100";
        ram[125] = "0b10111110000100010100000011110000";
        ram[126] = "0b00111110000101011011011001101000";
        ram[127] = "0b00111110001110110101001001000101";
        ram[128] = "0b10111110000010001110011111111001";
        ram[129] = "0b00111101000110000000100010000100";
        ram[130] = "0b00111110010001000010101000010101";
        ram[131] = "0b10111110011010010000000110001011";
        ram[132] = "0b10111101000000110110100000110011";
        ram[133] = "0b00111110100010001010010010011010";
        ram[134] = "0b10111011001011101011000011011110";
        ram[135] = "0b10111101011001000110110110100111";
        ram[136] = "0b10111101000101000000000010110101";
        ram[137] = "0b10111101101101111100001011100000";
        ram[138] = "0b10111100011010001011111101011000";
        ram[139] = "0b00111110000000010011101000001010";
        ram[140] = "0b10111110011110111101100001100010";
        ram[141] = "0b10111101110111000011110110010101";
        ram[142] = "0b10111101101101010010111001101011";
        ram[143] = "0b00111110010111001111000011111101";
        ram[144] = "0b00111110011100011000001101001101";
        ram[145] = "0b00111110010000001011100000010110";
        ram[146] = "0b00111101110111111011110010000100";
        ram[147] = "0b10111101111011001011110110100100";
        ram[148] = "0b10111100001011010110011001000101";
        ram[149] = "0b10111110001110100100101011011011";
        ram[150] = "0b10111101100101100010100001100001";
        ram[151] = "0b10111110010011100101101001011010";
        ram[152] = "0b00111110000001010100000000011111";
        ram[153] = "0b10111100001001001010111111111001";
        ram[154] = "0b00111110010101011111110000010001";
        ram[155] = "0b00111110001011011010000001101101";
        ram[156] = "0b00111011001111001001001011011100";
        ram[157] = "0b10111100110001101100100101001011";
        ram[158] = "0b10111101101000111001111011000000";
        ram[159] = "0b10111101001000000010000100101110";
        ram[160] = "0b10111110001100100100010100010111";
        ram[161] = "0b00111110000111100100100111110100";
        ram[162] = "0b10111101011111010000010110100111";
        ram[163] = "0b10111101111111010100110110110111";
        ram[164] = "0b10111110100110001101100001011000";
        ram[165] = "0b10111110000011010000100100011010";
        ram[166] = "0b00111101000111001111101001100110";
        ram[167] = "0b10111110000100001111111011010111";
        ram[168] = "0b00111101011110100101010001111110";
        ram[169] = "0b10111110000110111111101100101010";
        ram[170] = "0b00111110100111000001110001001101";
        ram[171] = "0b10111100101110110101000101111101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weilbW) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weilbW_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weilbW) {
meminst = new myip_v1_0_HLS_weilbW_ram("myip_v1_0_HLS_weilbW_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weilbW() {
    delete meminst;
}


};//endmodule
#endif
