Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 20:14:31 2023
| Host         : Milanesi-Dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_map -file timing_post_map.rpt
| Design       : DT
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (194)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (194)
--------------------------------
 There are 194 input ports with no input delay specified. (HIGH)

SP[0]
SP[10]
SP[11]
SP[12]
SP[13]
SP[14]
SP[15]
SP[16]
SP[17]
SP[18]
SP[19]
SP[1]
SP[20]
SP[21]
SP[22]
SP[23]
SP[24]
SP[25]
SP[26]
SP[27]
SP[28]
SP[29]
SP[2]
SP[30]
SP[31]
SP[32]
SP[33]
SP[34]
SP[35]
SP[36]
SP[37]
SP[38]
SP[39]
SP[3]
SP[40]
SP[41]
SP[42]
SP[43]
SP[44]
SP[45]
SP[46]
SP[47]
SP[48]
SP[49]
SP[4]
SP[50]
SP[51]
SP[52]
SP[53]
SP[54]
SP[55]
SP[56]
SP[57]
SP[58]
SP[59]
SP[5]
SP[60]
SP[61]
SP[62]
SP[63]
SP[6]
SP[7]
SP[8]
SP[9]
clk_enable
kp[0]
kp[10]
kp[11]
kp[12]
kp[13]
kp[14]
kp[15]
kp[16]
kp[17]
kp[18]
kp[19]
kp[1]
kp[20]
kp[21]
kp[22]
kp[23]
kp[24]
kp[25]
kp[26]
kp[27]
kp[28]
kp[29]
kp[2]
kp[30]
kp[31]
kp[32]
kp[33]
kp[34]
kp[35]
kp[36]
kp[37]
kp[38]
kp[39]
kp[3]
kp[40]
kp[41]
kp[42]
kp[43]
kp[44]
kp[45]
kp[46]
kp[47]
kp[48]
kp[49]
kp[4]
kp[50]
kp[51]
kp[52]
kp[53]
kp[54]
kp[55]
kp[56]
kp[57]
kp[58]
kp[59]
kp[5]
kp[60]
kp[61]
kp[62]
kp[63]
kp[6]
kp[7]
kp[8]
kp[9]
reset_x
ti[0]
ti[10]
ti[11]
ti[12]
ti[13]
ti[14]
ti[15]
ti[16]
ti[17]
ti[18]
ti[19]
ti[1]
ti[20]
ti[21]
ti[22]
ti[23]
ti[24]
ti[25]
ti[26]
ti[27]
ti[28]
ti[29]
ti[2]
ti[30]
ti[31]
ti[32]
ti[33]
ti[34]
ti[35]
ti[36]
ti[37]
ti[38]
ti[39]
ti[3]
ti[40]
ti[41]
ti[42]
ti[43]
ti[44]
ti[45]
ti[46]
ti[47]
ti[48]
ti[49]
ti[4]
ti[50]
ti[51]
ti[52]
ti[53]
ti[54]
ti[55]
ti[56]
ti[57]
ti[58]
ti[59]
ti[5]
ti[60]
ti[61]
ti[62]
ti[63]
ti[6]
ti[7]
ti[8]
ti[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

MV[0]
MV[1]
MV[2]
MV[3]
MV[4]
MV[5]
MV[6]
MV[7]
MV[8]
MV[9]
PV[0]
PV[1]
PV[2]
PV[3]
PV[4]
PV[5]
PV[6]
PV[7]
PV[8]
PV[9]
error[0]
error[1]
error[2]
error[3]
error[4]
error[5]
error[6]
error[7]
error[8]
error[9]
i_action[0]
i_action[1]
i_action[2]
i_action[3]
i_action[4]
i_action[5]
i_action[6]
i_action[7]
i_action[8]
i_action[9]
p_action[0]
p_action[1]
p_action[2]
p_action[3]
p_action[4]
p_action[5]
p_action[6]
p_action[7]
p_action[8]
p_action[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.521        0.000                      0                  458        0.310        0.000                      0                  458       41.167        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
MWCLK  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK              30.521        0.000                      0                  458        0.310        0.000                      0                  458       41.167        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack       30.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.521ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        52.790ns  (logic 41.063ns (77.785%)  route 11.727ns (22.215%))
  Logic Levels:           82  (CARRY4=59 DSP48E1=11 LUT2=5 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
                         FDRE                                         r  Unit_Delay_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[1]/Q
                         net (fo=1, unplaced)         0.311     1.740    Unit_Delay_out1[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     2.035 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, unplaced)         0.000     2.035    Product1_mul_temp__1_i_65_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.585 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.594    Product1_mul_temp__1_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.708 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.708    Product1_mul_temp__1_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.822 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.822    Product1_mul_temp__1_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.936 r  Product1_mul_temp__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     2.936    Product1_mul_temp__1_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.050 r  Product1_mul_temp__1_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.050    Product1_mul_temp__1_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.164 r  Product1_mul_temp__2_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.164    Product1_mul_temp__2_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.278 r  Product1_mul_temp__2_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.278    Product1_mul_temp__2_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.392 r  error[0]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    error[0]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.506 r  error[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     3.506    error[0]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.620 r  error[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     3.620    error[4]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  error[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     3.734    error[8]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  Product1_mul_temp_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.848    Product1_mul_temp_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.196 r  Product1_mul_temp_i_6/O[1]
                         net (fo=8, unplaced)         0.800     4.996    Add_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     9.211 r  Product_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.266    Product_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.979 r  Product_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    10.979    Product_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.692 r  Product_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    12.692    Product_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.210 r  Product_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    15.009    Product_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    15.133 r  p_action[5]_INST_0_i_11/O
                         net (fo=3, unplaced)         0.467    15.600    p_action[5]_INST_0_i_11_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    15.724 r  p_action[5]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.650    16.374    p_action[5]_INST_0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.881 r  p_action[5]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    16.881    p_action[5]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  p_action[9]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    16.995    p_action[9]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.109 r  gain_mul_temp_1_i_34/CO[3]
                         net (fo=1, unplaced)         0.000    17.109    gain_mul_temp_1_i_34_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    17.438 r  gain_mul_temp_1_i_29/O[3]
                         net (fo=2, unplaced)         0.629    18.067    Product_out1[52]
                         LUT2 (Prop_lut2_I0_O)        0.307    18.374 r  gain_mul_temp_1_i_33/O
                         net (fo=1, unplaced)         0.000    18.374    gain_mul_temp_1_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.906 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    18.906    gain_mul_temp_1_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.254 r  gain_mul_temp_1_i_15/O[1]
                         net (fo=7, unplaced)         0.646    19.900    Add1_out1[57]
                         LUT2 (Prop_lut2_I0_O)        0.332    20.232 r  MV[9]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.000    20.232    MV[9]_INST_0_i_21_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553    20.785 f  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, unplaced)       1.034    21.819    Saturation_out11
                         LUT3 (Prop_lut3_I1_O)        0.124    21.943 r  Product2_mul_temp__8_i_35/O
                         net (fo=1, unplaced)         0.000    21.943    Product2_mul_temp__8_i_35_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.493 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    22.502    Product2_mul_temp__8_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    22.616    Product2_mul_temp__8_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    22.730    Product2_mul_temp__8_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.844    Product2_mul_temp__8_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    22.958    Product2_mul_temp__4_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    23.072    Product2_mul_temp__4_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.186    Product2_mul_temp__4_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.300    Product2_mul_temp__4_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.414 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    23.414    Product2_mul_temp__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.528 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    23.528    Product2_mul_temp__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.642 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.642    Product2_mul_temp__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  Product2_mul_temp__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.756    Product2_mul_temp__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    24.104 r  Product2_mul_temp_i_4/O[1]
                         net (fo=3, unplaced)         0.800    24.904    Add3_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215    29.119 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055    29.174    Product2_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    30.887 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    30.887    Product2_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    32.600 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    32.600    Product2_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.118 r  Product2_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    34.918    Product2_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    35.042 r  gain_mul_temp__0_i_137/O
                         net (fo=3, unplaced)         0.467    35.509    gain_mul_temp__0_i_137_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    35.633 r  gain_mul_temp__0_i_76/O
                         net (fo=2, unplaced)         0.650    36.283    gain_mul_temp__0_i_76_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.790 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, unplaced)         0.000    36.790    gain_mul_temp__0_i_42_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, unplaced)         0.000    36.904    gain_mul_temp__0_i_33_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    37.018    gain_mul_temp_i_67_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, unplaced)         0.000    37.132    gain_mul_temp_i_58_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, unplaced)         0.000    37.246    gain_mul_temp_i_49_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    37.594 r  gain_mul_temp_i_40/O[1]
                         net (fo=1, unplaced)         0.611    38.205    Product2_out1[58]
                         LUT2 (Prop_lut2_I1_O)        0.306    38.511 r  gain_mul_temp_i_13/O
                         net (fo=1, unplaced)         0.000    38.511    gain_mul_temp_i_13_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.909 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    38.909    gain_mul_temp_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    39.257 r  gain_mul_temp_i_1/O[1]
                         net (fo=3, unplaced)         0.800    40.057    Discrete_Time_Integrator1_indtc[61]
                         DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    44.272 r  gain_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055    44.327    gain_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    46.040 r  gain_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    46.040    gain_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    47.558 r  gain_mul_temp__4/P[1]
                         net (fo=3, unplaced)         0.800    48.357    gain_mul_temp__4_n_104
                         LUT3 (Prop_lut3_I1_O)        0.149    48.506 r  Discrete_Time_Integrator1_x_reg[0]_i_29/O
                         net (fo=2, unplaced)         0.643    49.149    Discrete_Time_Integrator1_x_reg[0]_i_29_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332    49.481 r  Discrete_Time_Integrator1_x_reg[0]_i_33/O
                         net (fo=1, unplaced)         0.000    49.481    Discrete_Time_Integrator1_x_reg[0]_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.013 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    50.013    Discrete_Time_Integrator1_x_reg_reg[0]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    50.342 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    50.971    in[0]
                         LUT2 (Prop_lut2_I0_O)        0.307    51.278 r  Discrete_Time_Integrator1_x_reg[0]_i_7/O
                         net (fo=1, unplaced)         0.000    51.278    Discrete_Time_Integrator1_x_reg[0]_i_7_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.810 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    51.819    Discrete_Time_Integrator1_x_reg_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  Discrete_Time_Integrator1_x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.933    Discrete_Time_Integrator1_x_reg_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  Discrete_Time_Integrator1_x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.047    Discrete_Time_Integrator1_x_reg_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  Discrete_Time_Integrator1_x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.161    Discrete_Time_Integrator1_x_reg_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.275 r  Discrete_Time_Integrator1_x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.275    Discrete_Time_Integrator1_x_reg_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.389 r  Discrete_Time_Integrator1_x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.389    Discrete_Time_Integrator1_x_reg_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.503 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.503    Discrete_Time_Integrator1_x_reg_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.617 r  Discrete_Time_Integrator1_x_reg_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.617    Discrete_Time_Integrator1_x_reg_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.731 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.731    Discrete_Time_Integrator1_x_reg_reg[35]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.845 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.845    Discrete_Time_Integrator1_x_reg_reg[39]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.959 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.959    Discrete_Time_Integrator1_x_reg_reg[41]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.073 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    53.073    Discrete_Time_Integrator1_x_reg_reg[44]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.187 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    53.187    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.301 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    53.301    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.415 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    53.415    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    53.763 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    53.763    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_6
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
                         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -53.763    
  -------------------------------------------------------------------
                         slack                                 30.521    

Slack (MET) :             30.521ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        52.790ns  (logic 41.063ns (77.785%)  route 11.727ns (22.215%))
  Logic Levels:           82  (CARRY4=59 DSP48E1=11 LUT2=5 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
                         FDRE                                         r  Unit_Delay_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[1]/Q
                         net (fo=1, unplaced)         0.311     1.740    Unit_Delay_out1[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     2.035 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, unplaced)         0.000     2.035    Product1_mul_temp__1_i_65_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.585 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.594    Product1_mul_temp__1_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.708 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.708    Product1_mul_temp__1_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.822 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.822    Product1_mul_temp__1_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.936 r  Product1_mul_temp__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     2.936    Product1_mul_temp__1_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.050 r  Product1_mul_temp__1_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.050    Product1_mul_temp__1_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.164 r  Product1_mul_temp__2_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.164    Product1_mul_temp__2_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.278 r  Product1_mul_temp__2_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.278    Product1_mul_temp__2_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.392 r  error[0]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    error[0]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.506 r  error[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     3.506    error[0]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.620 r  error[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     3.620    error[4]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  error[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     3.734    error[8]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  Product1_mul_temp_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.848    Product1_mul_temp_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.196 r  Product1_mul_temp_i_6/O[1]
                         net (fo=8, unplaced)         0.800     4.996    Add_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     9.211 r  Product_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.266    Product_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.979 r  Product_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    10.979    Product_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.692 r  Product_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    12.692    Product_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.210 r  Product_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    15.009    Product_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    15.133 r  p_action[5]_INST_0_i_11/O
                         net (fo=3, unplaced)         0.467    15.600    p_action[5]_INST_0_i_11_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    15.724 r  p_action[5]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.650    16.374    p_action[5]_INST_0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.881 r  p_action[5]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    16.881    p_action[5]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  p_action[9]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    16.995    p_action[9]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.109 r  gain_mul_temp_1_i_34/CO[3]
                         net (fo=1, unplaced)         0.000    17.109    gain_mul_temp_1_i_34_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    17.438 r  gain_mul_temp_1_i_29/O[3]
                         net (fo=2, unplaced)         0.629    18.067    Product_out1[52]
                         LUT2 (Prop_lut2_I0_O)        0.307    18.374 r  gain_mul_temp_1_i_33/O
                         net (fo=1, unplaced)         0.000    18.374    gain_mul_temp_1_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.906 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    18.906    gain_mul_temp_1_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.254 r  gain_mul_temp_1_i_15/O[1]
                         net (fo=7, unplaced)         0.646    19.900    Add1_out1[57]
                         LUT2 (Prop_lut2_I0_O)        0.332    20.232 r  MV[9]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.000    20.232    MV[9]_INST_0_i_21_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553    20.785 f  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, unplaced)       1.034    21.819    Saturation_out11
                         LUT3 (Prop_lut3_I1_O)        0.124    21.943 r  Product2_mul_temp__8_i_35/O
                         net (fo=1, unplaced)         0.000    21.943    Product2_mul_temp__8_i_35_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.493 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    22.502    Product2_mul_temp__8_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    22.616    Product2_mul_temp__8_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    22.730    Product2_mul_temp__8_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.844    Product2_mul_temp__8_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    22.958    Product2_mul_temp__4_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 f  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    23.072    Product2_mul_temp__4_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.186    Product2_mul_temp__4_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.300    Product2_mul_temp__4_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.414 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    23.414    Product2_mul_temp__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.528 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    23.528    Product2_mul_temp__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.642 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.642    Product2_mul_temp__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  Product2_mul_temp__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.756    Product2_mul_temp__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    24.104 r  Product2_mul_temp_i_4/O[1]
                         net (fo=3, unplaced)         0.800    24.904    Add3_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215    29.119 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055    29.174    Product2_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    30.887 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    30.887    Product2_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    32.600 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    32.600    Product2_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.118 r  Product2_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    34.918    Product2_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    35.042 r  gain_mul_temp__0_i_137/O
                         net (fo=3, unplaced)         0.467    35.509    gain_mul_temp__0_i_137_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    35.633 r  gain_mul_temp__0_i_76/O
                         net (fo=2, unplaced)         0.650    36.283    gain_mul_temp__0_i_76_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.790 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, unplaced)         0.000    36.790    gain_mul_temp__0_i_42_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, unplaced)         0.000    36.904    gain_mul_temp__0_i_33_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    37.018    gain_mul_temp_i_67_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, unplaced)         0.000    37.132    gain_mul_temp_i_58_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, unplaced)         0.000    37.246    gain_mul_temp_i_49_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    37.594 r  gain_mul_temp_i_40/O[1]
                         net (fo=1, unplaced)         0.611    38.205    Product2_out1[58]
                         LUT2 (Prop_lut2_I1_O)        0.306    38.511 r  gain_mul_temp_i_13/O
                         net (fo=1, unplaced)         0.000    38.511    gain_mul_temp_i_13_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.909 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    38.909    gain_mul_temp_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    39.257 r  gain_mul_temp_i_1/O[1]
                         net (fo=3, unplaced)         0.800    40.057    Discrete_Time_Integrator1_indtc[61]
                         DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    44.272 r  gain_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055    44.327    gain_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    46.040 r  gain_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    46.040    gain_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    47.558 r  gain_mul_temp__4/P[1]
                         net (fo=3, unplaced)         0.800    48.357    gain_mul_temp__4_n_104
                         LUT3 (Prop_lut3_I1_O)        0.149    48.506 r  Discrete_Time_Integrator1_x_reg[0]_i_29/O
                         net (fo=2, unplaced)         0.643    49.149    Discrete_Time_Integrator1_x_reg[0]_i_29_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332    49.481 r  Discrete_Time_Integrator1_x_reg[0]_i_33/O
                         net (fo=1, unplaced)         0.000    49.481    Discrete_Time_Integrator1_x_reg[0]_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.013 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    50.013    Discrete_Time_Integrator1_x_reg_reg[0]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    50.342 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    50.971    in[0]
                         LUT2 (Prop_lut2_I0_O)        0.307    51.278 r  Discrete_Time_Integrator1_x_reg[0]_i_7/O
                         net (fo=1, unplaced)         0.000    51.278    Discrete_Time_Integrator1_x_reg[0]_i_7_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.810 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    51.819    Discrete_Time_Integrator1_x_reg_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  Discrete_Time_Integrator1_x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.933    Discrete_Time_Integrator1_x_reg_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  Discrete_Time_Integrator1_x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.047    Discrete_Time_Integrator1_x_reg_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  Discrete_Time_Integrator1_x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.161    Discrete_Time_Integrator1_x_reg_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.275 r  Discrete_Time_Integrator1_x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.275    Discrete_Time_Integrator1_x_reg_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.389 r  Discrete_Time_Integrator1_x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.389    Discrete_Time_Integrator1_x_reg_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.503 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.503    Discrete_Time_Integrator1_x_reg_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.617 r  Discrete_Time_Integrator1_x_reg_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.617    Discrete_Time_Integrator1_x_reg_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.731 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.731    Discrete_Time_Integrator1_x_reg_reg[35]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.845 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.845    Discrete_Time_Integrator1_x_reg_reg[39]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.959 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.959    Discrete_Time_Integrator1_x_reg_reg[41]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.073 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    53.073    Discrete_Time_Integrator1_x_reg_reg[44]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.187 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    53.187    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.301 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    53.301    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.415 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    53.415    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    53.763 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    53.763    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_6
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
                         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -53.763    
  -------------------------------------------------------------------
                         slack                                 30.521    

Slack (MET) :             30.521ns  (required time - arrival time)
  Source:                 Unit_Delay_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Discrete_Time_Integrator1_x_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MWCLK rise@83.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        52.790ns  (logic 41.063ns (77.785%)  route 11.727ns (22.215%))
  Logic Levels:           82  (CARRY4=59 DSP48E1=11 LUT2=5 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 84.257 - 83.333 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
                         FDRE                                         r  Unit_Delay_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Unit_Delay_out1_reg[1]/Q
                         net (fo=1, unplaced)         0.311     1.740    Unit_Delay_out1[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     2.035 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, unplaced)         0.000     2.035    Product1_mul_temp__1_i_65_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.585 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.594    Product1_mul_temp__1_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.708 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.708    Product1_mul_temp__1_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.822 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.822    Product1_mul_temp__1_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.936 r  Product1_mul_temp__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     2.936    Product1_mul_temp__1_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.050 r  Product1_mul_temp__1_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.050    Product1_mul_temp__1_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.164 r  Product1_mul_temp__2_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.164    Product1_mul_temp__2_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.278 r  Product1_mul_temp__2_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.278    Product1_mul_temp__2_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.392 r  error[0]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    error[0]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.506 r  error[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     3.506    error[0]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.620 r  error[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     3.620    error[4]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  error[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     3.734    error[8]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  Product1_mul_temp_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.848    Product1_mul_temp_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.196 r  Product1_mul_temp_i_6/O[1]
                         net (fo=8, unplaced)         0.800     4.996    Add_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     9.211 r  Product_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.266    Product_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.979 r  Product_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    10.979    Product_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.692 r  Product_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    12.692    Product_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.210 r  Product_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    15.009    Product_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    15.133 r  p_action[5]_INST_0_i_11/O
                         net (fo=3, unplaced)         0.467    15.600    p_action[5]_INST_0_i_11_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    15.724 r  p_action[5]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.650    16.374    p_action[5]_INST_0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.881 r  p_action[5]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    16.881    p_action[5]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  p_action[9]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    16.995    p_action[9]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.109 r  gain_mul_temp_1_i_34/CO[3]
                         net (fo=1, unplaced)         0.000    17.109    gain_mul_temp_1_i_34_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    17.438 r  gain_mul_temp_1_i_29/O[3]
                         net (fo=2, unplaced)         0.629    18.067    Product_out1[52]
                         LUT2 (Prop_lut2_I0_O)        0.307    18.374 r  gain_mul_temp_1_i_33/O
                         net (fo=1, unplaced)         0.000    18.374    gain_mul_temp_1_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.906 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    18.906    gain_mul_temp_1_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.254 r  gain_mul_temp_1_i_15/O[1]
                         net (fo=7, unplaced)         0.646    19.900    Add1_out1[57]
                         LUT2 (Prop_lut2_I0_O)        0.332    20.232 r  MV[9]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.000    20.232    MV[9]_INST_0_i_21_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553    20.785 f  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, unplaced)       1.034    21.819    Saturation_out11
                         LUT3 (Prop_lut3_I1_O)        0.124    21.943 r  Product2_mul_temp__8_i_35/O
                         net (fo=1, unplaced)         0.000    21.943    Product2_mul_temp__8_i_35_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.493 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    22.502    Product2_mul_temp__8_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    22.616    Product2_mul_temp__8_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    22.730    Product2_mul_temp__8_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.844    Product2_mul_temp__8_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    22.958    Product2_mul_temp__4_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    23.072    Product2_mul_temp__4_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 f  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.186    Product2_mul_temp__4_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.300    Product2_mul_temp__4_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.414 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    23.414    Product2_mul_temp__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.528 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    23.528    Product2_mul_temp__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.642 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.642    Product2_mul_temp__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  Product2_mul_temp__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.756    Product2_mul_temp__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    24.104 r  Product2_mul_temp_i_4/O[1]
                         net (fo=3, unplaced)         0.800    24.904    Add3_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215    29.119 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055    29.174    Product2_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    30.887 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    30.887    Product2_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    32.600 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    32.600    Product2_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.118 r  Product2_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    34.918    Product2_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    35.042 r  gain_mul_temp__0_i_137/O
                         net (fo=3, unplaced)         0.467    35.509    gain_mul_temp__0_i_137_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    35.633 r  gain_mul_temp__0_i_76/O
                         net (fo=2, unplaced)         0.650    36.283    gain_mul_temp__0_i_76_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.790 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, unplaced)         0.000    36.790    gain_mul_temp__0_i_42_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, unplaced)         0.000    36.904    gain_mul_temp__0_i_33_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    37.018    gain_mul_temp_i_67_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, unplaced)         0.000    37.132    gain_mul_temp_i_58_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, unplaced)         0.000    37.246    gain_mul_temp_i_49_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    37.594 r  gain_mul_temp_i_40/O[1]
                         net (fo=1, unplaced)         0.611    38.205    Product2_out1[58]
                         LUT2 (Prop_lut2_I1_O)        0.306    38.511 r  gain_mul_temp_i_13/O
                         net (fo=1, unplaced)         0.000    38.511    gain_mul_temp_i_13_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.909 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    38.909    gain_mul_temp_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    39.257 r  gain_mul_temp_i_1/O[1]
                         net (fo=3, unplaced)         0.800    40.057    Discrete_Time_Integrator1_indtc[61]
                         DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    44.272 r  gain_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055    44.327    gain_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    46.040 r  gain_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    46.040    gain_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    47.558 r  gain_mul_temp__4/P[1]
                         net (fo=3, unplaced)         0.800    48.357    gain_mul_temp__4_n_104
                         LUT3 (Prop_lut3_I1_O)        0.149    48.506 r  Discrete_Time_Integrator1_x_reg[0]_i_29/O
                         net (fo=2, unplaced)         0.643    49.149    Discrete_Time_Integrator1_x_reg[0]_i_29_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332    49.481 r  Discrete_Time_Integrator1_x_reg[0]_i_33/O
                         net (fo=1, unplaced)         0.000    49.481    Discrete_Time_Integrator1_x_reg[0]_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.013 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    50.013    Discrete_Time_Integrator1_x_reg_reg[0]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    50.342 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    50.971    in[0]
                         LUT2 (Prop_lut2_I0_O)        0.307    51.278 r  Discrete_Time_Integrator1_x_reg[0]_i_7/O
                         net (fo=1, unplaced)         0.000    51.278    Discrete_Time_Integrator1_x_reg[0]_i_7_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.810 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    51.819    Discrete_Time_Integrator1_x_reg_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  Discrete_Time_Integrator1_x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.933    Discrete_Time_Integrator1_x_reg_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  Discrete_Time_Integrator1_x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.047    Discrete_Time_Integrator1_x_reg_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  Discrete_Time_Integrator1_x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.161    Discrete_Time_Integrator1_x_reg_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.275 r  Discrete_Time_Integrator1_x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.275    Discrete_Time_Integrator1_x_reg_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.389 r  Discrete_Time_Integrator1_x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.389    Discrete_Time_Integrator1_x_reg_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.503 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.503    Discrete_Time_Integrator1_x_reg_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.617 r  Discrete_Time_Integrator1_x_reg_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.617    Discrete_Time_Integrator1_x_reg_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.731 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.731    Discrete_Time_Integrator1_x_reg_reg[35]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.845 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.845    Discrete_Time_Integrator1_x_reg_reg[39]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.959 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.959    Discrete_Time_Integrator1_x_reg_reg[41]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.073 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    53.073    Discrete_Time_Integrator1_x_reg_reg[44]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.187 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    53.187    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.301 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    53.301    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.415 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    53.415    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    53.763 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    53.763    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_6
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     83.333    83.333 r  
                                                      0.000    83.333 r  clk (IN)
                         net (fo=230, unset)          0.924    84.257    clk
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/C
                         clock pessimism              0.000    84.257    
                         clock uncertainty           -0.035    84.222    
                         FDRE (Setup_fdre_C_D)        0.062    84.284    Discrete_Time_Integrator1_x_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         84.284    
                         arrival time                         -53.763    
  -------------------------------------------------------------------
                         slack                                 30.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__13/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.288ns (65.998%)  route 0.148ns (34.002%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
                         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator_x_reg_reg[36]/Q
                         net (fo=3, unplaced)         0.148     0.700    Discrete_Time_Integrator_x_reg_reg[36]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     0.847 r  denom_gain1_mul_temp_i_4/O[1]
                         net (fo=11, unplaced)        0.000     0.847    s_denom_acc_out1[37]
                         FDRE                                         r  denom_gain1_mul_temp__13/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
                         FDRE                                         r  denom_gain1_mul_temp__13/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.105     0.537    denom_gain1_mul_temp__13
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__13/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.288ns (65.998%)  route 0.148ns (34.002%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
                         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  Discrete_Time_Integrator_x_reg_reg[36]/Q
                         net (fo=3, unplaced)         0.148     0.700    Discrete_Time_Integrator_x_reg_reg[36]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     0.847 r  denom_gain1_mul_temp_i_4/O[1]
                         net (fo=11, unplaced)        0.000     0.847    s_denom_acc_out1[37]
                         FDRE                                         r  denom_gain1_mul_temp__13/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
                         FDRE                                         r  denom_gain1_mul_temp__13/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.105     0.537    denom_gain1_mul_temp__13
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            denom_gain1_mul_temp__13/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.288ns (65.998%)  route 0.148ns (34.002%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
                         FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator_x_reg_reg[36]/Q
                         net (fo=3, unplaced)         0.148     0.700    Discrete_Time_Integrator_x_reg_reg[36]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     0.847 f  denom_gain1_mul_temp_i_4/O[1]
                         net (fo=11, unplaced)        0.000     0.847    s_denom_acc_out1[37]
                         FDRE                                         f  denom_gain1_mul_temp__13/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
                         FDRE                                         r  denom_gain1_mul_temp__13/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.105     0.537    denom_gain1_mul_temp__13
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333               Discrete_Time_Integrator1_x_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333               Discrete_Time_Integrator1_x_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333               Discrete_Time_Integrator1_x_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.667      41.167               Discrete_Time_Integrator1_x_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.167               Discrete_Time_Integrator1_x_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.667      41.167               Discrete_Time_Integrator1_x_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.666      41.167               Discrete_Time_Integrator1_x_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.666      41.167               Discrete_Time_Integrator1_x_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.666      41.167               Discrete_Time_Integrator1_x_reg_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.978ns  (logic 14.943ns (67.989%)  route 7.035ns (32.011%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
                         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, unplaced)         0.000     1.097    Product1_mul_temp__1_i_65_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     1.656    Product1_mul_temp__1_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.770 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     1.770    Product1_mul_temp__1_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.884 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     1.884    Product1_mul_temp__1_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.998 r  Product1_mul_temp__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.998    Product1_mul_temp__1_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.112 r  Product1_mul_temp__1_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.112    Product1_mul_temp__1_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.226 r  Product1_mul_temp__2_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.226    Product1_mul_temp__2_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.340 r  Product1_mul_temp__2_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.340    Product1_mul_temp__2_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.454 r  error[0]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.454    error[0]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.568 r  error[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.568    error[0]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.682 r  error[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.682    error[4]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.796 r  error[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.796    error[8]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.910 r  Product1_mul_temp_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    Product1_mul_temp_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.258 r  Product1_mul_temp_i_6/O[1]
                         net (fo=8, unplaced)         0.800     4.058    Add_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     8.273 r  Product_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.328    Product_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.041 r  Product_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    10.041    Product_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.754 r  Product_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    11.754    Product_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.272 r  Product_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    14.071    Product_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    14.195 r  p_action[5]_INST_0_i_11/O
                         net (fo=3, unplaced)         0.467    14.662    p_action[5]_INST_0_i_11_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    14.786 r  p_action[5]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.650    15.436    p_action[5]_INST_0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.943 r  p_action[5]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    15.943    p_action[5]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.057 r  p_action[9]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    16.057    p_action[9]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.171 r  gain_mul_temp_1_i_34/CO[3]
                         net (fo=1, unplaced)         0.000    16.171    gain_mul_temp_1_i_34_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.500 r  gain_mul_temp_1_i_29/O[3]
                         net (fo=2, unplaced)         0.629    17.129    Product_out1[52]
                         LUT2 (Prop_lut2_I0_O)        0.307    17.436 r  gain_mul_temp_1_i_33/O
                         net (fo=1, unplaced)         0.000    17.436    gain_mul_temp_1_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.968 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    17.968    gain_mul_temp_1_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.316 f  gain_mul_temp_1_i_15/O[1]
                         net (fo=7, unplaced)         0.646    18.962    Add1_out1[57]
                         LUT2 (Prop_lut2_I0_O)        0.332    19.294 r  MV[9]_INST_0_i_12/O
                         net (fo=1, unplaced)         0.000    19.294    MV[9]_INST_0_i_12_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553    19.847 r  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, unplaced)       1.034    20.881    Saturation_out12
                         LUT3 (Prop_lut3_I1_O)        0.124    21.005 r  MV[0]_INST_0/O
                         net (fo=3, unset)            0.973    21.978    MV[0]
                                                                      r  MV[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.978ns  (logic 14.943ns (67.989%)  route 7.035ns (32.011%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
                         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, unplaced)         0.000     1.097    Product1_mul_temp__1_i_65_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     1.656    Product1_mul_temp__1_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.770 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     1.770    Product1_mul_temp__1_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.884 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     1.884    Product1_mul_temp__1_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.998 r  Product1_mul_temp__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.998    Product1_mul_temp__1_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.112 r  Product1_mul_temp__1_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.112    Product1_mul_temp__1_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.226 r  Product1_mul_temp__2_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.226    Product1_mul_temp__2_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.340 r  Product1_mul_temp__2_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.340    Product1_mul_temp__2_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.454 r  error[0]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.454    error[0]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.568 r  error[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.568    error[0]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.682 r  error[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.682    error[4]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.796 r  error[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.796    error[8]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.910 r  Product1_mul_temp_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    Product1_mul_temp_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.258 f  Product1_mul_temp_i_6/O[1]
                         net (fo=8, unplaced)         0.800     4.058    Add_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     8.273 r  Product_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.328    Product_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.041 r  Product_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    10.041    Product_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.754 r  Product_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    11.754    Product_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.272 r  Product_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    14.071    Product_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    14.195 r  p_action[5]_INST_0_i_11/O
                         net (fo=3, unplaced)         0.467    14.662    p_action[5]_INST_0_i_11_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    14.786 r  p_action[5]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.650    15.436    p_action[5]_INST_0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.943 r  p_action[5]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    15.943    p_action[5]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.057 r  p_action[9]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    16.057    p_action[9]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.171 r  gain_mul_temp_1_i_34/CO[3]
                         net (fo=1, unplaced)         0.000    16.171    gain_mul_temp_1_i_34_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.500 r  gain_mul_temp_1_i_29/O[3]
                         net (fo=2, unplaced)         0.629    17.129    Product_out1[52]
                         LUT2 (Prop_lut2_I0_O)        0.307    17.436 r  gain_mul_temp_1_i_33/O
                         net (fo=1, unplaced)         0.000    17.436    gain_mul_temp_1_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.968 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    17.968    gain_mul_temp_1_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.316 f  gain_mul_temp_1_i_15/O[1]
                         net (fo=7, unplaced)         0.646    18.962    Add1_out1[57]
                         LUT2 (Prop_lut2_I0_O)        0.332    19.294 r  MV[9]_INST_0_i_12/O
                         net (fo=1, unplaced)         0.000    19.294    MV[9]_INST_0_i_12_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553    19.847 r  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, unplaced)       1.034    20.881    Saturation_out12
                         LUT3 (Prop_lut3_I1_O)        0.124    21.005 r  MV[0]_INST_0/O
                         net (fo=3, unset)            0.973    21.978    MV[0]
                                                                      r  MV[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            MV[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.978ns  (logic 14.943ns (67.989%)  route 7.035ns (32.011%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
                         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, unplaced)         0.000     1.097    Product1_mul_temp__1_i_65_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     1.656    Product1_mul_temp__1_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.770 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     1.770    Product1_mul_temp__1_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.884 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     1.884    Product1_mul_temp__1_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.998 r  Product1_mul_temp__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.998    Product1_mul_temp__1_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.112 r  Product1_mul_temp__1_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.112    Product1_mul_temp__1_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.226 r  Product1_mul_temp__2_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.226    Product1_mul_temp__2_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.340 r  Product1_mul_temp__2_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.340    Product1_mul_temp__2_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.454 r  error[0]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.454    error[0]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.568 r  error[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.568    error[0]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.682 r  error[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.682    error[4]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.796 r  error[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.796    error[8]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.910 r  Product1_mul_temp_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    Product1_mul_temp_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.258 r  Product1_mul_temp_i_6/O[1]
                         net (fo=8, unplaced)         0.800     4.058    Add_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     8.273 r  Product_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.328    Product_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.041 r  Product_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    10.041    Product_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.754 r  Product_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    11.754    Product_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.272 r  Product_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    14.071    Product_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    14.195 r  p_action[5]_INST_0_i_11/O
                         net (fo=3, unplaced)         0.467    14.662    p_action[5]_INST_0_i_11_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    14.786 r  p_action[5]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.650    15.436    p_action[5]_INST_0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.943 r  p_action[5]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    15.943    p_action[5]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.057 r  p_action[9]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    16.057    p_action[9]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.171 r  gain_mul_temp_1_i_34/CO[3]
                         net (fo=1, unplaced)         0.000    16.171    gain_mul_temp_1_i_34_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.500 r  gain_mul_temp_1_i_29/O[3]
                         net (fo=2, unplaced)         0.629    17.129    Product_out1[52]
                         LUT2 (Prop_lut2_I0_O)        0.307    17.436 r  gain_mul_temp_1_i_33/O
                         net (fo=1, unplaced)         0.000    17.436    gain_mul_temp_1_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.968 f  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    17.968    gain_mul_temp_1_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.316 f  gain_mul_temp_1_i_15/O[1]
                         net (fo=7, unplaced)         0.646    18.962    Add1_out1[57]
                         LUT2 (Prop_lut2_I0_O)        0.332    19.294 r  MV[9]_INST_0_i_12/O
                         net (fo=1, unplaced)         0.000    19.294    MV[9]_INST_0_i_12_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553    19.847 r  MV[9]_INST_0_i_2/CO[3]
                         net (fo=191, unplaced)       1.034    20.881    Saturation_out12
                         LUT3 (Prop_lut3_I1_O)        0.124    21.005 r  MV[0]_INST_0/O
                         net (fo=3, unset)            0.973    21.978    MV[0]
                                                                      r  MV[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=230, unset)          0.410     0.410    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=230, unset)          0.410     0.410    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP[32]
                            (input port)
  Destination:            error[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.094ns (10.281%)  route 0.820ns (89.719%))
  Logic Levels:           1  (CARRY4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[32] (IN)
                         net (fo=1, unset)            0.410     0.410    SP[32]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     0.504 r  error[0]_INST_0/O[1]
                         net (fo=42, unset)           0.410     0.914    error[1]
                                                                      r  error[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.882ns  (logic 19.860ns (76.732%)  route 6.022ns (23.268%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=5 LUT2=2 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
                         DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.036    denom_gain1_mul_temp__1_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.749 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.749    denom_gain1_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.267 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, unplaced)         0.800     9.067    denom_gain1_mul_temp__3_n_103
                         LUT3 (Prop_lut3_I2_O)        0.124     9.191 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, unplaced)         0.650     9.841    denom_gain1_mul_temp__2_i_35_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.348 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    10.348    denom_gain1_mul_temp__2_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, unplaced)         0.000    10.462    denom_gain1_mul_temp__2_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.576 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, unplaced)         0.000    10.576    denom_gain1_mul_temp_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.690 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    10.690    denom_gain1_mul_temp_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  denom_gain1_mul_temp_i_29/CO[3]
                         net (fo=1, unplaced)         0.000    10.804    denom_gain1_mul_temp_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.133 r  denom_gain1_mul_temp_i_28/O[3]
                         net (fo=1, unplaced)         0.618    11.751    denom_gain1_mul_temp__18[76]
                         LUT2 (Prop_lut2_I1_O)        0.307    12.058 r  denom_gain1_mul_temp_i_13/O
                         net (fo=1, unplaced)         0.000    12.058    denom_gain1_mul_temp_i_13_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.590 r  denom_gain1_mul_temp_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.590    denom_gain1_mul_temp_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.938 r  denom_gain1_mul_temp_i_1/O[1]
                         net (fo=11, unplaced)        0.800    13.737    s_denom_acc_out1[49]
                         DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    17.767 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, unplaced)         0.055    17.822    nume_gain_b0_mul_temp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.535 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000    19.535    nume_gain_b0_mul_temp__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.053 r  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, unplaced)         0.800    21.853    nume_gain_b0_mul_temp__1_n_104
                         LUT3 (Prop_lut3_I2_O)        0.149    22.002 r  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, unplaced)         0.643    22.645    Unit_Delay_out1[27]_i_10_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332    22.977 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, unplaced)         0.000    22.977    Unit_Delay_out1[27]_i_14_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.509 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.509    Unit_Delay_out1_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.623 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    23.623    PV[0]_INST_0_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.737 r  PV[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.737    PV[0]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    24.066 r  PV[4]_INST_0_i_1/O[3]
                         net (fo=2, unplaced)         0.629    24.695    s_nume_gain_b0[36]
                         LUT2 (Prop_lut2_I0_O)        0.307    25.002 r  PV[4]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.000    25.002    PV[4]_INST_0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.534 r  PV[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    25.534    PV[4]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    25.882 r  PV[8]_INST_0/O[1]
                         net (fo=1, unset)            0.973    26.855    PV[9]
                                                                      r  PV[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.882ns  (logic 19.860ns (76.732%)  route 6.022ns (23.268%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=5 LUT2=2 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
                         DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.036    denom_gain1_mul_temp__1_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.749 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.749    denom_gain1_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.267 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, unplaced)         0.800     9.067    denom_gain1_mul_temp__3_n_103
                         LUT3 (Prop_lut3_I2_O)        0.124     9.191 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, unplaced)         0.650     9.841    denom_gain1_mul_temp__2_i_35_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.348 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    10.348    denom_gain1_mul_temp__2_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, unplaced)         0.000    10.462    denom_gain1_mul_temp__2_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.576 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, unplaced)         0.000    10.576    denom_gain1_mul_temp_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.690 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    10.690    denom_gain1_mul_temp_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  denom_gain1_mul_temp_i_29/CO[3]
                         net (fo=1, unplaced)         0.000    10.804    denom_gain1_mul_temp_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.133 r  denom_gain1_mul_temp_i_28/O[3]
                         net (fo=1, unplaced)         0.618    11.751    denom_gain1_mul_temp__18[76]
                         LUT2 (Prop_lut2_I1_O)        0.307    12.058 r  denom_gain1_mul_temp_i_13/O
                         net (fo=1, unplaced)         0.000    12.058    denom_gain1_mul_temp_i_13_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.590 f  denom_gain1_mul_temp_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.590    denom_gain1_mul_temp_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.938 r  denom_gain1_mul_temp_i_1/O[1]
                         net (fo=11, unplaced)        0.800    13.737    s_denom_acc_out1[49]
                         DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    17.767 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, unplaced)         0.055    17.822    nume_gain_b0_mul_temp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.535 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000    19.535    nume_gain_b0_mul_temp__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.053 r  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, unplaced)         0.800    21.853    nume_gain_b0_mul_temp__1_n_104
                         LUT3 (Prop_lut3_I2_O)        0.149    22.002 r  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, unplaced)         0.643    22.645    Unit_Delay_out1[27]_i_10_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332    22.977 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, unplaced)         0.000    22.977    Unit_Delay_out1[27]_i_14_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.509 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.509    Unit_Delay_out1_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.623 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    23.623    PV[0]_INST_0_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.737 r  PV[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.737    PV[0]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    24.066 r  PV[4]_INST_0_i_1/O[3]
                         net (fo=2, unplaced)         0.629    24.695    s_nume_gain_b0[36]
                         LUT2 (Prop_lut2_I0_O)        0.307    25.002 r  PV[4]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.000    25.002    PV[4]_INST_0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.534 r  PV[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    25.534    PV[4]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    25.882 r  PV[8]_INST_0/O[1]
                         net (fo=1, unset)            0.973    26.855    PV[9]
                                                                      r  PV[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 denom_gain1_mul_temp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PV[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.882ns  (logic 19.860ns (76.732%)  route 6.022ns (23.268%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=5 LUT2=2 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.973     0.973    clk
                         DSP48E1                                      r  denom_gain1_mul_temp__1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  denom_gain1_mul_temp__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.036    denom_gain1_mul_temp__1_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.749 r  denom_gain1_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.749    denom_gain1_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.267 r  denom_gain1_mul_temp__3/P[2]
                         net (fo=2, unplaced)         0.800     9.067    denom_gain1_mul_temp__3_n_103
                         LUT3 (Prop_lut3_I2_O)        0.124     9.191 r  denom_gain1_mul_temp__2_i_35/O
                         net (fo=2, unplaced)         0.650     9.841    denom_gain1_mul_temp__2_i_35_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.348 r  denom_gain1_mul_temp__2_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    10.348    denom_gain1_mul_temp__2_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  denom_gain1_mul_temp__2_i_21/CO[3]
                         net (fo=1, unplaced)         0.000    10.462    denom_gain1_mul_temp__2_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.576 r  denom_gain1_mul_temp_i_31/CO[3]
                         net (fo=1, unplaced)         0.000    10.576    denom_gain1_mul_temp_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.690 r  denom_gain1_mul_temp_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    10.690    denom_gain1_mul_temp_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.804 r  denom_gain1_mul_temp_i_29/CO[3]
                         net (fo=1, unplaced)         0.000    10.804    denom_gain1_mul_temp_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.133 r  denom_gain1_mul_temp_i_28/O[3]
                         net (fo=1, unplaced)         0.618    11.751    denom_gain1_mul_temp__18[76]
                         LUT2 (Prop_lut2_I1_O)        0.307    12.058 r  denom_gain1_mul_temp_i_13/O
                         net (fo=1, unplaced)         0.000    12.058    denom_gain1_mul_temp_i_13_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.590 r  denom_gain1_mul_temp_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.590    denom_gain1_mul_temp_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.938 r  denom_gain1_mul_temp_i_1/O[1]
                         net (fo=11, unplaced)        0.800    13.737    s_denom_acc_out1[49]
                         DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    17.767 r  nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, unplaced)         0.055    17.822    nume_gain_b0_mul_temp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.535 r  nume_gain_b0_mul_temp__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000    19.535    nume_gain_b0_mul_temp__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.053 f  nume_gain_b0_mul_temp__1/P[1]
                         net (fo=3, unplaced)         0.800    21.853    nume_gain_b0_mul_temp__1_n_104
                         LUT3 (Prop_lut3_I2_O)        0.149    22.002 f  Unit_Delay_out1[27]_i_10/O
                         net (fo=2, unplaced)         0.643    22.645    Unit_Delay_out1[27]_i_10_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332    22.977 r  Unit_Delay_out1[27]_i_14/O
                         net (fo=1, unplaced)         0.000    22.977    Unit_Delay_out1[27]_i_14_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.509 r  Unit_Delay_out1_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.509    Unit_Delay_out1_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.623 r  PV[0]_INST_0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    23.623    PV[0]_INST_0_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.737 r  PV[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.737    PV[0]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    24.066 r  PV[4]_INST_0_i_1/O[3]
                         net (fo=2, unplaced)         0.629    24.695    s_nume_gain_b0[36]
                         LUT2 (Prop_lut2_I0_O)        0.307    25.002 r  PV[4]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.000    25.002    PV[4]_INST_0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.534 r  PV[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    25.534    PV[4]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    25.882 r  PV[8]_INST_0/O[1]
                         net (fo=1, unset)            0.973    26.855    PV[9]
                                                                      r  PV[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator1_x_reg_reg[32]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[0]
                                                                      r  i_action[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  Discrete_Time_Integrator1_x_reg_reg[32]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[0]
                                                                      f  i_action[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Discrete_Time_Integrator1_x_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            i_action[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.410     0.410    clk
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Discrete_Time_Integrator1_x_reg_reg[33]/Q
                         net (fo=2, unset)            0.410     0.961    i_action[1]
                                                                      r  i_action[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay           920 Endpoints
Min Delay           920 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        52.825ns  (logic 40.436ns (76.547%)  route 12.389ns (23.453%))
  Logic Levels:           82  (CARRY4=59 DSP48E1=11 LUT2=5 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
                         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, unplaced)         0.000     1.097    Product1_mul_temp__1_i_65_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     1.656    Product1_mul_temp__1_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.770 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     1.770    Product1_mul_temp__1_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.884 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     1.884    Product1_mul_temp__1_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.998 r  Product1_mul_temp__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.998    Product1_mul_temp__1_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.112 r  Product1_mul_temp__1_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.112    Product1_mul_temp__1_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.226 r  Product1_mul_temp__2_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.226    Product1_mul_temp__2_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.340 r  Product1_mul_temp__2_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.340    Product1_mul_temp__2_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.454 r  error[0]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.454    error[0]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.568 r  error[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.568    error[0]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.682 r  error[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.682    error[4]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.796 r  error[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.796    error[8]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.910 r  Product1_mul_temp_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    Product1_mul_temp_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.258 r  Product1_mul_temp_i_6/O[1]
                         net (fo=8, unplaced)         0.800     4.058    Add_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     8.273 r  Product_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.328    Product_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.041 r  Product_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    10.041    Product_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.754 r  Product_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    11.754    Product_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.272 r  Product_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    14.071    Product_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    14.195 r  p_action[5]_INST_0_i_11/O
                         net (fo=3, unplaced)         0.467    14.662    p_action[5]_INST_0_i_11_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    14.786 r  p_action[5]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.650    15.436    p_action[5]_INST_0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.943 r  p_action[5]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    15.943    p_action[5]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.057 r  p_action[9]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    16.057    p_action[9]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.171 r  gain_mul_temp_1_i_34/CO[3]
                         net (fo=1, unplaced)         0.000    16.171    gain_mul_temp_1_i_34_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.500 r  gain_mul_temp_1_i_29/O[3]
                         net (fo=2, unplaced)         0.629    17.129    Product_out1[52]
                         LUT2 (Prop_lut2_I0_O)        0.307    17.436 r  gain_mul_temp_1_i_33/O
                         net (fo=1, unplaced)         0.000    17.436    gain_mul_temp_1_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.968 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    17.968    gain_mul_temp_1_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.316 r  gain_mul_temp_1_i_15/O[1]
                         net (fo=7, unplaced)         0.646    18.962    Add1_out1[57]
                         LUT2 (Prop_lut2_I0_O)        0.332    19.294 r  MV[9]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.000    19.294    MV[9]_INST_0_i_21_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553    19.847 f  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, unplaced)       1.034    20.881    Saturation_out11
                         LUT3 (Prop_lut3_I1_O)        0.124    21.005 r  Product2_mul_temp__8_i_35/O
                         net (fo=1, unplaced)         0.000    21.005    Product2_mul_temp__8_i_35_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.555 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    21.564    Product2_mul_temp__8_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.678 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    21.678    Product2_mul_temp__8_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.792 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    21.792    Product2_mul_temp__8_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.906 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    21.906    Product2_mul_temp__8_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    22.020    Product2_mul_temp__4_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    22.134    Product2_mul_temp__4_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    22.248    Product2_mul_temp__4_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.362    Product2_mul_temp__4_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    22.476    Product2_mul_temp__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    22.590    Product2_mul_temp__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    22.704    Product2_mul_temp__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  Product2_mul_temp__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.818    Product2_mul_temp__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.166 r  Product2_mul_temp_i_4/O[1]
                         net (fo=3, unplaced)         0.800    23.966    Add3_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215    28.181 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055    28.236    Product2_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.949 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    29.949    Product2_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.662 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    31.662    Product2_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    33.180 r  Product2_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    33.980    Product2_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    34.104 r  gain_mul_temp__0_i_137/O
                         net (fo=3, unplaced)         0.467    34.571    gain_mul_temp__0_i_137_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    34.695 r  gain_mul_temp__0_i_76/O
                         net (fo=2, unplaced)         0.650    35.345    gain_mul_temp__0_i_76_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.852 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, unplaced)         0.000    35.852    gain_mul_temp__0_i_42_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.966 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, unplaced)         0.000    35.966    gain_mul_temp__0_i_33_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.080 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    36.080    gain_mul_temp_i_67_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.194 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, unplaced)         0.000    36.194    gain_mul_temp_i_58_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.308 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, unplaced)         0.000    36.308    gain_mul_temp_i_49_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    36.656 r  gain_mul_temp_i_40/O[1]
                         net (fo=1, unplaced)         0.611    37.267    Product2_out1[58]
                         LUT2 (Prop_lut2_I1_O)        0.306    37.573 r  gain_mul_temp_i_13/O
                         net (fo=1, unplaced)         0.000    37.573    gain_mul_temp_i_13_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.971 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    37.971    gain_mul_temp_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    38.319 r  gain_mul_temp_i_1/O[1]
                         net (fo=3, unplaced)         0.800    39.119    Discrete_Time_Integrator1_indtc[61]
                         DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    43.334 r  gain_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055    43.389    gain_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.102 r  gain_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    45.102    gain_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    46.620 r  gain_mul_temp__4/P[1]
                         net (fo=3, unplaced)         0.800    47.419    gain_mul_temp__4_n_104
                         LUT3 (Prop_lut3_I1_O)        0.149    47.568 r  Discrete_Time_Integrator1_x_reg[0]_i_29/O
                         net (fo=2, unplaced)         0.643    48.211    Discrete_Time_Integrator1_x_reg[0]_i_29_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332    48.543 r  Discrete_Time_Integrator1_x_reg[0]_i_33/O
                         net (fo=1, unplaced)         0.000    48.543    Discrete_Time_Integrator1_x_reg[0]_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.075 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    49.075    Discrete_Time_Integrator1_x_reg_reg[0]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    49.404 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    50.033    in[0]
                         LUT2 (Prop_lut2_I0_O)        0.307    50.340 r  Discrete_Time_Integrator1_x_reg[0]_i_7/O
                         net (fo=1, unplaced)         0.000    50.340    Discrete_Time_Integrator1_x_reg[0]_i_7_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.872 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    50.881    Discrete_Time_Integrator1_x_reg_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  Discrete_Time_Integrator1_x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    50.995    Discrete_Time_Integrator1_x_reg_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  Discrete_Time_Integrator1_x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.109    Discrete_Time_Integrator1_x_reg_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  Discrete_Time_Integrator1_x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.223    Discrete_Time_Integrator1_x_reg_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  Discrete_Time_Integrator1_x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.337    Discrete_Time_Integrator1_x_reg_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  Discrete_Time_Integrator1_x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.451    Discrete_Time_Integrator1_x_reg_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.565    Discrete_Time_Integrator1_x_reg_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  Discrete_Time_Integrator1_x_reg_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.679    Discrete_Time_Integrator1_x_reg_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.793    Discrete_Time_Integrator1_x_reg_reg[35]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.907    Discrete_Time_Integrator1_x_reg_reg[39]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.021    Discrete_Time_Integrator1_x_reg_reg[41]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.135 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.135    Discrete_Time_Integrator1_x_reg_reg[44]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.249 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.249    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.363 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.363    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.477 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.477    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    52.825 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    52.825    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_6
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/C

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        52.825ns  (logic 40.436ns (76.547%)  route 12.389ns (23.453%))
  Logic Levels:           82  (CARRY4=59 DSP48E1=11 LUT2=5 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
                         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, unplaced)         0.000     1.097    Product1_mul_temp__1_i_65_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     1.656    Product1_mul_temp__1_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.770 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     1.770    Product1_mul_temp__1_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.884 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     1.884    Product1_mul_temp__1_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.998 r  Product1_mul_temp__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.998    Product1_mul_temp__1_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.112 r  Product1_mul_temp__1_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.112    Product1_mul_temp__1_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.226 r  Product1_mul_temp__2_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.226    Product1_mul_temp__2_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.340 r  Product1_mul_temp__2_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.340    Product1_mul_temp__2_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.454 r  error[0]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.454    error[0]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.568 r  error[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.568    error[0]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.682 r  error[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.682    error[4]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.796 r  error[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.796    error[8]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.910 r  Product1_mul_temp_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    Product1_mul_temp_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.258 r  Product1_mul_temp_i_6/O[1]
                         net (fo=8, unplaced)         0.800     4.058    Add_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     8.273 r  Product_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.328    Product_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.041 r  Product_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    10.041    Product_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.754 r  Product_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    11.754    Product_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.272 r  Product_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    14.071    Product_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    14.195 r  p_action[5]_INST_0_i_11/O
                         net (fo=3, unplaced)         0.467    14.662    p_action[5]_INST_0_i_11_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    14.786 r  p_action[5]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.650    15.436    p_action[5]_INST_0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.943 r  p_action[5]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    15.943    p_action[5]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.057 r  p_action[9]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    16.057    p_action[9]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.171 r  gain_mul_temp_1_i_34/CO[3]
                         net (fo=1, unplaced)         0.000    16.171    gain_mul_temp_1_i_34_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.500 r  gain_mul_temp_1_i_29/O[3]
                         net (fo=2, unplaced)         0.629    17.129    Product_out1[52]
                         LUT2 (Prop_lut2_I0_O)        0.307    17.436 r  gain_mul_temp_1_i_33/O
                         net (fo=1, unplaced)         0.000    17.436    gain_mul_temp_1_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.968 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    17.968    gain_mul_temp_1_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.316 r  gain_mul_temp_1_i_15/O[1]
                         net (fo=7, unplaced)         0.646    18.962    Add1_out1[57]
                         LUT2 (Prop_lut2_I0_O)        0.332    19.294 r  MV[9]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.000    19.294    MV[9]_INST_0_i_21_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553    19.847 f  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, unplaced)       1.034    20.881    Saturation_out11
                         LUT3 (Prop_lut3_I1_O)        0.124    21.005 r  Product2_mul_temp__8_i_35/O
                         net (fo=1, unplaced)         0.000    21.005    Product2_mul_temp__8_i_35_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.555 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    21.564    Product2_mul_temp__8_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.678 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    21.678    Product2_mul_temp__8_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.792 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    21.792    Product2_mul_temp__8_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.906 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    21.906    Product2_mul_temp__8_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    22.020    Product2_mul_temp__4_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 f  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    22.134    Product2_mul_temp__4_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    22.248    Product2_mul_temp__4_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.362    Product2_mul_temp__4_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    22.476    Product2_mul_temp__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    22.590    Product2_mul_temp__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    22.704    Product2_mul_temp__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  Product2_mul_temp__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.818    Product2_mul_temp__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.166 r  Product2_mul_temp_i_4/O[1]
                         net (fo=3, unplaced)         0.800    23.966    Add3_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215    28.181 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055    28.236    Product2_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.949 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    29.949    Product2_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.662 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    31.662    Product2_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    33.180 r  Product2_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    33.980    Product2_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    34.104 r  gain_mul_temp__0_i_137/O
                         net (fo=3, unplaced)         0.467    34.571    gain_mul_temp__0_i_137_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    34.695 r  gain_mul_temp__0_i_76/O
                         net (fo=2, unplaced)         0.650    35.345    gain_mul_temp__0_i_76_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.852 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, unplaced)         0.000    35.852    gain_mul_temp__0_i_42_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.966 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, unplaced)         0.000    35.966    gain_mul_temp__0_i_33_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.080 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    36.080    gain_mul_temp_i_67_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.194 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, unplaced)         0.000    36.194    gain_mul_temp_i_58_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.308 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, unplaced)         0.000    36.308    gain_mul_temp_i_49_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    36.656 r  gain_mul_temp_i_40/O[1]
                         net (fo=1, unplaced)         0.611    37.267    Product2_out1[58]
                         LUT2 (Prop_lut2_I1_O)        0.306    37.573 r  gain_mul_temp_i_13/O
                         net (fo=1, unplaced)         0.000    37.573    gain_mul_temp_i_13_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.971 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    37.971    gain_mul_temp_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    38.319 r  gain_mul_temp_i_1/O[1]
                         net (fo=3, unplaced)         0.800    39.119    Discrete_Time_Integrator1_indtc[61]
                         DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    43.334 r  gain_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055    43.389    gain_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.102 r  gain_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    45.102    gain_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    46.620 r  gain_mul_temp__4/P[1]
                         net (fo=3, unplaced)         0.800    47.419    gain_mul_temp__4_n_104
                         LUT3 (Prop_lut3_I1_O)        0.149    47.568 r  Discrete_Time_Integrator1_x_reg[0]_i_29/O
                         net (fo=2, unplaced)         0.643    48.211    Discrete_Time_Integrator1_x_reg[0]_i_29_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332    48.543 r  Discrete_Time_Integrator1_x_reg[0]_i_33/O
                         net (fo=1, unplaced)         0.000    48.543    Discrete_Time_Integrator1_x_reg[0]_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.075 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    49.075    Discrete_Time_Integrator1_x_reg_reg[0]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    49.404 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    50.033    in[0]
                         LUT2 (Prop_lut2_I0_O)        0.307    50.340 r  Discrete_Time_Integrator1_x_reg[0]_i_7/O
                         net (fo=1, unplaced)         0.000    50.340    Discrete_Time_Integrator1_x_reg[0]_i_7_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.872 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    50.881    Discrete_Time_Integrator1_x_reg_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  Discrete_Time_Integrator1_x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    50.995    Discrete_Time_Integrator1_x_reg_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  Discrete_Time_Integrator1_x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.109    Discrete_Time_Integrator1_x_reg_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  Discrete_Time_Integrator1_x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.223    Discrete_Time_Integrator1_x_reg_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  Discrete_Time_Integrator1_x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.337    Discrete_Time_Integrator1_x_reg_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  Discrete_Time_Integrator1_x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.451    Discrete_Time_Integrator1_x_reg_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.565    Discrete_Time_Integrator1_x_reg_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  Discrete_Time_Integrator1_x_reg_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.679    Discrete_Time_Integrator1_x_reg_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.793    Discrete_Time_Integrator1_x_reg_reg[35]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.907    Discrete_Time_Integrator1_x_reg_reg[39]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.021    Discrete_Time_Integrator1_x_reg_reg[41]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.135 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.135    Discrete_Time_Integrator1_x_reg_reg[44]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.249 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.249    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.363 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.363    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.477 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.477    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    52.825 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    52.825    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_6
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/C

Slack:                    inf
  Source:                 SP[1]
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        52.825ns  (logic 40.436ns (76.547%)  route 12.389ns (23.453%))
  Logic Levels:           82  (CARRY4=59 DSP48E1=11 LUT2=5 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  SP[1] (IN)
                         net (fo=1, unset)            0.973     0.973    SP[1]
                         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  Product1_mul_temp__1_i_65/O
                         net (fo=1, unplaced)         0.000     1.097    Product1_mul_temp__1_i_65_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  Product1_mul_temp__1_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     1.656    Product1_mul_temp__1_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.770 r  Product1_mul_temp__1_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     1.770    Product1_mul_temp__1_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.884 r  Product1_mul_temp__1_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     1.884    Product1_mul_temp__1_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.998 r  Product1_mul_temp__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.998    Product1_mul_temp__1_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.112 r  Product1_mul_temp__1_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.112    Product1_mul_temp__1_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.226 r  Product1_mul_temp__2_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.226    Product1_mul_temp__2_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.340 r  Product1_mul_temp__2_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.340    Product1_mul_temp__2_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.454 r  error[0]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.454    error[0]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.568 r  error[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.568    error[0]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.682 r  error[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.682    error[4]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.796 r  error[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     2.796    error[8]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.910 r  Product1_mul_temp_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    Product1_mul_temp_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.258 r  Product1_mul_temp_i_6/O[1]
                         net (fo=8, unplaced)         0.800     4.058    Add_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     8.273 r  Product_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.328    Product_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.041 r  Product_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    10.041    Product_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.754 r  Product_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    11.754    Product_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.272 r  Product_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    14.071    Product_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    14.195 r  p_action[5]_INST_0_i_11/O
                         net (fo=3, unplaced)         0.467    14.662    p_action[5]_INST_0_i_11_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    14.786 r  p_action[5]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.650    15.436    p_action[5]_INST_0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.943 r  p_action[5]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    15.943    p_action[5]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.057 r  p_action[9]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000    16.057    p_action[9]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.171 r  gain_mul_temp_1_i_34/CO[3]
                         net (fo=1, unplaced)         0.000    16.171    gain_mul_temp_1_i_34_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.500 r  gain_mul_temp_1_i_29/O[3]
                         net (fo=2, unplaced)         0.629    17.129    Product_out1[52]
                         LUT2 (Prop_lut2_I0_O)        0.307    17.436 r  gain_mul_temp_1_i_33/O
                         net (fo=1, unplaced)         0.000    17.436    gain_mul_temp_1_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.968 r  gain_mul_temp_1_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    17.968    gain_mul_temp_1_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.316 r  gain_mul_temp_1_i_15/O[1]
                         net (fo=7, unplaced)         0.646    18.962    Add1_out1[57]
                         LUT2 (Prop_lut2_I0_O)        0.332    19.294 r  MV[9]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.000    19.294    MV[9]_INST_0_i_21_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553    19.847 f  MV[9]_INST_0_i_3/CO[3]
                         net (fo=191, unplaced)       1.034    20.881    Saturation_out11
                         LUT3 (Prop_lut3_I1_O)        0.124    21.005 r  Product2_mul_temp__8_i_35/O
                         net (fo=1, unplaced)         0.000    21.005    Product2_mul_temp__8_i_35_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.555 r  Product2_mul_temp__8_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    21.564    Product2_mul_temp__8_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.678 r  Product2_mul_temp__8_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    21.678    Product2_mul_temp__8_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.792 r  Product2_mul_temp__8_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    21.792    Product2_mul_temp__8_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.906 r  Product2_mul_temp__8_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    21.906    Product2_mul_temp__8_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  Product2_mul_temp__4_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    22.020    Product2_mul_temp__4_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  Product2_mul_temp__4_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    22.134    Product2_mul_temp__4_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 f  Product2_mul_temp__4_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    22.248    Product2_mul_temp__4_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  Product2_mul_temp__4_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.362    Product2_mul_temp__4_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  Product2_mul_temp__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    22.476    Product2_mul_temp__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  Product2_mul_temp__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    22.590    Product2_mul_temp__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  Product2_mul_temp__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    22.704    Product2_mul_temp__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  Product2_mul_temp__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.818    Product2_mul_temp__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.166 r  Product2_mul_temp_i_4/O[1]
                         net (fo=3, unplaced)         0.800    23.966    Add3_out1[49]
                         DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215    28.181 r  Product2_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055    28.236    Product2_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.949 r  Product2_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    29.949    Product2_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.662 r  Product2_mul_temp__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    31.662    Product2_mul_temp__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    33.180 r  Product2_mul_temp__5/P[1]
                         net (fo=3, unplaced)         0.800    33.980    Product2_mul_temp__5_n_104
                         LUT3 (Prop_lut3_I0_O)        0.124    34.104 r  gain_mul_temp__0_i_137/O
                         net (fo=3, unplaced)         0.467    34.571    gain_mul_temp__0_i_137_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    34.695 r  gain_mul_temp__0_i_76/O
                         net (fo=2, unplaced)         0.650    35.345    gain_mul_temp__0_i_76_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.852 r  gain_mul_temp__0_i_42/CO[3]
                         net (fo=1, unplaced)         0.000    35.852    gain_mul_temp__0_i_42_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.966 r  gain_mul_temp__0_i_33/CO[3]
                         net (fo=1, unplaced)         0.000    35.966    gain_mul_temp__0_i_33_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.080 r  gain_mul_temp_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    36.080    gain_mul_temp_i_67_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.194 r  gain_mul_temp_i_58/CO[3]
                         net (fo=1, unplaced)         0.000    36.194    gain_mul_temp_i_58_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.308 r  gain_mul_temp_i_49/CO[3]
                         net (fo=1, unplaced)         0.000    36.308    gain_mul_temp_i_49_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    36.656 r  gain_mul_temp_i_40/O[1]
                         net (fo=1, unplaced)         0.611    37.267    Product2_out1[58]
                         LUT2 (Prop_lut2_I1_O)        0.306    37.573 r  gain_mul_temp_i_13/O
                         net (fo=1, unplaced)         0.000    37.573    gain_mul_temp_i_13_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.971 r  gain_mul_temp_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    37.971    gain_mul_temp_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    38.319 r  gain_mul_temp_i_1/O[1]
                         net (fo=3, unplaced)         0.800    39.119    Discrete_Time_Integrator1_indtc[61]
                         DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    43.334 r  gain_mul_temp__2/PCOUT[47]
                         net (fo=1, unplaced)         0.055    43.389    gain_mul_temp__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.102 r  gain_mul_temp__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    45.102    gain_mul_temp__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    46.620 r  gain_mul_temp__4/P[1]
                         net (fo=3, unplaced)         0.800    47.419    gain_mul_temp__4_n_104
                         LUT3 (Prop_lut3_I1_O)        0.149    47.568 r  Discrete_Time_Integrator1_x_reg[0]_i_29/O
                         net (fo=2, unplaced)         0.643    48.211    Discrete_Time_Integrator1_x_reg[0]_i_29_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332    48.543 r  Discrete_Time_Integrator1_x_reg[0]_i_33/O
                         net (fo=1, unplaced)         0.000    48.543    Discrete_Time_Integrator1_x_reg[0]_i_33_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.075 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    49.075    Discrete_Time_Integrator1_x_reg_reg[0]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    49.404 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    50.033    in[0]
                         LUT2 (Prop_lut2_I0_O)        0.307    50.340 r  Discrete_Time_Integrator1_x_reg[0]_i_7/O
                         net (fo=1, unplaced)         0.000    50.340    Discrete_Time_Integrator1_x_reg[0]_i_7_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.872 r  Discrete_Time_Integrator1_x_reg_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    50.881    Discrete_Time_Integrator1_x_reg_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  Discrete_Time_Integrator1_x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    50.995    Discrete_Time_Integrator1_x_reg_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  Discrete_Time_Integrator1_x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.109    Discrete_Time_Integrator1_x_reg_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  Discrete_Time_Integrator1_x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.223    Discrete_Time_Integrator1_x_reg_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  Discrete_Time_Integrator1_x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.337    Discrete_Time_Integrator1_x_reg_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  Discrete_Time_Integrator1_x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.451    Discrete_Time_Integrator1_x_reg_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  Discrete_Time_Integrator1_x_reg_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.565    Discrete_Time_Integrator1_x_reg_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  Discrete_Time_Integrator1_x_reg_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.679    Discrete_Time_Integrator1_x_reg_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  Discrete_Time_Integrator1_x_reg_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.793    Discrete_Time_Integrator1_x_reg_reg[35]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  Discrete_Time_Integrator1_x_reg_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    51.907    Discrete_Time_Integrator1_x_reg_reg[39]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  Discrete_Time_Integrator1_x_reg_reg[41]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.021    Discrete_Time_Integrator1_x_reg_reg[41]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.135 r  Discrete_Time_Integrator1_x_reg_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.135    Discrete_Time_Integrator1_x_reg_reg[44]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.249 r  Discrete_Time_Integrator1_x_reg_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.249    Discrete_Time_Integrator1_x_reg_reg[48]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.363 r  Discrete_Time_Integrator1_x_reg_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.363    Discrete_Time_Integrator1_x_reg_reg[52]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.477 r  Discrete_Time_Integrator1_x_reg_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    52.477    Discrete_Time_Integrator1_x_reg_reg[56]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    52.825 r  Discrete_Time_Integrator1_x_reg_reg[60]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    52.825    Discrete_Time_Integrator1_x_reg_reg[60]_i_1_n_6
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.924     0.924    clk
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[61]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=230, unset)          0.410     0.410    clk_enable
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=230, unset)          0.410     0.410    clk_enable
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Discrete_Time_Integrator1_x_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=230, unset)          0.410     0.410    clk_enable
                         FDRE                                         f  Discrete_Time_Integrator1_x_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=230, unset)          0.432     0.432    clk
                         FDRE                                         r  Discrete_Time_Integrator1_x_reg_reg[0]/C





