<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Phase2FV.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MainModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MainModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MainModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MainModule.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainModule.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MainModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MainModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MainModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainModule_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainModule_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbenchmain_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbenchmain_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbenchmain_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbenchmain_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1652874125" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1652874125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652956678" xil_pn:in_ck="-6421323853062745891" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1652956678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUControl.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="DATAMEMORY.vhd"/>
      <outfile xil_pn:name="Decoder.vhd"/>
      <outfile xil_pn:name="INSTRMEMORY.vhd"/>
      <outfile xil_pn:name="MainModule.vhd"/>
      <outfile xil_pn:name="Mux0.vhd"/>
      <outfile xil_pn:name="Mux1.vhd"/>
      <outfile xil_pn:name="Mux2.vhd"/>
      <outfile xil_pn:name="Mux3.vhd"/>
      <outfile xil_pn:name="Mux32.vhd"/>
      <outfile xil_pn:name="Mux4.vhd"/>
      <outfile xil_pn:name="MyPackage.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PC4.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="ShiftLeft2.vhd"/>
      <outfile xil_pn:name="ShiftLeft2Jump.vhd"/>
      <outfile xil_pn:name="SignExtend.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
      <outfile xil_pn:name="testbenchmain.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1652874152" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6713962770617640133" xil_pn:start_ts="1652874152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652874152" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-167803445997332071" xil_pn:start_ts="1652874152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652874125" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5424202442328022140" xil_pn:start_ts="1652874125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652956678" xil_pn:in_ck="-6421323853062745891" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1652956678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUControl.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="DATAMEMORY.vhd"/>
      <outfile xil_pn:name="Decoder.vhd"/>
      <outfile xil_pn:name="INSTRMEMORY.vhd"/>
      <outfile xil_pn:name="MainModule.vhd"/>
      <outfile xil_pn:name="Mux0.vhd"/>
      <outfile xil_pn:name="Mux1.vhd"/>
      <outfile xil_pn:name="Mux2.vhd"/>
      <outfile xil_pn:name="Mux3.vhd"/>
      <outfile xil_pn:name="Mux32.vhd"/>
      <outfile xil_pn:name="Mux4.vhd"/>
      <outfile xil_pn:name="MyPackage.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PC4.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="ShiftLeft2.vhd"/>
      <outfile xil_pn:name="ShiftLeft2Jump.vhd"/>
      <outfile xil_pn:name="SignExtend.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
      <outfile xil_pn:name="testbenchmain.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1652956682" xil_pn:in_ck="-6421323853062745891" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3489660590288551238" xil_pn:start_ts="1652956678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbenchmain_beh.prj"/>
      <outfile xil_pn:name="testbenchmain_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1652957769" xil_pn:in_ck="9176240066492395956" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6768692234516483821" xil_pn:start_ts="1652957768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbenchmain_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1652874062" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1652874062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652874062" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-486806245192606164" xil_pn:start_ts="1652874062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652874062" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5424202442328022140" xil_pn:start_ts="1652874062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652874062" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1652874062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652874062" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3744874639009599410" xil_pn:start_ts="1652874062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652874062" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8680532996107492458" xil_pn:start_ts="1652874062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652874062" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9111939758734742598" xil_pn:start_ts="1652874062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652875062" xil_pn:in_ck="-4698420260956411224" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7728563504913235747" xil_pn:start_ts="1652875039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MainModule.lso"/>
      <outfile xil_pn:name="MainModule.ngc"/>
      <outfile xil_pn:name="MainModule.ngr"/>
      <outfile xil_pn:name="MainModule.prj"/>
      <outfile xil_pn:name="MainModule.stx"/>
      <outfile xil_pn:name="MainModule.syr"/>
      <outfile xil_pn:name="MainModule.xst"/>
      <outfile xil_pn:name="MainModule_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
