<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1020" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1020{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1020{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1020{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1020{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1020{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.55px;}
#t6_1020{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.87px;}
#t7_1020{left:96px;bottom:996px;letter-spacing:0.08px;word-spacing:-0.55px;}
#t8_1020{left:96px;bottom:960px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t9_1020{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.53px;}
#ta_1020{left:96px;bottom:918px;letter-spacing:0.1px;word-spacing:-0.61px;}
#tb_1020{left:96px;bottom:896px;letter-spacing:0.14px;word-spacing:-0.61px;}
#tc_1020{left:96px;bottom:875px;letter-spacing:0.1px;word-spacing:-0.57px;}
#td_1020{left:96px;bottom:853px;letter-spacing:0.13px;word-spacing:-0.46px;}
#te_1020{left:96px;bottom:818px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tf_1020{left:96px;bottom:797px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_1020{left:96px;bottom:757px;letter-spacing:0.12px;}
#th_1020{left:178px;bottom:757px;letter-spacing:0.14px;word-spacing:-0.4px;}
#ti_1020{left:96px;bottom:730px;letter-spacing:0.1px;word-spacing:-0.44px;}
#tj_1020{left:96px;bottom:708px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tk_1020{left:96px;bottom:678px;}
#tl_1020{left:124px;bottom:678px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tm_1020{left:124px;bottom:656px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tn_1020{left:124px;bottom:635px;letter-spacing:0.1px;word-spacing:-0.33px;}
#to_1020{left:500px;bottom:635px;}
#tp_1020{left:506px;bottom:635px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_1020{left:96px;bottom:607px;}
#tr_1020{left:124px;bottom:607px;letter-spacing:0.12px;word-spacing:-0.44px;}
#ts_1020{left:96px;bottom:580px;}
#tt_1020{left:124px;bottom:580px;letter-spacing:0.12px;word-spacing:-0.58px;}
#tu_1020{left:124px;bottom:558px;word-spacing:-0.28px;}
#tv_1020{left:96px;bottom:523px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tw_1020{left:233px;bottom:484px;letter-spacing:-0.12px;word-spacing:1.08px;}
#tx_1020{left:305px;bottom:484px;}
#ty_1020{left:311px;bottom:484px;letter-spacing:0.14px;}
#tz_1020{left:355px;bottom:484px;letter-spacing:0.17px;word-spacing:-0.17px;}
#t10_1020{left:116px;bottom:455px;letter-spacing:0.13px;}
#t11_1020{left:111px;bottom:437px;letter-spacing:0.1px;}
#t12_1020{left:118px;bottom:418px;letter-spacing:0.11px;}
#t13_1020{left:207px;bottom:446px;letter-spacing:0.14px;word-spacing:0.04px;}
#t14_1020{left:226px;bottom:428px;letter-spacing:0.1px;}
#t15_1020{left:398px;bottom:437px;letter-spacing:0.1px;word-spacing:0.06px;}
#t16_1020{left:593px;bottom:446px;letter-spacing:-0.04px;}
#t17_1020{left:677px;bottom:428px;letter-spacing:0.12px;}
#t18_1020{left:127px;bottom:385px;letter-spacing:0.15px;}
#t19_1020{left:237px;bottom:385px;letter-spacing:0.14px;}
#t1a_1020{left:326px;bottom:385px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1b_1020{left:575px;bottom:394px;letter-spacing:0.12px;word-spacing:-0.88px;}
#t1c_1020{left:575px;bottom:376px;letter-spacing:0.08px;word-spacing:0.04px;}
#t1d_1020{left:127px;bottom:342px;letter-spacing:0.15px;}
#t1e_1020{left:237px;bottom:342px;letter-spacing:0.14px;}
#t1f_1020{left:326px;bottom:342px;letter-spacing:0.02px;}
#t1g_1020{left:575px;bottom:351px;letter-spacing:0.12px;word-spacing:-0.88px;}
#t1h_1020{left:575px;bottom:333px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1i_1020{left:126px;bottom:299px;letter-spacing:0.15px;}
#t1j_1020{left:237px;bottom:299px;letter-spacing:0.14px;}
#t1k_1020{left:326px;bottom:299px;letter-spacing:0.07px;word-spacing:0.02px;}
#t1l_1020{left:575px;bottom:308px;letter-spacing:0.12px;word-spacing:-0.88px;}
#t1m_1020{left:575px;bottom:290px;word-spacing:-0.46px;}
#t1n_1020{left:126px;bottom:256px;letter-spacing:0.15px;}
#t1o_1020{left:237px;bottom:256px;letter-spacing:0.14px;}
#t1p_1020{left:326px;bottom:256px;letter-spacing:0.11px;}
#t1q_1020{left:575px;bottom:266px;letter-spacing:0.11px;}
#t1r_1020{left:575px;bottom:247px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1s_1020{left:125px;bottom:214px;letter-spacing:0.17px;}
#t1t_1020{left:235px;bottom:214px;letter-spacing:0.15px;}
#t1u_1020{left:326px;bottom:214px;letter-spacing:0.11px;}
#t1v_1020{left:575px;bottom:223px;letter-spacing:0.12px;word-spacing:-0.88px;}
#t1w_1020{left:575px;bottom:204px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1x_1020{left:125px;bottom:153px;letter-spacing:0.13px;}
#t1y_1020{left:235px;bottom:153px;letter-spacing:0.16px;}
#t1z_1020{left:326px;bottom:153px;letter-spacing:0.11px;word-spacing:0.01px;}
#t20_1020{left:575px;bottom:180px;letter-spacing:0.12px;word-spacing:-0.88px;}
#t21_1020{left:575px;bottom:162px;letter-spacing:0.03px;word-spacing:-0.25px;}
#t22_1020{left:575px;bottom:143px;letter-spacing:0.1px;word-spacing:0.04px;}
#t23_1020{left:575px;bottom:125px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t24_1020{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1020{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1020{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1020{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1020{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_1020{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1020{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_1020{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_1020{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s9_1020{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sa_1020{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.v0_1020{transform:scaleX(0.949);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1020" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1020Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1020" style="-webkit-user-select: none;"><object width="935" height="1210" data="1020/1020.svg" type="image/svg+xml" id="pdf1020" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1020" class="t s1_1020">565 </span><span id="t2_1020" class="t s2_1020">Secure Virtual Machine </span>
<span id="t3_1020" class="t s1_1020">AMD64 Technology </span><span id="t4_1020" class="t s1_1020">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1020" class="t s3_1020">The VMM initializes the backing page with appropriate default APIC register values including items </span>
<span id="t6_1020" class="t s3_1020">such as APIC version number. The vAPIC backing page address and the guest vAPIC base address are </span>
<span id="t7_1020" class="t s3_1020">stored in the VMCB fields AVIC_BACKING_PAGE pointer and V_APIC_BAR respectively. </span>
<span id="t8_1020" class="t s3_1020">System firmware initializes the value of guest vAPIC base address (and VMCB.V_APIC_BAR) to </span>
<span id="t9_1020" class="t s3_1020">FEE0_0000h. This is the address where the guest operating system expects to find the local APIC </span>
<span id="ta_1020" class="t s3_1020">register set when it boots. If the guest attempts to relocate the local APIC register base address in GPA </span>
<span id="tb_1020" class="t s3_1020">space by writing to the APIC Base Address Register (MSR 0000_001Bh), the VMM should intercept </span>
<span id="tc_1020" class="t s3_1020">the write to update the V_APIC_BAR field of the guest’s VMCB(s) and the GPA part of translation in </span>
<span id="td_1020" class="t s3_1020">the virtual machine’s nested page tables. </span>
<span id="te_1020" class="t s3_1020">The vAPIC backing page must be present in system physical memory for the life of the guest VM </span>
<span id="tf_1020" class="t s3_1020">because some fields are updated even when the guest is not running. </span>
<span id="tg_1020" class="t v0_1020 s4_1020">15.29.3.1 </span><span id="th_1020" class="t v0_1020 s4_1020">Virtual APIC Register Accesses </span>
<span id="ti_1020" class="t s3_1020">AVIC hardware detects attempted guest accesses to the vAPIC registers in the backing page. These </span>
<span id="tj_1020" class="t s3_1020">attempted accesses are handled by the register-level permissions filter in one of three ways: </span>
<span id="tk_1020" class="t s5_1020">• </span><span id="tl_1020" class="t s3_1020">Allow—The access to the backing page is allowed to complete. Writes update the backing page </span>
<span id="tm_1020" class="t s3_1020">value, while reads return the current value. In certain cases, a write results in specific hardware- </span>
<span id="tn_1020" class="t s3_1020">based acceleration actions (summarized in Table 15</span><span id="to_1020" class="t s6_1020">-</span><span id="tp_1020" class="t s3_1020">22 and described below). </span>
<span id="tq_1020" class="t s5_1020">• </span><span id="tr_1020" class="t s3_1020">Fault—The processor performs an SVM intercept before the access. Causes a #VMEXIT. </span>
<span id="ts_1020" class="t s5_1020">• </span><span id="tt_1020" class="t s3_1020">Trap— The processor performs an SVM intercept immediately after the access completes. Causes </span>
<span id="tu_1020" class="t s3_1020">a #VMEXIT. </span>
<span id="tv_1020" class="t s3_1020">The details of this behavior for each of these registers are summarized in the following table. </span>
<span id="tw_1020" class="t s4_1020">Table 15</span><span id="tx_1020" class="t s7_1020">-</span><span id="ty_1020" class="t s4_1020">22. </span><span id="tz_1020" class="t s4_1020">Guest vAPIC Register Access Behavior </span>
<span id="t10_1020" class="t s8_1020">xAPIC </span>
<span id="t11_1020" class="t s8_1020">Register </span>
<span id="t12_1020" class="t s8_1020">Offset </span>
<span id="t13_1020" class="t s8_1020">x2APIC MSR </span>
<span id="t14_1020" class="t s8_1020">Address </span>
<span id="t15_1020" class="t s8_1020">Register Name </span>
<span id="t16_1020" class="t s8_1020">AVIC and x2AVIC Register Access </span>
<span id="t17_1020" class="t s8_1020">Behavior </span>
<span id="t18_1020" class="t s9_1020">20h </span><span id="t19_1020" class="t s9_1020">802h </span><span id="t1a_1020" class="t s9_1020">APIC ID Register </span>
<span id="t1b_1020" class="t s9_1020">Read: Allowed </span>
<span id="t1c_1020" class="t s9_1020">Write: #VMEXIT (trap) </span>
<span id="t1d_1020" class="t s9_1020">30h </span><span id="t1e_1020" class="t s9_1020">803h </span><span id="t1f_1020" class="t s9_1020">APIC Version Register </span>
<span id="t1g_1020" class="t s9_1020">Read: Allowed </span>
<span id="t1h_1020" class="t s9_1020">Write: #VMEXIT (fault) </span>
<span id="t1i_1020" class="t s9_1020">80h </span><span id="t1j_1020" class="t s9_1020">808h </span><span id="t1k_1020" class="t s9_1020">Task Priority Register (TPR) </span>
<span id="t1l_1020" class="t s9_1020">Read: Allowed </span>
<span id="t1m_1020" class="t s9_1020">Write: Accelerated by AVIC </span>
<span id="t1n_1020" class="t s9_1020">90h </span><span id="t1o_1020" class="t s9_1020">809h </span><span id="t1p_1020" class="t s9_1020">Arbitration Priority Register (APR) </span>
<span id="t1q_1020" class="t s9_1020">Read: #VMEXIT (fault) </span>
<span id="t1r_1020" class="t s9_1020">Write: #VMEXIT (fault) </span>
<span id="t1s_1020" class="t s9_1020">A0h </span><span id="t1t_1020" class="t s9_1020">80Ah </span><span id="t1u_1020" class="t s9_1020">Processor Priority Register (PPR) </span>
<span id="t1v_1020" class="t s9_1020">Read: Allowed </span>
<span id="t1w_1020" class="t s9_1020">Write: #VMEXIT (fault) </span>
<span id="t1x_1020" class="t s9_1020">B0h </span><span id="t1y_1020" class="t s9_1020">80Bh </span><span id="t1z_1020" class="t s9_1020">End of Interrupt Register (EOI) </span>
<span id="t20_1020" class="t s9_1020">Read: Allowed </span>
<span id="t21_1020" class="t s9_1020">Write: Accelerated by AVIC for edge- </span>
<span id="t22_1020" class="t s9_1020">triggered interrupts or #VMEXIT (trap) </span>
<span id="t23_1020" class="t s9_1020">for level triggered interrupts </span>
<span id="t24_1020" class="t sa_1020">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
