$date
	Sun Oct 23 04:37:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#826278
b1000 &
b1000 %
1$
b1000 !
1"
#826279
0"
#826282
b100 &
b100 %
#826286
b10 &
b10 %
#826290
b1 &
b1 %
1#
#826294
b0 &
0#
b0 %
0$
#1825559
b10100 !
1"
#1825562
b10100 &
b10100 %
1$
#1825563
0"
#1825566
b1010 &
b1010 %
#1825570
b101 &
b101 %
#1825574
b10000 &
b10000 %
#1825578
b1000 &
b1000 %
#1825582
b100 &
b100 %
#1825586
b10 &
b10 %
#1825590
b1 &
1#
b1 %
#1825594
b0 &
b0 %
0#
0$
#2800065
b100 !
1"
#2800066
b100 &
b100 %
1$
#2800067
0"
#2800070
b10 &
b10 %
#2800074
b1 &
b1 %
1#
#2800078
b0 &
0#
b0 %
0$
#4500012
