#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdab130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xdb6050 .scope module, "tb" "tb" 3 53;
 .timescale -12 -12;
L_0xdee400 .functor NOT 1, L_0xdef230, C4<0>, C4<0>, C4<0>;
L_0xdef050 .functor XOR 1, L_0xdeeda0, L_0xdeeef0, C4<0>, C4<0>;
L_0xdef1c0 .functor XOR 1, L_0xdef050, L_0xdef0f0, C4<0>, C4<0>;
v0xded600_0 .net *"_ivl_10", 0 0, L_0xdef0f0;  1 drivers
v0xded700_0 .net *"_ivl_12", 0 0, L_0xdef1c0;  1 drivers
v0xded7e0_0 .net *"_ivl_2", 0 0, L_0xdeece0;  1 drivers
v0xded8a0_0 .net *"_ivl_4", 0 0, L_0xdeeda0;  1 drivers
v0xded980_0 .net *"_ivl_6", 0 0, L_0xdeeef0;  1 drivers
v0xdedab0_0 .net *"_ivl_8", 0 0, L_0xdef050;  1 drivers
v0xdedb90_0 .net "a", 0 0, v0xdeabb0_0;  1 drivers
v0xdedc30_0 .net "b", 0 0, v0xdeac50_0;  1 drivers
v0xdedcd0_0 .net "c", 0 0, v0xdeacf0_0;  1 drivers
v0xdede00_0 .var "clk", 0 0;
v0xdedea0_0 .net "out_dut", 0 0, L_0xdeec30;  1 drivers
v0xdedf40_0 .net "out_ref", 0 0, L_0xdee510;  1 drivers
v0xdedfe0_0 .var/2u "stats1", 159 0;
v0xdee080_0 .var/2u "strobe", 0 0;
v0xdee140_0 .net "tb_match", 0 0, L_0xdef230;  1 drivers
v0xdee200_0 .net "tb_mismatch", 0 0, L_0xdee400;  1 drivers
v0xdee2c0_0 .net "wavedrom_enable", 0 0, v0xdeae60_0;  1 drivers
v0xdee360_0 .net "wavedrom_title", 511 0, v0xdeaf50_0;  1 drivers
L_0xdeece0 .concat [ 1 0 0 0], L_0xdee510;
L_0xdeeda0 .concat [ 1 0 0 0], L_0xdee510;
L_0xdeeef0 .concat [ 1 0 0 0], L_0xdeec30;
L_0xdef0f0 .concat [ 1 0 0 0], L_0xdee510;
L_0xdef230 .cmp/eeq 1, L_0xdeece0, L_0xdef1c0;
S_0xdbd410 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0xdb6050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
L_0xdee470 .functor OR 1, v0xdeabb0_0, v0xdeac50_0, C4<0>, C4<0>;
L_0xdee510 .functor OR 1, L_0xdee470, v0xdeacf0_0, C4<0>, C4<0>;
v0xdb7580_0 .net *"_ivl_0", 0 0, L_0xdee470;  1 drivers
v0xdb7620_0 .net "a", 0 0, v0xdeabb0_0;  alias, 1 drivers
v0xde9df0_0 .net "b", 0 0, v0xdeac50_0;  alias, 1 drivers
v0xde9e90_0 .net "c", 0 0, v0xdeacf0_0;  alias, 1 drivers
v0xde9f50_0 .net "out", 0 0, L_0xdee510;  alias, 1 drivers
S_0xdea0e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 16 0, S_0xdb6050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xdeabb0_0 .var "a", 0 0;
v0xdeac50_0 .var "b", 0 0;
v0xdeacf0_0 .var "c", 0 0;
v0xdeadc0_0 .net "clk", 0 0, v0xdede00_0;  1 drivers
v0xdeae60_0 .var "wavedrom_enable", 0 0;
v0xdeaf50_0 .var "wavedrom_title", 511 0;
S_0xdea3b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 37, 3 37 0, S_0xdea0e0;
 .timescale -12 -12;
v0xdea5f0_0 .var/2s "count", 31 0;
E_0xdbc1a0/0 .event negedge, v0xdeadc0_0;
E_0xdbc1a0/1 .event posedge, v0xdeadc0_0;
E_0xdbc1a0 .event/or E_0xdbc1a0/0, E_0xdbc1a0/1;
E_0xdbbda0 .event posedge, v0xdeadc0_0;
S_0xdea6f0 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0xdea0e0;
 .timescale -12 -12;
v0xdea8f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xdea9d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0xdea0e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xdeb0b0 .scope module, "top_module1" "top_module" 3 102, 4 1 0, S_0xdb6050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
v0xdecbf0_0 .net "a", 0 0, v0xdeabb0_0;  alias, 1 drivers
v0xdecd20_0 .net "b", 0 0, v0xdeac50_0;  alias, 1 drivers
v0xdece70_0 .net "c", 0 0, v0xdeacf0_0;  alias, 1 drivers
v0xdecfd0_0 .net "out", 0 0, L_0xdeec30;  alias, 1 drivers
v0xded0a0_0 .net "w1", 0 0, L_0xdee640;  1 drivers
v0xded140_0 .net "w2", 0 0, L_0xdee6f0;  1 drivers
v0xded1e0_0 .net "w3", 0 0, L_0xdee9c0;  1 drivers
v0xded2d0_0 .net "w4", 0 0, L_0xdeea70;  1 drivers
S_0xdeb350 .scope module, "and1" "and_gate" 4 11, 4 17 0, S_0xdeb0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0xdee640 .functor AND 1, v0xdeabb0_0, v0xdeac50_0, C4<1>, C4<1>;
v0xdeb550_0 .net "a", 0 0, v0xdeabb0_0;  alias, 1 drivers
v0xdeb660_0 .net "b", 0 0, v0xdeac50_0;  alias, 1 drivers
v0xdeb770_0 .net "out", 0 0, L_0xdee640;  alias, 1 drivers
S_0xdeb870 .scope module, "or1" "or_gate" 4 12, 4 24 0, S_0xdeb0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0xdee6f0 .functor OR 1, v0xdeabb0_0, v0xdeac50_0, C4<0>, C4<0>;
v0xdeba50_0 .net "a", 0 0, v0xdeabb0_0;  alias, 1 drivers
v0xdebb10_0 .net "b", 0 0, v0xdeac50_0;  alias, 1 drivers
v0xdebbd0_0 .net "out", 0 0, L_0xdee6f0;  alias, 1 drivers
S_0xdebcd0 .scope module, "or2" "or_gate" 4 13, 4 24 0, S_0xdeb0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0xdee9c0 .functor OR 1, L_0xdee640, v0xdeacf0_0, C4<0>, C4<0>;
v0xdebee0_0 .net "a", 0 0, L_0xdee640;  alias, 1 drivers
v0xdebfb0_0 .net "b", 0 0, v0xdeacf0_0;  alias, 1 drivers
v0xdec0a0_0 .net "out", 0 0, L_0xdee9c0;  alias, 1 drivers
S_0xdec1a0 .scope module, "or3" "or_gate" 4 14, 4 24 0, S_0xdeb0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0xdeea70 .functor OR 1, L_0xdee6f0, v0xdeacf0_0, C4<0>, C4<0>;
v0xdec3f0_0 .net "a", 0 0, L_0xdee6f0;  alias, 1 drivers
v0xdec4e0_0 .net "b", 0 0, v0xdeacf0_0;  alias, 1 drivers
v0xdec580_0 .net "out", 0 0, L_0xdeea70;  alias, 1 drivers
S_0xdec6b0 .scope module, "or4" "or_gate" 4 15, 4 24 0, S_0xdeb0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0xdeec30 .functor OR 1, L_0xdee9c0, L_0xdeea70, C4<0>, C4<0>;
v0xdec950_0 .net "a", 0 0, L_0xdee9c0;  alias, 1 drivers
v0xdeca10_0 .net "b", 0 0, L_0xdeea70;  alias, 1 drivers
v0xdecae0_0 .net "out", 0 0, L_0xdeec30;  alias, 1 drivers
S_0xded3e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 110, 3 110 0, S_0xdb6050;
 .timescale -12 -12;
E_0xdbbf70 .event anyedge, v0xdee080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdee080_0;
    %nor/r;
    %assign/vec4 v0xdee080_0, 0;
    %wait E_0xdbbf70;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdea0e0;
T_3 ;
    %fork t_1, S_0xdea3b0;
    %jmp t_0;
    .scope S_0xdea3b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdea5f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xdeacf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdeac50_0, 0;
    %assign/vec4 v0xdeabb0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdbbda0;
    %load/vec4 v0xdea5f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xdea5f0_0, 0, 32;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xdeacf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdeac50_0, 0;
    %assign/vec4 v0xdeabb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xdea9d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdbc1a0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %split/vec4 1;
    %assign/vec4 v0xdeabb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdeac50_0, 0;
    %assign/vec4 v0xdeacf0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .scope S_0xdea0e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xdb6050;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdede00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdee080_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xdb6050;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xdede00_0;
    %inv;
    %store/vec4 v0xdede00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xdb6050;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdeadc0_0, v0xdee200_0, v0xdedb90_0, v0xdedc30_0, v0xdedcd0_0, v0xdedf40_0, v0xdedea0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xdb6050;
T_7 ;
    %load/vec4 v0xdedfe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xdedfe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdedfe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xdedfe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdedfe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 123 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdedfe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdedfe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 124 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xdb6050;
T_8 ;
    %wait E_0xdbc1a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdedfe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdedfe0_0, 4, 32;
    %load/vec4 v0xdee140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xdedfe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdedfe0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdedfe0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdedfe0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xdedf40_0;
    %load/vec4 v0xdedf40_0;
    %load/vec4 v0xdedea0_0;
    %xor;
    %load/vec4 v0xdedf40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xdedfe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdedfe0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xdedfe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdedfe0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap1/kmap1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/kmap1/iter0/response4/top_module.sv";
