
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000175bc  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a3c  08017780  08017780  00027780  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080181bc  080181bc  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  080181bc  080181bc  000281bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080181c4  080181c4  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080181c4  080181c4  000281c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080181cc  080181cc  000281cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080181d0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0002f918  200001e0  080183ac  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  2002faf8  080183ac  0003faf8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003a18a  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007dd4  00000000  00000000  0006a396  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000021b0  00000000  00000000  00072170  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ee0  00000000  00000000  00074320  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00037699  00000000  00000000  00076200  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00025b1e  00000000  00000000  000ad899  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001124cd  00000000  00000000  000d33b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e5884  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a360  00000000  00000000  001e5900  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08017764 	.word	0x08017764

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	08017764 	.word	0x08017764

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f007 fb60 	bl	800869c <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2002d5f0 	.word	0x2002d5f0

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f007 fb48 	bl	800869c <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2002d5f0 	.word	0x2002d5f0

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f007 f9d1 	bl	80083c8 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f005 ff38 	bl	8006e9c <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f005 ff32 	bl	8006e9c <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f005 ff2c 	bl	8006e9c <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f005 ff26 	bl	8006e9c <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f005 ff20 	bl	8006e9c <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f005 ff1a 	bl	8006e9c <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f005 ff14 	bl	8006e9c <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f005 ff0e 	bl	8006e9c <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f005 ff08 	bl	8006e9c <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f005 ff02 	bl	8006e9c <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f005 fef6 	bl	8006e9c <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f005 fef0 	bl	8006e9c <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f013 faa9 	bl	8014680 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_r;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), total_distance_(0){}
 8001154:	b490      	push	{r4, r7}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	f04f 0300 	mov.w	r3, #0
 8001162:	f04f 0400 	mov.w	r4, #0
 8001166:	e9c2 3400 	strd	r3, r4, [r2]
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	f04f 0300 	mov.w	r3, #0
 8001170:	f04f 0400 	mov.w	r4, #0
 8001174:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	f04f 0300 	mov.w	r3, #0
 800117e:	f04f 0400 	mov.w	r4, #0
 8001182:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	f04f 0300 	mov.w	r3, #0
 800118c:	f04f 0400 	mov.w	r4, #0
 8001190:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	f04f 0300 	mov.w	r3, #0
 800119a:	f04f 0400 	mov.w	r4, #0
 800119e:	e9c2 3408 	strd	r3, r4, [r2, #32]
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	f04f 0300 	mov.w	r3, #0
 80011a8:	f04f 0400 	mov.w	r4, #0
 80011ac:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc90      	pop	{r4, r7}
 80011ba:	4770      	bx	lr

080011bc <_ZN7Encoder4initEv>:

void Encoder::init()
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 80011c4:	213c      	movs	r1, #60	; 0x3c
 80011c6:	4809      	ldr	r0, [pc, #36]	; (80011ec <_ZN7Encoder4initEv+0x30>)
 80011c8:	f00b f900 	bl	800c3cc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 80011cc:	213c      	movs	r1, #60	; 0x3c
 80011ce:	4808      	ldr	r0, [pc, #32]	; (80011f0 <_ZN7Encoder4initEv+0x34>)
 80011d0:	f00b f8fc 	bl	800c3cc <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 80011d4:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <_ZN7Encoder4initEv+0x38>)
 80011d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011da:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <_ZN7Encoder4initEv+0x3c>)
 80011de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	2002d844 	.word	0x2002d844
 80011f0:	2002d528 	.word	0x2002d528
 80011f4:	40010000 	.word	0x40010000
 80011f8:	40010400 	.word	0x40010400
 80011fc:	00000000 	.word	0x00000000

08001200 <_ZN7Encoder9updateCntEv>:

void Encoder::updateCnt()
{
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
	cnt_l_ = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 8001208:	4b4b      	ldr	r3, [pc, #300]	; (8001338 <_ZN7Encoder9updateCntEv+0x138>)
 800120a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120c:	ee07 3a90 	vmov	s15, r3
 8001210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001214:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800133c <_ZN7Encoder9updateCntEv+0x13c>
 8001218:	ee77 7a67 	vsub.f32	s15, s14, s15
 800121c:	ee17 0a90 	vmov	r0, s15
 8001220:	f7ff f9aa 	bl	8000578 <__aeabi_f2d>
 8001224:	a340      	add	r3, pc, #256	; (adr r3, 8001328 <_ZN7Encoder9updateCntEv+0x128>)
 8001226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122a:	f7ff f9fd 	bl	8000628 <__aeabi_dmul>
 800122e:	4603      	mov	r3, r0
 8001230:	460c      	mov	r4, r1
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	e9c2 3400 	strd	r3, r4, [r2]
	cnt_r_ = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001238:	4b41      	ldr	r3, [pc, #260]	; (8001340 <_ZN7Encoder9updateCntEv+0x140>)
 800123a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123c:	ee07 3a90 	vmov	s15, r3
 8001240:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001244:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800133c <_ZN7Encoder9updateCntEv+0x13c>
 8001248:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800124c:	ee17 0a90 	vmov	r0, s15
 8001250:	f7ff f992 	bl	8000578 <__aeabi_f2d>
 8001254:	a334      	add	r3, pc, #208	; (adr r3, 8001328 <_ZN7Encoder9updateCntEv+0x128>)
 8001256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125a:	f7ff f9e5 	bl	8000628 <__aeabi_dmul>
 800125e:	4603      	mov	r3, r0
 8001260:	460c      	mov	r4, r1
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	e9c2 3402 	strd	r3, r4, [r2, #8]

	total_cnt_l_ += cnt_l_;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001274:	461a      	mov	r2, r3
 8001276:	4623      	mov	r3, r4
 8001278:	f7ff f820 	bl	80002bc <__adddf3>
 800127c:	4603      	mov	r3, r0
 800127e:	460c      	mov	r4, r1
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	e9c2 3406 	strd	r3, r4, [r2, #24]
	total_cnt_r_ += cnt_r_;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001292:	461a      	mov	r2, r3
 8001294:	4623      	mov	r3, r4
 8001296:	f7ff f811 	bl	80002bc <__adddf3>
 800129a:	4603      	mov	r3, r0
 800129c:	460c      	mov	r4, r1
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	e9c2 3408 	strd	r3, r4, [r2, #32]

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80012b0:	461a      	mov	r2, r3
 80012b2:	4623      	mov	r3, r4
 80012b4:	f7ff f802 	bl	80002bc <__adddf3>
 80012b8:	4603      	mov	r3, r0
 80012ba:	460c      	mov	r4, r1
 80012bc:	4618      	mov	r0, r3
 80012be:	4621      	mov	r1, r4
 80012c0:	a31b      	add	r3, pc, #108	; (adr r3, 8001330 <_ZN7Encoder9updateCntEv+0x130>)
 80012c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c6:	f7ff f9af 	bl	8000628 <__aeabi_dmul>
 80012ca:	4603      	mov	r3, r0
 80012cc:	460c      	mov	r4, r1
 80012ce:	4618      	mov	r0, r3
 80012d0:	4621      	mov	r1, r4
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012da:	f7ff facf 	bl	800087c <__aeabi_ddiv>
 80012de:	4603      	mov	r3, r0
 80012e0:	460c      	mov	r4, r1
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	e9c2 3404 	strd	r3, r4, [r2, #16]
	total_distance_ += distance_;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 80012f4:	461a      	mov	r2, r3
 80012f6:	4623      	mov	r3, r4
 80012f8:	f7fe ffe0 	bl	80002bc <__adddf3>
 80012fc:	4603      	mov	r3, r0
 80012fe:	460c      	mov	r4, r1
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	monitor_distance = distance_;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 800130c:	4618      	mov	r0, r3
 800130e:	4621      	mov	r1, r4
 8001310:	f7ff fc82 	bl	8000c18 <__aeabi_d2f>
 8001314:	4602      	mov	r2, r0
 8001316:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <_ZN7Encoder9updateCntEv+0x144>)
 8001318:	601a      	str	r2, [r3, #0]
}
 800131a:	bf00      	nop
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	bd90      	pop	{r4, r7, pc}
 8001322:	bf00      	nop
 8001324:	f3af 8000 	nop.w
 8001328:	e9a19657 	.word	0xe9a19657
 800132c:	3ff224a8 	.word	0x3ff224a8
 8001330:	1ab1d998 	.word	0x1ab1d998
 8001334:	3f7830b5 	.word	0x3f7830b5
 8001338:	40010000 	.word	0x40010000
 800133c:	47000000 	.word	0x47000000
 8001340:	40010400 	.word	0x40010400
 8001344:	200001fc 	.word	0x200001fc

08001348 <_ZN7Encoder6getCntERdS0_>:

void Encoder::getCnt(double &cnt_l, double &cnt_r)
{
 8001348:	b490      	push	{r4, r7}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	e9d3 3400 	ldrd	r3, r4, [r3]
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	e9c2 3400 	strd	r3, r4, [r2]
	cnt_r = cnt_r_;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	e9c2 3400 	strd	r3, r4, [r2]
}
 800136c:	bf00      	nop
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bc90      	pop	{r4, r7}
 8001374:	4770      	bx	lr

08001376 <_ZN7Encoder11getDistanceEv>:

double Encoder::getDistance()
{
 8001376:	b490      	push	{r4, r7}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
	return distance_;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001384:	ec44 3b17 	vmov	d7, r3, r4
}
 8001388:	eeb0 0a47 	vmov.f32	s0, s14
 800138c:	eef0 0a67 	vmov.f32	s1, s15
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bc90      	pop	{r4, r7}
 8001396:	4770      	bx	lr

08001398 <_ZN7Encoder13clearDistanceEv>:
{
	return total_distance_;
}

void Encoder::clearDistance()
{
 8001398:	b490      	push	{r4, r7}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	distance_ = 0;
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	f04f 0300 	mov.w	r3, #0
 80013a6:	f04f 0400 	mov.w	r4, #0
 80013aa:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc90      	pop	{r4, r7}
 80013b6:	4770      	bx	lr

080013b8 <_ZN7Encoder8clearCntEv>:

void Encoder::clearCnt()
{
 80013b8:	b490      	push	{r4, r7}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	f04f 0300 	mov.w	r3, #0
 80013c6:	f04f 0400 	mov.w	r4, #0
 80013ca:	e9c2 3400 	strd	r3, r4, [r2]
	cnt_r_ = 0;
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	f04f 0300 	mov.w	r3, #0
 80013d4:	f04f 0400 	mov.w	r4, #0
 80013d8:	e9c2 3402 	strd	r3, r4, [r2, #8]
	TIM1 -> CNT = CNT_OFFSET;
 80013dc:	4b09      	ldr	r3, [pc, #36]	; (8001404 <_ZN7Encoder8clearCntEv+0x4c>)
 80013de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013e2:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80013e4:	4b08      	ldr	r3, [pc, #32]	; (8001408 <_ZN7Encoder8clearCntEv+0x50>)
 80013e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013ea:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	f04f 0300 	mov.w	r3, #0
 80013f2:	f04f 0400 	mov.w	r4, #0
 80013f6:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc90      	pop	{r4, r7}
 8001402:	4770      	bx	lr
 8001404:	40010000 	.word	0x40010000
 8001408:	40010400 	.word	0x40010400

0800140c <_ZN7Encoder13clearTotalCntEv>:
{
	return (total_cnt_l_ + total_cnt_r_) / 2;
}

void Encoder::clearTotalCnt()
{
 800140c:	b490      	push	{r4, r7}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	total_cnt_l_ = 0;
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	f04f 0300 	mov.w	r3, #0
 800141a:	f04f 0400 	mov.w	r4, #0
 800141e:	e9c2 3406 	strd	r3, r4, [r2, #24]
	total_cnt_r_ = 0;
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	f04f 0400 	mov.w	r4, #0
 800142c:	e9c2 3408 	strd	r3, r4, [r2, #32]
	total_distance_ = 0;
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	f04f 0300 	mov.w	r3, #0
 8001436:	f04f 0400 	mov.w	r4, #0
 800143a:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bc90      	pop	{r4, r7}
 8001446:	4770      	bx	lr

08001448 <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001452:	2300      	movs	r3, #0
 8001454:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 8001456:	6839      	ldr	r1, [r7, #0]
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 fa37 	bl	80018cc <create_path>

	fopen_folder_and_file();	//
 800145e:	f000 fa4b 	bl	80018f8 <fopen_folder_and_file>

	return ret;
 8001462:	7bfb      	ldrb	r3, [r7, #15]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001472:	2300      	movs	r3, #0
 8001474:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 8001476:	4804      	ldr	r0, [pc, #16]	; (8001488 <user_fclose+0x1c>)
 8001478:	f00f fd02 	bl	8010e80 <f_close>

	return ret;
 800147c:	79fb      	ldrb	r3, [r7, #7]
}
 800147e:	4618      	mov	r0, r3
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	2002c434 	.word	0x2002c434

0800148c <sd_write_float>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 800148c:	b590      	push	{r4, r7, lr}
 800148e:	b087      	sub	sp, #28
 8001490:	af02      	add	r7, sp, #8
 8001492:	4603      	mov	r3, r0
 8001494:	6039      	str	r1, [r7, #0]
 8001496:	80fb      	strh	r3, [r7, #6]
 8001498:	4613      	mov	r3, r2
 800149a:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 80014a0:	2300      	movs	r3, #0
 80014a2:	81fb      	strh	r3, [r7, #14]
 80014a4:	e030      	b.n	8001508 <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 80014a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	683a      	ldr	r2, [r7, #0]
 80014ae:	4413      	add	r3, r2
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff f860 	bl	8000578 <__aeabi_f2d>
 80014b8:	4603      	mov	r3, r0
 80014ba:	460c      	mov	r4, r1
 80014bc:	e9cd 3400 	strd	r3, r4, [sp]
 80014c0:	4a17      	ldr	r2, [pc, #92]	; (8001520 <sd_write_float+0x94>)
 80014c2:	2180      	movs	r1, #128	; 0x80
 80014c4:	4817      	ldr	r0, [pc, #92]	; (8001524 <sd_write_float+0x98>)
 80014c6:	f012 f94b 	bl	8013760 <sniprintf>

		if(state == ADD_WRITE){
 80014ca:	797b      	ldrb	r3, [r7, #5]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d106      	bne.n	80014de <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//
 80014d0:	4b15      	ldr	r3, [pc, #84]	; (8001528 <sd_write_float+0x9c>)
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	4619      	mov	r1, r3
 80014d6:	4814      	ldr	r0, [pc, #80]	; (8001528 <sd_write_float+0x9c>)
 80014d8:	f00f fd46 	bl	8010f68 <f_lseek>
 80014dc:	e003      	b.n	80014e6 <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 80014de:	2100      	movs	r1, #0
 80014e0:	4811      	ldr	r0, [pc, #68]	; (8001528 <sd_write_float+0x9c>)
 80014e2:	f00f fd41 	bl	8010f68 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 80014e6:	480f      	ldr	r0, [pc, #60]	; (8001524 <sd_write_float+0x98>)
 80014e8:	f7fe fe8a 	bl	8000200 <strlen>
 80014ec:	4602      	mov	r2, r0
 80014ee:	4b0f      	ldr	r3, [pc, #60]	; (800152c <sd_write_float+0xa0>)
 80014f0:	490c      	ldr	r1, [pc, #48]	; (8001524 <sd_write_float+0x98>)
 80014f2:	480d      	ldr	r0, [pc, #52]	; (8001528 <sd_write_float+0x9c>)
 80014f4:	f00f faaf 	bl	8010a56 <f_write>

		bufclear();	//
 80014f8:	f000 fa18 	bl	800192c <bufclear>
	for(short i = 0 ; i < size; i++){
 80014fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001500:	b29b      	uxth	r3, r3
 8001502:	3301      	adds	r3, #1
 8001504:	b29b      	uxth	r3, r3
 8001506:	81fb      	strh	r3, [r7, #14]
 8001508:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800150c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001510:	429a      	cmp	r2, r3
 8001512:	dbc8      	blt.n	80014a6 <sd_write_float+0x1a>
	}
	return ret;
 8001514:	7b7b      	ldrb	r3, [r7, #13]
}
 8001516:	4618      	mov	r0, r3
 8001518:	3714      	adds	r7, #20
 800151a:	46bd      	mov	sp, r7
 800151c:	bd90      	pop	{r4, r7, pc}
 800151e:	bf00      	nop
 8001520:	08017780 	.word	0x08017780
 8001524:	2002c3a4 	.word	0x2002c3a4
 8001528:	2002c434 	.word	0x2002c434
 800152c:	2002c424 	.word	0x2002c424

08001530 <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b089      	sub	sp, #36	; 0x24
 8001534:	af02      	add	r7, sp, #8
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	603b      	str	r3, [r7, #0]
 800153c:	4613      	mov	r3, r2
 800153e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001544:	68b9      	ldr	r1, [r7, #8]
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	f000 f9c0 	bl	80018cc <create_path>

	if(state == OVER_WRITE){
 800154c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001550:	2b00      	cmp	r3, #0
 8001552:	d108      	bne.n	8001566 <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001554:	4822      	ldr	r0, [pc, #136]	; (80015e0 <sd_write_array_float+0xb0>)
 8001556:	f00f fcbd 	bl	8010ed4 <f_chdir>
		f_unlink(filepath);	//	
 800155a:	4822      	ldr	r0, [pc, #136]	; (80015e4 <sd_write_array_float+0xb4>)
 800155c:	f00f ff28 	bl	80113b0 <f_unlink>
		f_chdir("..");
 8001560:	4821      	ldr	r0, [pc, #132]	; (80015e8 <sd_write_array_float+0xb8>)
 8001562:	f00f fcb7 	bl	8010ed4 <f_chdir>
	}

	fopen_folder_and_file();	//	
 8001566:	f000 f9c7 	bl	80018f8 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800156a:	2300      	movs	r3, #0
 800156c:	82fb      	strh	r3, [r7, #22]
 800156e:	e028      	b.n	80015c2 <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 8001570:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	683a      	ldr	r2, [r7, #0]
 8001578:	4413      	add	r3, r2
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe fffb 	bl	8000578 <__aeabi_f2d>
 8001582:	4603      	mov	r3, r0
 8001584:	460c      	mov	r4, r1
 8001586:	e9cd 3400 	strd	r3, r4, [sp]
 800158a:	4a18      	ldr	r2, [pc, #96]	; (80015ec <sd_write_array_float+0xbc>)
 800158c:	2180      	movs	r1, #128	; 0x80
 800158e:	4818      	ldr	r0, [pc, #96]	; (80015f0 <sd_write_array_float+0xc0>)
 8001590:	f012 f8e6 	bl	8013760 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 8001594:	4b17      	ldr	r3, [pc, #92]	; (80015f4 <sd_write_array_float+0xc4>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	4619      	mov	r1, r3
 800159a:	4816      	ldr	r0, [pc, #88]	; (80015f4 <sd_write_array_float+0xc4>)
 800159c:	f00f fce4 	bl	8010f68 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 80015a0:	4813      	ldr	r0, [pc, #76]	; (80015f0 <sd_write_array_float+0xc0>)
 80015a2:	f7fe fe2d 	bl	8000200 <strlen>
 80015a6:	4602      	mov	r2, r0
 80015a8:	4b13      	ldr	r3, [pc, #76]	; (80015f8 <sd_write_array_float+0xc8>)
 80015aa:	4911      	ldr	r1, [pc, #68]	; (80015f0 <sd_write_array_float+0xc0>)
 80015ac:	4811      	ldr	r0, [pc, #68]	; (80015f4 <sd_write_array_float+0xc4>)
 80015ae:	f00f fa52 	bl	8010a56 <f_write>

		bufclear();	//	
 80015b2:	f000 f9bb 	bl	800192c <bufclear>
	for(short i = 0 ; i < size; i++){
 80015b6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	3301      	adds	r3, #1
 80015be:	b29b      	uxth	r3, r3
 80015c0:	82fb      	strh	r3, [r7, #22]
 80015c2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80015c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	dbd0      	blt.n	8001570 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 80015ce:	4809      	ldr	r0, [pc, #36]	; (80015f4 <sd_write_array_float+0xc4>)
 80015d0:	f00f fc56 	bl	8010e80 <f_close>

	return ret;
 80015d4:	7d7b      	ldrb	r3, [r7, #21]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	371c      	adds	r7, #28
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd90      	pop	{r4, r7, pc}
 80015de:	bf00      	nop
 80015e0:	2002c2a4 	.word	0x2002c2a4
 80015e4:	2002b164 	.word	0x2002b164
 80015e8:	0801779c 	.word	0x0801779c
 80015ec:	08017780 	.word	0x08017780
 80015f0:	2002c3a4 	.word	0x2002c3a4
 80015f4:	2002c434 	.word	0x2002c434
 80015f8:	2002c424 	.word	0x2002c424

080015fc <sd_write_array_double>:
//* SD
//* char *, char *, short, double *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data, char state){
 80015fc:	b590      	push	{r4, r7, lr}
 80015fe:	b089      	sub	sp, #36	; 0x24
 8001600:	af02      	add	r7, sp, #8
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	603b      	str	r3, [r7, #0]
 8001608:	4613      	mov	r3, r2
 800160a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001610:	68b9      	ldr	r1, [r7, #8]
 8001612:	68f8      	ldr	r0, [r7, #12]
 8001614:	f000 f95a 	bl	80018cc <create_path>

	if(state == OVER_WRITE){
 8001618:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800161c:	2b00      	cmp	r3, #0
 800161e:	d108      	bne.n	8001632 <sd_write_array_double+0x36>
		f_chdir(dirpath);
 8001620:	4820      	ldr	r0, [pc, #128]	; (80016a4 <sd_write_array_double+0xa8>)
 8001622:	f00f fc57 	bl	8010ed4 <f_chdir>
		f_unlink(filepath);	//	
 8001626:	4820      	ldr	r0, [pc, #128]	; (80016a8 <sd_write_array_double+0xac>)
 8001628:	f00f fec2 	bl	80113b0 <f_unlink>
		f_chdir("..");
 800162c:	481f      	ldr	r0, [pc, #124]	; (80016ac <sd_write_array_double+0xb0>)
 800162e:	f00f fc51 	bl	8010ed4 <f_chdir>
	}

	fopen_folder_and_file();	//	
 8001632:	f000 f961 	bl	80018f8 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 8001636:	2300      	movs	r3, #0
 8001638:	82fb      	strh	r3, [r7, #22]
 800163a:	e024      	b.n	8001686 <sd_write_array_double+0x8a>
		snprintf(buffer, BUFF_SIZE, "%lf\n", *(data + i));	//doublestring
 800163c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	4413      	add	r3, r2
 8001646:	e9d3 3400 	ldrd	r3, r4, [r3]
 800164a:	e9cd 3400 	strd	r3, r4, [sp]
 800164e:	4a18      	ldr	r2, [pc, #96]	; (80016b0 <sd_write_array_double+0xb4>)
 8001650:	2180      	movs	r1, #128	; 0x80
 8001652:	4818      	ldr	r0, [pc, #96]	; (80016b4 <sd_write_array_double+0xb8>)
 8001654:	f012 f884 	bl	8013760 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 8001658:	4b17      	ldr	r3, [pc, #92]	; (80016b8 <sd_write_array_double+0xbc>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	4619      	mov	r1, r3
 800165e:	4816      	ldr	r0, [pc, #88]	; (80016b8 <sd_write_array_double+0xbc>)
 8001660:	f00f fc82 	bl	8010f68 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 8001664:	4813      	ldr	r0, [pc, #76]	; (80016b4 <sd_write_array_double+0xb8>)
 8001666:	f7fe fdcb 	bl	8000200 <strlen>
 800166a:	4602      	mov	r2, r0
 800166c:	4b13      	ldr	r3, [pc, #76]	; (80016bc <sd_write_array_double+0xc0>)
 800166e:	4911      	ldr	r1, [pc, #68]	; (80016b4 <sd_write_array_double+0xb8>)
 8001670:	4811      	ldr	r0, [pc, #68]	; (80016b8 <sd_write_array_double+0xbc>)
 8001672:	f00f f9f0 	bl	8010a56 <f_write>

		bufclear();	//	
 8001676:	f000 f959 	bl	800192c <bufclear>
	for(short i = 0 ; i < size; i++){
 800167a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800167e:	b29b      	uxth	r3, r3
 8001680:	3301      	adds	r3, #1
 8001682:	b29b      	uxth	r3, r3
 8001684:	82fb      	strh	r3, [r7, #22]
 8001686:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800168a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800168e:	429a      	cmp	r2, r3
 8001690:	dbd4      	blt.n	800163c <sd_write_array_double+0x40>
	}

	f_close(&fil);	//	
 8001692:	4809      	ldr	r0, [pc, #36]	; (80016b8 <sd_write_array_double+0xbc>)
 8001694:	f00f fbf4 	bl	8010e80 <f_close>

	return ret;
 8001698:	7d7b      	ldrb	r3, [r7, #21]
}
 800169a:	4618      	mov	r0, r3
 800169c:	371c      	adds	r7, #28
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd90      	pop	{r4, r7, pc}
 80016a2:	bf00      	nop
 80016a4:	2002c2a4 	.word	0x2002c2a4
 80016a8:	2002b164 	.word	0x2002b164
 80016ac:	0801779c 	.word	0x0801779c
 80016b0:	08017790 	.word	0x08017790
 80016b4:	2002c3a4 	.word	0x2002c3a4
 80016b8:	2002c434 	.word	0x2002c434
 80016bc:	2002c424 	.word	0x2002c424

080016c0 <sd_read_array_double>:
//* SD
//* char *, char *, short, double *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	603b      	str	r3, [r7, #0]
 80016cc:	4613      	mov	r3, r2
 80016ce:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80016d0:	2300      	movs	r3, #0
 80016d2:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80016d8:	68b9      	ldr	r1, [r7, #8]
 80016da:	68f8      	ldr	r0, [r7, #12]
 80016dc:	f000 f8f6 	bl	80018cc <create_path>
	fopen_folder_and_file();	//
 80016e0:	f000 f90a 	bl	80018f8 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80016e4:	e019      	b.n	800171a <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 80016e6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016ea:	00db      	lsls	r3, r3, #3
 80016ec:	683a      	ldr	r2, [r7, #0]
 80016ee:	4413      	add	r3, r2
 80016f0:	461a      	mov	r2, r3
 80016f2:	4913      	ldr	r1, [pc, #76]	; (8001740 <sd_read_array_double+0x80>)
 80016f4:	4813      	ldr	r0, [pc, #76]	; (8001744 <sd_read_array_double+0x84>)
 80016f6:	f012 f887 	bl	8013808 <siscanf>
		i++;
 80016fa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016fe:	b29b      	uxth	r3, r3
 8001700:	3301      	adds	r3, #1
 8001702:	b29b      	uxth	r3, r3
 8001704:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001706:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800170a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800170e:	429a      	cmp	r2, r3
 8001710:	db03      	blt.n	800171a <sd_read_array_double+0x5a>
 8001712:	88fb      	ldrh	r3, [r7, #6]
 8001714:	3b01      	subs	r3, #1
 8001716:	b29b      	uxth	r3, r3
 8001718:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800171a:	4a0b      	ldr	r2, [pc, #44]	; (8001748 <sd_read_array_double+0x88>)
 800171c:	2180      	movs	r1, #128	; 0x80
 800171e:	4809      	ldr	r0, [pc, #36]	; (8001744 <sd_read_array_double+0x84>)
 8001720:	f010 f824 	bl	801176c <f_gets>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1dd      	bne.n	80016e6 <sd_read_array_double+0x26>

	}

	bufclear();	//
 800172a:	f000 f8ff 	bl	800192c <bufclear>

	f_close(&fil);	//
 800172e:	4806      	ldr	r0, [pc, #24]	; (8001748 <sd_read_array_double+0x88>)
 8001730:	f00f fba6 	bl	8010e80 <f_close>

	return ret;
 8001734:	7d7b      	ldrb	r3, [r7, #21]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	08017798 	.word	0x08017798
 8001744:	2002c3a4 	.word	0x2002c3a4
 8001748:	2002c434 	.word	0x2002c434

0800174c <sd_write_array_int>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_int(const char *p_folder_name, const char *p_file_name, short size, int *data, char state){
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	4613      	mov	r3, r2
 800175a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800175c:	2300      	movs	r3, #0
 800175e:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001760:	68b9      	ldr	r1, [r7, #8]
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f000 f8b2 	bl	80018cc <create_path>

	if(state == OVER_WRITE){
 8001768:	f897 3020 	ldrb.w	r3, [r7, #32]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d108      	bne.n	8001782 <sd_write_array_int+0x36>
		f_chdir(dirpath);
 8001770:	481e      	ldr	r0, [pc, #120]	; (80017ec <sd_write_array_int+0xa0>)
 8001772:	f00f fbaf 	bl	8010ed4 <f_chdir>
		f_unlink(filepath);	//
 8001776:	481e      	ldr	r0, [pc, #120]	; (80017f0 <sd_write_array_int+0xa4>)
 8001778:	f00f fe1a 	bl	80113b0 <f_unlink>
		f_chdir("..");
 800177c:	481d      	ldr	r0, [pc, #116]	; (80017f4 <sd_write_array_int+0xa8>)
 800177e:	f00f fba9 	bl	8010ed4 <f_chdir>
	}

	fopen_folder_and_file();	//
 8001782:	f000 f8b9 	bl	80018f8 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 8001786:	2300      	movs	r3, #0
 8001788:	82fb      	strh	r3, [r7, #22]
 800178a:	e021      	b.n	80017d0 <sd_write_array_int+0x84>
		snprintf(buffer, BUFF_SIZE, "%d\n", *(data + i));	//floatstring
 800178c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	683a      	ldr	r2, [r7, #0]
 8001794:	4413      	add	r3, r2
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a17      	ldr	r2, [pc, #92]	; (80017f8 <sd_write_array_int+0xac>)
 800179a:	2180      	movs	r1, #128	; 0x80
 800179c:	4817      	ldr	r0, [pc, #92]	; (80017fc <sd_write_array_int+0xb0>)
 800179e:	f011 ffdf 	bl	8013760 <sniprintf>
		}
		else{
			f_lseek(&fil, 0);	//
		}
*/
		f_lseek(&fil, f_size(&fil));	//
 80017a2:	4b17      	ldr	r3, [pc, #92]	; (8001800 <sd_write_array_int+0xb4>)
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	4619      	mov	r1, r3
 80017a8:	4815      	ldr	r0, [pc, #84]	; (8001800 <sd_write_array_int+0xb4>)
 80017aa:	f00f fbdd 	bl	8010f68 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//
 80017ae:	4813      	ldr	r0, [pc, #76]	; (80017fc <sd_write_array_int+0xb0>)
 80017b0:	f7fe fd26 	bl	8000200 <strlen>
 80017b4:	4602      	mov	r2, r0
 80017b6:	4b13      	ldr	r3, [pc, #76]	; (8001804 <sd_write_array_int+0xb8>)
 80017b8:	4910      	ldr	r1, [pc, #64]	; (80017fc <sd_write_array_int+0xb0>)
 80017ba:	4811      	ldr	r0, [pc, #68]	; (8001800 <sd_write_array_int+0xb4>)
 80017bc:	f00f f94b 	bl	8010a56 <f_write>

		bufclear();	//
 80017c0:	f000 f8b4 	bl	800192c <bufclear>
	for(short i = 0 ; i < size; i++){
 80017c4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80017c8:	b29b      	uxth	r3, r3
 80017ca:	3301      	adds	r3, #1
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	82fb      	strh	r3, [r7, #22]
 80017d0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80017d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017d8:	429a      	cmp	r2, r3
 80017da:	dbd7      	blt.n	800178c <sd_write_array_int+0x40>
	}

	f_close(&fil);	//
 80017dc:	4808      	ldr	r0, [pc, #32]	; (8001800 <sd_write_array_int+0xb4>)
 80017de:	f00f fb4f 	bl	8010e80 <f_close>

	return ret;
 80017e2:	7d7b      	ldrb	r3, [r7, #21]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	2002c2a4 	.word	0x2002c2a4
 80017f0:	2002b164 	.word	0x2002b164
 80017f4:	0801779c 	.word	0x0801779c
 80017f8:	080177a0 	.word	0x080177a0
 80017fc:	2002c3a4 	.word	0x2002c3a4
 8001800:	2002c434 	.word	0x2002c434
 8001804:	2002c424 	.word	0x2002c424

08001808 <sd_read_array_int>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_int(const char  *p_folder_name, const char *p_file_name, short size, int *data){
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	603b      	str	r3, [r7, #0]
 8001814:	4613      	mov	r3, r2
 8001816:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	757b      	strb	r3, [r7, #21]
	short i = 0;
 800181c:	2300      	movs	r3, #0
 800181e:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001820:	68b9      	ldr	r1, [r7, #8]
 8001822:	68f8      	ldr	r0, [r7, #12]
 8001824:	f000 f852 	bl	80018cc <create_path>
	fopen_folder_and_file();	//
 8001828:	f000 f866 	bl	80018f8 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800182c:	e019      	b.n	8001862 <sd_read_array_int+0x5a>
		sscanf(buffer, "%d", data + i);
 800182e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	683a      	ldr	r2, [r7, #0]
 8001836:	4413      	add	r3, r2
 8001838:	461a      	mov	r2, r3
 800183a:	4913      	ldr	r1, [pc, #76]	; (8001888 <sd_read_array_int+0x80>)
 800183c:	4813      	ldr	r0, [pc, #76]	; (800188c <sd_read_array_int+0x84>)
 800183e:	f011 ffe3 	bl	8013808 <siscanf>
		i++;
 8001842:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001846:	b29b      	uxth	r3, r3
 8001848:	3301      	adds	r3, #1
 800184a:	b29b      	uxth	r3, r3
 800184c:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 800184e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001852:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001856:	429a      	cmp	r2, r3
 8001858:	db03      	blt.n	8001862 <sd_read_array_int+0x5a>
 800185a:	88fb      	ldrh	r3, [r7, #6]
 800185c:	3b01      	subs	r3, #1
 800185e:	b29b      	uxth	r3, r3
 8001860:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001862:	4a0b      	ldr	r2, [pc, #44]	; (8001890 <sd_read_array_int+0x88>)
 8001864:	2180      	movs	r1, #128	; 0x80
 8001866:	4809      	ldr	r0, [pc, #36]	; (800188c <sd_read_array_int+0x84>)
 8001868:	f00f ff80 	bl	801176c <f_gets>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1dd      	bne.n	800182e <sd_read_array_int+0x26>

	}

	bufclear();	//
 8001872:	f000 f85b 	bl	800192c <bufclear>

	f_close(&fil);	//
 8001876:	4806      	ldr	r0, [pc, #24]	; (8001890 <sd_read_array_int+0x88>)
 8001878:	f00f fb02 	bl	8010e80 <f_close>

	return ret;
 800187c:	7d7b      	ldrb	r3, [r7, #21]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	080177a4 	.word	0x080177a4
 800188c:	2002c3a4 	.word	0x2002c3a4
 8001890:	2002c434 	.word	0x2002c434

08001894 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 800189e:	2201      	movs	r2, #1
 80018a0:	4908      	ldr	r1, [pc, #32]	; (80018c4 <sd_mount+0x30>)
 80018a2:	4809      	ldr	r0, [pc, #36]	; (80018c8 <sd_mount+0x34>)
 80018a4:	f00e fd64 	bl	8010370 <f_mount>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d102      	bne.n	80018b4 <sd_mount+0x20>
 80018ae:	2301      	movs	r3, #1
 80018b0:	71fb      	strb	r3, [r7, #7]
 80018b2:	e001      	b.n	80018b8 <sd_mount+0x24>
	else ret = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	71fb      	strb	r3, [r7, #7]

	return ret;
 80018b8:	79fb      	ldrb	r3, [r7, #7]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	080177a8 	.word	0x080177a8
 80018c8:	2002b264 	.word	0x2002b264

080018cc <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 80018d6:	6879      	ldr	r1, [r7, #4]
 80018d8:	4805      	ldr	r0, [pc, #20]	; (80018f0 <create_path+0x24>)
 80018da:	f012 f804 	bl	80138e6 <strcpy>

	sprintf(filepath, "%s", p_file_name);
 80018de:	6839      	ldr	r1, [r7, #0]
 80018e0:	4804      	ldr	r0, [pc, #16]	; (80018f4 <create_path+0x28>)
 80018e2:	f012 f800 	bl	80138e6 <strcpy>

}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	2002c2a4 	.word	0x2002c2a4
 80018f4:	2002b164 	.word	0x2002b164

080018f8 <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 80018fc:	4807      	ldr	r0, [pc, #28]	; (800191c <fopen_folder_and_file+0x24>)
 80018fe:	f00f fe19 	bl	8011534 <f_mkdir>

	f_chdir(dirpath);
 8001902:	4806      	ldr	r0, [pc, #24]	; (800191c <fopen_folder_and_file+0x24>)
 8001904:	f00f fae6 	bl	8010ed4 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001908:	2213      	movs	r2, #19
 800190a:	4905      	ldr	r1, [pc, #20]	; (8001920 <fopen_folder_and_file+0x28>)
 800190c:	4805      	ldr	r0, [pc, #20]	; (8001924 <fopen_folder_and_file+0x2c>)
 800190e:	f00e fd75 	bl	80103fc <f_open>

	f_chdir("..");
 8001912:	4805      	ldr	r0, [pc, #20]	; (8001928 <fopen_folder_and_file+0x30>)
 8001914:	f00f fade 	bl	8010ed4 <f_chdir>


}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	2002c2a4 	.word	0x2002c2a4
 8001920:	2002b164 	.word	0x2002b164
 8001924:	2002c434 	.word	0x2002c434
 8001928:	0801779c 	.word	0x0801779c

0800192c <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001932:	2300      	movs	r3, #0
 8001934:	607b      	str	r3, [r7, #4]
 8001936:	e007      	b.n	8001948 <bufclear+0x1c>
		buffer[i] = '\0';
 8001938:	4a08      	ldr	r2, [pc, #32]	; (800195c <bufclear+0x30>)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4413      	add	r3, r2
 800193e:	2200      	movs	r2, #0
 8001940:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	3301      	adds	r3, #1
 8001946:	607b      	str	r3, [r7, #4]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b7f      	cmp	r3, #127	; 0x7f
 800194c:	ddf4      	ble.n	8001938 <bufclear+0xc>
	}
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	2002c3a4 	.word	0x2002c3a4

08001960 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001970:	b2db      	uxtb	r3, r3
 8001972:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001974:	2200      	movs	r2, #0
 8001976:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800197a:	480e      	ldr	r0, [pc, #56]	; (80019b4 <read_byte+0x54>)
 800197c:	f006 fd24 	bl	80083c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001980:	f107 010f 	add.w	r1, r7, #15
 8001984:	2364      	movs	r3, #100	; 0x64
 8001986:	2201      	movs	r2, #1
 8001988:	480b      	ldr	r0, [pc, #44]	; (80019b8 <read_byte+0x58>)
 800198a:	f009 fee5 	bl	800b758 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 800198e:	f107 010e 	add.w	r1, r7, #14
 8001992:	2364      	movs	r3, #100	; 0x64
 8001994:	2201      	movs	r2, #1
 8001996:	4808      	ldr	r0, [pc, #32]	; (80019b8 <read_byte+0x58>)
 8001998:	f00a f812 	bl	800b9c0 <HAL_SPI_Receive>
	CS_SET;
 800199c:	2201      	movs	r2, #1
 800199e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019a2:	4804      	ldr	r0, [pc, #16]	; (80019b4 <read_byte+0x54>)
 80019a4:	f006 fd10 	bl	80083c8 <HAL_GPIO_WritePin>

	return val;
 80019a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3710      	adds	r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40020400 	.word	0x40020400
 80019b8:	2002d4d0 	.word	0x2002d4d0

080019bc <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	460a      	mov	r2, r1
 80019c6:	71fb      	strb	r3, [r7, #7]
 80019c8:	4613      	mov	r3, r2
 80019ca:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80019d6:	2200      	movs	r2, #0
 80019d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019dc:	480c      	ldr	r0, [pc, #48]	; (8001a10 <write_byte+0x54>)
 80019de:	f006 fcf3 	bl	80083c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80019e2:	f107 010f 	add.w	r1, r7, #15
 80019e6:	2364      	movs	r3, #100	; 0x64
 80019e8:	2201      	movs	r2, #1
 80019ea:	480a      	ldr	r0, [pc, #40]	; (8001a14 <write_byte+0x58>)
 80019ec:	f009 feb4 	bl	800b758 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 80019f0:	1db9      	adds	r1, r7, #6
 80019f2:	2364      	movs	r3, #100	; 0x64
 80019f4:	2201      	movs	r2, #1
 80019f6:	4807      	ldr	r0, [pc, #28]	; (8001a14 <write_byte+0x58>)
 80019f8:	f009 feae 	bl	800b758 <HAL_SPI_Transmit>
	CS_SET;
 80019fc:	2201      	movs	r2, #1
 80019fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a02:	4803      	ldr	r0, [pc, #12]	; (8001a10 <write_byte+0x54>)
 8001a04:	f006 fce0 	bl	80083c8 <HAL_GPIO_WritePin>
}
 8001a08:	bf00      	nop
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40020400 	.word	0x40020400
 8001a14:	2002d4d0 	.word	0x2002d4d0

08001a18 <IMU_init>:

uint16_t IMU_init() {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 8001a22:	2000      	movs	r0, #0
 8001a24:	f7ff ff9c 	bl	8001960 <read_byte>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001a2c:	797b      	ldrb	r3, [r7, #5]
 8001a2e:	2be0      	cmp	r3, #224	; 0xe0
 8001a30:	d119      	bne.n	8001a66 <IMU_init+0x4e>
		ret = 1;
 8001a32:	2301      	movs	r3, #1
 8001a34:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 8001a36:	2101      	movs	r1, #1
 8001a38:	2006      	movs	r0, #6
 8001a3a:	f7ff ffbf 	bl	80019bc <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 8001a3e:	2110      	movs	r1, #16
 8001a40:	2003      	movs	r0, #3
 8001a42:	f7ff ffbb 	bl	80019bc <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 8001a46:	2120      	movs	r1, #32
 8001a48:	207f      	movs	r0, #127	; 0x7f
 8001a4a:	f7ff ffb7 	bl	80019bc <write_byte>
		write_byte(0x01,0x06);	//2000dps
 8001a4e:	2106      	movs	r1, #6
 8001a50:	2001      	movs	r0, #1
 8001a52:	f7ff ffb3 	bl	80019bc <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 8001a56:	2106      	movs	r1, #6
 8001a58:	2014      	movs	r0, #20
 8001a5a:	f7ff ffaf 	bl	80019bc <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001a5e:	2100      	movs	r1, #0
 8001a60:	207f      	movs	r0, #127	; 0x7f
 8001a62:	f7ff ffab 	bl	80019bc <write_byte>
	}
	return ret;
 8001a66:	88fb      	ldrh	r3, [r7, #6]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <read_gyro_data>:

void read_gyro_data() {
 8001a70:	b598      	push	{r3, r4, r7, lr}
 8001a72:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 8001a74:	2033      	movs	r0, #51	; 0x33
 8001a76:	f7ff ff73 	bl	8001960 <read_byte>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	021b      	lsls	r3, r3, #8
 8001a7e:	b21c      	sxth	r4, r3
 8001a80:	2034      	movs	r0, #52	; 0x34
 8001a82:	f7ff ff6d 	bl	8001960 <read_byte>
 8001a86:	4603      	mov	r3, r0
 8001a88:	b21b      	sxth	r3, r3
 8001a8a:	4323      	orrs	r3, r4
 8001a8c:	b21a      	sxth	r2, r3
 8001a8e:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <read_gyro_data+0x64>)
 8001a90:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8001a92:	2035      	movs	r0, #53	; 0x35
 8001a94:	f7ff ff64 	bl	8001960 <read_byte>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	021b      	lsls	r3, r3, #8
 8001a9c:	b21c      	sxth	r4, r3
 8001a9e:	2036      	movs	r0, #54	; 0x36
 8001aa0:	f7ff ff5e 	bl	8001960 <read_byte>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	b21b      	sxth	r3, r3
 8001aa8:	4323      	orrs	r3, r4
 8001aaa:	b21a      	sxth	r2, r3
 8001aac:	4b0a      	ldr	r3, [pc, #40]	; (8001ad8 <read_gyro_data+0x68>)
 8001aae:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001ab0:	2037      	movs	r0, #55	; 0x37
 8001ab2:	f7ff ff55 	bl	8001960 <read_byte>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	021b      	lsls	r3, r3, #8
 8001aba:	b21c      	sxth	r4, r3
 8001abc:	2038      	movs	r0, #56	; 0x38
 8001abe:	f7ff ff4f 	bl	8001960 <read_byte>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	b21b      	sxth	r3, r3
 8001ac6:	4323      	orrs	r3, r4
 8001ac8:	b21a      	sxth	r2, r3
 8001aca:	4b04      	ldr	r3, [pc, #16]	; (8001adc <read_gyro_data+0x6c>)
 8001acc:	801a      	strh	r2, [r3, #0]
}
 8001ace:	bf00      	nop
 8001ad0:	bd98      	pop	{r3, r4, r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	2002d46c 	.word	0x2002d46c
 8001ad8:	2002d46a 	.word	0x2002d46a
 8001adc:	2002d464 	.word	0x2002d464

08001ae0 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

int16_t mon_zg_;

IMU::IMU() : array_idx(0), offset_(0)
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f04f 0200 	mov.w	r2, #0
 8001af6:	64da      	str	r2, [r3, #76]	; 0x4c
{
	for(uint16_t i = 0; i < STORE_NUM; i++){
 8001af8:	2300      	movs	r3, #0
 8001afa:	81fb      	strh	r3, [r7, #14]
 8001afc:	89fb      	ldrh	r3, [r7, #14]
 8001afe:	2b04      	cmp	r3, #4
 8001b00:	d82a      	bhi.n	8001b58 <_ZN3IMUC1Ev+0x78>
		xa_store_[i] = 0;
 8001b02:	89fa      	ldrh	r2, [r7, #14]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2100      	movs	r1, #0
 8001b08:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		ya_store_[i] = 0;
 8001b0c:	89fb      	ldrh	r3, [r7, #14]
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	3304      	adds	r3, #4
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	4413      	add	r3, r2
 8001b16:	2200      	movs	r2, #0
 8001b18:	805a      	strh	r2, [r3, #2]
		za_store_[i] = 0;
 8001b1a:	89fb      	ldrh	r3, [r7, #14]
 8001b1c:	687a      	ldr	r2, [r7, #4]
 8001b1e:	3308      	adds	r3, #8
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	4413      	add	r3, r2
 8001b24:	2200      	movs	r2, #0
 8001b26:	809a      	strh	r2, [r3, #4]
		xg_store_[i] = 0;
 8001b28:	89fb      	ldrh	r3, [r7, #14]
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	330c      	adds	r3, #12
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	4413      	add	r3, r2
 8001b32:	2200      	movs	r2, #0
 8001b34:	80da      	strh	r2, [r3, #6]
		yg_store_[i] = 0;
 8001b36:	89fa      	ldrh	r2, [r7, #14]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	3214      	adds	r2, #20
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		zg_store_[i] = 0;
 8001b42:	89fb      	ldrh	r3, [r7, #14]
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	3318      	adds	r3, #24
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	4413      	add	r3, r2
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	805a      	strh	r2, [r3, #2]
	for(uint16_t i = 0; i < STORE_NUM; i++){
 8001b50:	89fb      	ldrh	r3, [r7, #14]
 8001b52:	3301      	adds	r3, #1
 8001b54:	81fb      	strh	r3, [r7, #14]
 8001b56:	e7d1      	b.n	8001afc <_ZN3IMUC1Ev+0x1c>
	}

}
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3714      	adds	r7, #20
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
	...

08001b68 <_ZN3IMU4initEv>:

void IMU::init()
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001b70:	f7ff ff52 	bl	8001a18 <IMU_init>
 8001b74:	4603      	mov	r3, r0
 8001b76:	81fb      	strh	r3, [r7, #14]
	printf("who i am: %d\n", who_i_am);
 8001b78:	89fb      	ldrh	r3, [r7, #14]
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4803      	ldr	r0, [pc, #12]	; (8001b8c <_ZN3IMU4initEv+0x24>)
 8001b7e:	f011 fd6d 	bl	801365c <iprintf>

}
 8001b82:	bf00      	nop
 8001b84:	3710      	adds	r7, #16
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	080177ac 	.word	0x080177ac

08001b90 <_ZN3IMU11storeValuesEv>:

void IMU::storeValues()
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001b98:	f7ff ff6a 	bl	8001a70 <read_gyro_data>
	//read_accel_data();

	//xa_store_[array_idx] = xa;
	//ya_store_[array_idx] = ya;
	//za_store_[array_idx] = za;
	xg_store_[array_idx] = xg;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <_ZN3IMU11storeValuesEv+0x84>)
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	b219      	sxth	r1, r3
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	f100 030c 	add.w	r3, r0, #12
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	4413      	add	r3, r2
 8001bb4:	460a      	mov	r2, r1
 8001bb6:	80da      	strh	r2, [r3, #6]
	yg_store_[array_idx] = yg;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	4b15      	ldr	r3, [pc, #84]	; (8001c18 <_ZN3IMU11storeValuesEv+0x88>)
 8001bc2:	881b      	ldrh	r3, [r3, #0]
 8001bc4:	b219      	sxth	r1, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	3214      	adds	r2, #20
 8001bca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	zg_store_[array_idx] = zg;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	4b11      	ldr	r3, [pc, #68]	; (8001c1c <_ZN3IMU11storeValuesEv+0x8c>)
 8001bd8:	881b      	ldrh	r3, [r3, #0]
 8001bda:	b219      	sxth	r1, r3
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	f100 0318 	add.w	r3, r0, #24
 8001be2:	005b      	lsls	r3, r3, #1
 8001be4:	4413      	add	r3, r2
 8001be6:	460a      	mov	r2, r1
 8001be8:	805a      	strh	r2, [r3, #2]

	array_idx++;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

	if(array_idx >= STORE_NUM) array_idx = 0;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001c00:	2b04      	cmp	r3, #4
 8001c02:	d903      	bls.n	8001c0c <_ZN3IMU11storeValuesEv+0x7c>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

}
 8001c0c:	bf00      	nop
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	2002d46c 	.word	0x2002d46c
 8001c18:	2002d46a 	.word	0x2002d46a
 8001c1c:	2002d464 	.word	0x2002d464

08001c20 <_ZN3IMU12updateValuesEv>:
void IMU::updateValues()
{
 8001c20:	b480      	push	{r7}
 8001c22:	b089      	sub	sp, #36	; 0x24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
	// heap value
	int16_t temp_val[STORE_NUM];
	for(uint8_t i = 0; i < STORE_NUM; i++){
 8001c28:	2300      	movs	r3, #0
 8001c2a:	77fb      	strb	r3, [r7, #31]
 8001c2c:	7ffb      	ldrb	r3, [r7, #31]
 8001c2e:	2b04      	cmp	r3, #4
 8001c30:	d812      	bhi.n	8001c58 <_ZN3IMU12updateValuesEv+0x38>
		temp_val[i] = zg_store_[i];
 8001c32:	7ffb      	ldrb	r3, [r7, #31]
 8001c34:	7ffa      	ldrb	r2, [r7, #31]
 8001c36:	6879      	ldr	r1, [r7, #4]
 8001c38:	3318      	adds	r3, #24
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	440b      	add	r3, r1
 8001c3e:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 8001c42:	0053      	lsls	r3, r2, #1
 8001c44:	f107 0220 	add.w	r2, r7, #32
 8001c48:	4413      	add	r3, r2
 8001c4a:	460a      	mov	r2, r1
 8001c4c:	f823 2c14 	strh.w	r2, [r3, #-20]
	for(uint8_t i = 0; i < STORE_NUM; i++){
 8001c50:	7ffb      	ldrb	r3, [r7, #31]
 8001c52:	3301      	adds	r3, #1
 8001c54:	77fb      	strb	r3, [r7, #31]
 8001c56:	e7e9      	b.n	8001c2c <_ZN3IMU12updateValuesEv+0xc>
	}

	// sort
	for(uint8_t i = 0; i < STORE_NUM; i++){
 8001c58:	2300      	movs	r3, #0
 8001c5a:	77bb      	strb	r3, [r7, #30]
 8001c5c:	7fbb      	ldrb	r3, [r7, #30]
 8001c5e:	2b04      	cmp	r3, #4
 8001c60:	d847      	bhi.n	8001cf2 <_ZN3IMU12updateValuesEv+0xd2>
		for (uint8_t j = i+1; j < STORE_NUM; j++) {
 8001c62:	7fbb      	ldrb	r3, [r7, #30]
 8001c64:	3301      	adds	r3, #1
 8001c66:	777b      	strb	r3, [r7, #29]
 8001c68:	7f7b      	ldrb	r3, [r7, #29]
 8001c6a:	2b04      	cmp	r3, #4
 8001c6c:	d83d      	bhi.n	8001cea <_ZN3IMU12updateValuesEv+0xca>
			if(temp_val[i] < temp_val[j]){
 8001c6e:	7fbb      	ldrb	r3, [r7, #30]
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	f107 0220 	add.w	r2, r7, #32
 8001c76:	4413      	add	r3, r2
 8001c78:	f933 2c14 	ldrsh.w	r2, [r3, #-20]
 8001c7c:	7f7b      	ldrb	r3, [r7, #29]
 8001c7e:	005b      	lsls	r3, r3, #1
 8001c80:	f107 0120 	add.w	r1, r7, #32
 8001c84:	440b      	add	r3, r1
 8001c86:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	da29      	bge.n	8001ce2 <_ZN3IMU12updateValuesEv+0xc2>
				float tmp = temp_val[j];
 8001c8e:	7f7b      	ldrb	r3, [r7, #29]
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	f107 0220 	add.w	r2, r7, #32
 8001c96:	4413      	add	r3, r2
 8001c98:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8001c9c:	ee07 3a90 	vmov	s15, r3
 8001ca0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca4:	edc7 7a06 	vstr	s15, [r7, #24]
				temp_val[j] = temp_val[i];
 8001ca8:	7fbb      	ldrb	r3, [r7, #30]
 8001caa:	7f7a      	ldrb	r2, [r7, #29]
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	f107 0120 	add.w	r1, r7, #32
 8001cb2:	440b      	add	r3, r1
 8001cb4:	f933 1c14 	ldrsh.w	r1, [r3, #-20]
 8001cb8:	0053      	lsls	r3, r2, #1
 8001cba:	f107 0220 	add.w	r2, r7, #32
 8001cbe:	4413      	add	r3, r2
 8001cc0:	460a      	mov	r2, r1
 8001cc2:	f823 2c14 	strh.w	r2, [r3, #-20]
				temp_val[i] = tmp;
 8001cc6:	7fbb      	ldrb	r3, [r7, #30]
 8001cc8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ccc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cd0:	ee17 2a90 	vmov	r2, s15
 8001cd4:	b212      	sxth	r2, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	f107 0120 	add.w	r1, r7, #32
 8001cdc:	440b      	add	r3, r1
 8001cde:	f823 2c14 	strh.w	r2, [r3, #-20]
		for (uint8_t j = i+1; j < STORE_NUM; j++) {
 8001ce2:	7f7b      	ldrb	r3, [r7, #29]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	777b      	strb	r3, [r7, #29]
 8001ce8:	e7be      	b.n	8001c68 <_ZN3IMU12updateValuesEv+0x48>
	for(uint8_t i = 0; i < STORE_NUM; i++){
 8001cea:	7fbb      	ldrb	r3, [r7, #30]
 8001cec:	3301      	adds	r3, #1
 8001cee:	77bb      	strb	r3, [r7, #30]
 8001cf0:	e7b4      	b.n	8001c5c <_ZN3IMU12updateValuesEv+0x3c>
			}
		}
	}

	zg_ = temp_val[2];
 8001cf2:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
	mon_zg_ = zg_;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	; 0x46
 8001d02:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <_ZN3IMU12updateValuesEv+0xf4>)
 8001d04:	801a      	strh	r2, [r3, #0]

}
 8001d06:	bf00      	nop
 8001d08:	3724      	adds	r7, #36	; 0x24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	20000200 	.word	0x20000200

08001d18 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001d18:	b5b0      	push	{r4, r5, r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 8001d26:	ee07 3a90 	vmov	s15, r3
 8001d2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001d34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d38:	edc7 7a03 	vstr	s15, [r7, #12]
	return -(corrected_zg / 16.4) * PI / 180;
 8001d3c:	68f8      	ldr	r0, [r7, #12]
 8001d3e:	f7fe fc1b 	bl	8000578 <__aeabi_f2d>
 8001d42:	a316      	add	r3, pc, #88	; (adr r3, 8001d9c <_ZN3IMU8getOmegaEv+0x84>)
 8001d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d48:	f7fe fd98 	bl	800087c <__aeabi_ddiv>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4614      	mov	r4, r2
 8001d52:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001d56:	a313      	add	r3, pc, #76	; (adr r3, 8001da4 <_ZN3IMU8getOmegaEv+0x8c>)
 8001d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d5c:	4620      	mov	r0, r4
 8001d5e:	4629      	mov	r1, r5
 8001d60:	f7fe fc62 	bl	8000628 <__aeabi_dmul>
 8001d64:	4603      	mov	r3, r0
 8001d66:	460c      	mov	r4, r1
 8001d68:	4618      	mov	r0, r3
 8001d6a:	4621      	mov	r1, r4
 8001d6c:	f04f 0200 	mov.w	r2, #0
 8001d70:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <_ZN3IMU8getOmegaEv+0x80>)
 8001d72:	f7fe fd83 	bl	800087c <__aeabi_ddiv>
 8001d76:	4603      	mov	r3, r0
 8001d78:	460c      	mov	r4, r1
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	4621      	mov	r1, r4
 8001d7e:	f7fe ff4b 	bl	8000c18 <__aeabi_d2f>
 8001d82:	4603      	mov	r3, r0
 8001d84:	ee07 3a90 	vmov	s15, r3
}
 8001d88:	eeb0 0a67 	vmov.f32	s0, s15
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bdb0      	pop	{r4, r5, r7, pc}
 8001d92:	bf00      	nop
 8001d94:	f3af 8000 	nop.w
 8001d98:	40668000 	.word	0x40668000
 8001d9c:	66666666 	.word	0x66666666
 8001da0:	40306666 	.word	0x40306666
 8001da4:	54411744 	.word	0x54411744
 8001da8:	400921fb 	.word	0x400921fb

08001dac <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dae:	b08b      	sub	sp, #44	; 0x2c
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001db4:	466b      	mov	r3, sp
 8001db6:	461e      	mov	r6, r3
	HAL_Delay(1000);
 8001db8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001dbc:	f005 f86e 	bl	8006e9c <HAL_Delay>
	int16_t num = 2000;
 8001dc0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001dc4:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001dc6:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001dca:	1e5d      	subs	r5, r3, #1
 8001dcc:	61bd      	str	r5, [r7, #24]
 8001dce:	462b      	mov	r3, r5
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	f04f 0200 	mov.w	r2, #0
 8001dd8:	f04f 0300 	mov.w	r3, #0
 8001ddc:	f04f 0400 	mov.w	r4, #0
 8001de0:	0154      	lsls	r4, r2, #5
 8001de2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001de6:	014b      	lsls	r3, r1, #5
 8001de8:	462b      	mov	r3, r5
 8001dea:	3301      	adds	r3, #1
 8001dec:	4619      	mov	r1, r3
 8001dee:	f04f 0200 	mov.w	r2, #0
 8001df2:	f04f 0300 	mov.w	r3, #0
 8001df6:	f04f 0400 	mov.w	r4, #0
 8001dfa:	0154      	lsls	r4, r2, #5
 8001dfc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e00:	014b      	lsls	r3, r1, #5
 8001e02:	462b      	mov	r3, r5
 8001e04:	3301      	adds	r3, #1
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	3303      	adds	r3, #3
 8001e0a:	3307      	adds	r3, #7
 8001e0c:	08db      	lsrs	r3, r3, #3
 8001e0e:	00db      	lsls	r3, r3, #3
 8001e10:	ebad 0d03 	sub.w	sp, sp, r3
 8001e14:	466b      	mov	r3, sp
 8001e16:	3303      	adds	r3, #3
 8001e18:	089b      	lsrs	r3, r3, #2
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001e1e:	2300      	movs	r3, #0
 8001e20:	83fb      	strh	r3, [r7, #30]
 8001e22:	8bfa      	ldrh	r2, [r7, #30]
 8001e24:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	da13      	bge.n	8001e54 <_ZN3IMU11calibrationEv+0xa8>
		zg_vals[i] = float(zg_);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	; 0x46
 8001e32:	8bfb      	ldrh	r3, [r7, #30]
 8001e34:	ee07 2a90 	vmov	s15, r2
 8001e38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e3c:	697a      	ldr	r2, [r7, #20]
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	4413      	add	r3, r2
 8001e42:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 8001e46:	2002      	movs	r0, #2
 8001e48:	f005 f828 	bl	8006e9c <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001e4c:	8bfb      	ldrh	r3, [r7, #30]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	83fb      	strh	r3, [r7, #30]
 8001e52:	e7e6      	b.n	8001e22 <_ZN3IMU11calibrationEv+0x76>
	for(const auto &v : zg_vals){
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	627b      	str	r3, [r7, #36]	; 0x24
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	462b      	mov	r3, r5
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d00e      	beq.n	8001e8a <_ZN3IMU11calibrationEv+0xde>
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6e:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	edd3 7a00 	vldr	s15, [r3]
 8001e76:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e7e:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e84:	3304      	adds	r3, #4
 8001e86:	627b      	str	r3, [r7, #36]	; 0x24
 8001e88:	e7ec      	b.n	8001e64 <_ZN3IMU11calibrationEv+0xb8>
	offset_ = sum / num;
 8001e8a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001e8e:	ee07 3a90 	vmov	s15, r3
 8001e92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e96:	edd7 6a08 	vldr	s13, [r7, #32]
 8001e9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
 8001ea4:	46b5      	mov	sp, r6
}
 8001ea6:	bf00      	nop
 8001ea8:	372c      	adds	r7, #44	; 0x2c
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001eb0 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af02      	add	r7, sp, #8
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	460a      	mov	r2, r1
 8001eba:	71fb      	strb	r3, [r7, #7]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001ec0:	79bb      	ldrb	r3, [r7, #6]
 8001ec2:	b299      	uxth	r1, r3
 8001ec4:	1dfa      	adds	r2, r7, #7
 8001ec6:	2364      	movs	r3, #100	; 0x64
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	2301      	movs	r3, #1
 8001ecc:	480c      	ldr	r0, [pc, #48]	; (8001f00 <INA260_read+0x50>)
 8001ece:	f006 fbe5 	bl	800869c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001ed2:	79bb      	ldrb	r3, [r7, #6]
 8001ed4:	b299      	uxth	r1, r3
 8001ed6:	f107 020c 	add.w	r2, r7, #12
 8001eda:	2364      	movs	r3, #100	; 0x64
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	2302      	movs	r3, #2
 8001ee0:	4807      	ldr	r0, [pc, #28]	; (8001f00 <INA260_read+0x50>)
 8001ee2:	f006 fcd9 	bl	8008898 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001ee6:	7b3b      	ldrb	r3, [r7, #12]
 8001ee8:	021b      	lsls	r3, r3, #8
 8001eea:	b21a      	sxth	r2, r3
 8001eec:	7b7b      	ldrb	r3, [r7, #13]
 8001eee:	b21b      	sxth	r3, r3
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	b21b      	sxth	r3, r3
 8001ef4:	81fb      	strh	r3, [r7, #14]
	return val;
 8001ef6:	89fb      	ldrh	r3, [r7, #14]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3710      	adds	r7, #16
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	2002d684 	.word	0x2002d684

08001f04 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001f04:	b590      	push	{r4, r7, lr}
 8001f06:	b087      	sub	sp, #28
 8001f08:	af02      	add	r7, sp, #8
 8001f0a:	4604      	mov	r4, r0
 8001f0c:	4608      	mov	r0, r1
 8001f0e:	4611      	mov	r1, r2
 8001f10:	461a      	mov	r2, r3
 8001f12:	4623      	mov	r3, r4
 8001f14:	71fb      	strb	r3, [r7, #7]
 8001f16:	4603      	mov	r3, r0
 8001f18:	71bb      	strb	r3, [r7, #6]
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	717b      	strb	r3, [r7, #5]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	733b      	strb	r3, [r7, #12]
 8001f26:	79bb      	ldrb	r3, [r7, #6]
 8001f28:	737b      	strb	r3, [r7, #13]
 8001f2a:	797b      	ldrb	r3, [r7, #5]
 8001f2c:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001f2e:	793b      	ldrb	r3, [r7, #4]
 8001f30:	b299      	uxth	r1, r3
 8001f32:	f107 020c 	add.w	r2, r7, #12
 8001f36:	2364      	movs	r3, #100	; 0x64
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	4803      	ldr	r0, [pc, #12]	; (8001f4c <INA260_write+0x48>)
 8001f3e:	f006 fbad 	bl	800869c <HAL_I2C_Master_Transmit>
}
 8001f42:	bf00      	nop
 8001f44:	3714      	adds	r7, #20
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd90      	pop	{r4, r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	2002d684 	.word	0x2002d684

08001f50 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	71fb      	strb	r3, [r7, #7]
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	71bb      	strb	r3, [r7, #6]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001f62:	797b      	ldrb	r3, [r7, #5]
 8001f64:	79ba      	ldrb	r2, [r7, #6]
 8001f66:	79f9      	ldrb	r1, [r7, #7]
 8001f68:	2000      	movs	r0, #0
 8001f6a:	f7ff ffcb 	bl	8001f04 <INA260_write>
}
 8001f6e:	bf00      	nop
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b082      	sub	sp, #8
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001f80:	79fb      	ldrb	r3, [r7, #7]
 8001f82:	461a      	mov	r2, r3
 8001f84:	21df      	movs	r1, #223	; 0xdf
 8001f86:	2000      	movs	r0, #0
 8001f88:	f7ff ffe2 	bl	8001f50 <setConfig>
}
 8001f8c:	bf00      	nop
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
{

}
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
	...

08001fac <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8001fb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fbc:	482a      	ldr	r0, [pc, #168]	; (8002068 <_ZN8JoyStick8getValueEv+0xbc>)
 8001fbe:	f006 f9eb 	bl	8008398 <HAL_GPIO_ReadPin>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	bf0c      	ite	eq
 8001fc8:	2301      	moveq	r3, #1
 8001fca:	2300      	movne	r3, #0
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <_ZN8JoyStick8getValueEv+0x2e>
 8001fd2:	89fb      	ldrh	r3, [r7, #14]
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 8001fda:	2101      	movs	r1, #1
 8001fdc:	4823      	ldr	r0, [pc, #140]	; (800206c <_ZN8JoyStick8getValueEv+0xc0>)
 8001fde:	f006 f9db 	bl	8008398 <HAL_GPIO_ReadPin>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	bf0c      	ite	eq
 8001fe8:	2301      	moveq	r3, #1
 8001fea:	2300      	movne	r3, #0
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d003      	beq.n	8001ffa <_ZN8JoyStick8getValueEv+0x4e>
 8001ff2:	89fb      	ldrh	r3, [r7, #14]
 8001ff4:	f043 0302 	orr.w	r3, r3, #2
 8001ff8:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 8001ffa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ffe:	481a      	ldr	r0, [pc, #104]	; (8002068 <_ZN8JoyStick8getValueEv+0xbc>)
 8002000:	f006 f9ca 	bl	8008398 <HAL_GPIO_ReadPin>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	bf0c      	ite	eq
 800200a:	2301      	moveq	r3, #1
 800200c:	2300      	movne	r3, #0
 800200e:	b2db      	uxtb	r3, r3
 8002010:	2b00      	cmp	r3, #0
 8002012:	d003      	beq.n	800201c <_ZN8JoyStick8getValueEv+0x70>
 8002014:	89fb      	ldrh	r3, [r7, #14]
 8002016:	f043 0304 	orr.w	r3, r3, #4
 800201a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 800201c:	2104      	movs	r1, #4
 800201e:	4814      	ldr	r0, [pc, #80]	; (8002070 <_ZN8JoyStick8getValueEv+0xc4>)
 8002020:	f006 f9ba 	bl	8008398 <HAL_GPIO_ReadPin>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	bf0c      	ite	eq
 800202a:	2301      	moveq	r3, #1
 800202c:	2300      	movne	r3, #0
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b00      	cmp	r3, #0
 8002032:	d003      	beq.n	800203c <_ZN8JoyStick8getValueEv+0x90>
 8002034:	89fb      	ldrh	r3, [r7, #14]
 8002036:	f043 0308 	orr.w	r3, r3, #8
 800203a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 800203c:	2180      	movs	r1, #128	; 0x80
 800203e:	480a      	ldr	r0, [pc, #40]	; (8002068 <_ZN8JoyStick8getValueEv+0xbc>)
 8002040:	f006 f9aa 	bl	8008398 <HAL_GPIO_ReadPin>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	bf0c      	ite	eq
 800204a:	2301      	moveq	r3, #1
 800204c:	2300      	movne	r3, #0
 800204e:	b2db      	uxtb	r3, r3
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <_ZN8JoyStick8getValueEv+0xb0>
 8002054:	89fb      	ldrh	r3, [r7, #14]
 8002056:	f043 0310 	orr.w	r3, r3, #16
 800205a:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 800205c:	89fb      	ldrh	r3, [r7, #14]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	40021000 	.word	0x40021000
 800206c:	40020c00 	.word	0x40020c00
 8002070:	40020400 	.word	0x40020400

08002074 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	2b52      	cmp	r3, #82	; 0x52
 8002084:	d112      	bne.n	80020ac <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002086:	2200      	movs	r2, #0
 8002088:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800208c:	4856      	ldr	r0, [pc, #344]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800208e:	f006 f99b 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002092:	2201      	movs	r2, #1
 8002094:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002098:	4853      	ldr	r0, [pc, #332]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800209a:	f006 f995 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800209e:	2201      	movs	r2, #1
 80020a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020a4:	4850      	ldr	r0, [pc, #320]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020a6:	f006 f98f 	bl	80083c8 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 80020aa:	e098      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 80020ac:	78fb      	ldrb	r3, [r7, #3]
 80020ae:	2b47      	cmp	r3, #71	; 0x47
 80020b0:	d112      	bne.n	80020d8 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80020b2:	2201      	movs	r2, #1
 80020b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020b8:	484b      	ldr	r0, [pc, #300]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020ba:	f006 f985 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80020be:	2200      	movs	r2, #0
 80020c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020c4:	4848      	ldr	r0, [pc, #288]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020c6:	f006 f97f 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80020ca:	2201      	movs	r2, #1
 80020cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020d0:	4845      	ldr	r0, [pc, #276]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020d2:	f006 f979 	bl	80083c8 <HAL_GPIO_WritePin>
}
 80020d6:	e082      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 80020d8:	78fb      	ldrb	r3, [r7, #3]
 80020da:	2b42      	cmp	r3, #66	; 0x42
 80020dc:	d112      	bne.n	8002104 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80020de:	2201      	movs	r2, #1
 80020e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020e4:	4840      	ldr	r0, [pc, #256]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020e6:	f006 f96f 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80020ea:	2201      	movs	r2, #1
 80020ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020f0:	483d      	ldr	r0, [pc, #244]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020f2:	f006 f969 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80020f6:	2200      	movs	r2, #0
 80020f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020fc:	483a      	ldr	r0, [pc, #232]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020fe:	f006 f963 	bl	80083c8 <HAL_GPIO_WritePin>
}
 8002102:	e06c      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8002104:	78fb      	ldrb	r3, [r7, #3]
 8002106:	2b43      	cmp	r3, #67	; 0x43
 8002108:	d112      	bne.n	8002130 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800210a:	2201      	movs	r2, #1
 800210c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002110:	4835      	ldr	r0, [pc, #212]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 8002112:	f006 f959 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002116:	2200      	movs	r2, #0
 8002118:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800211c:	4832      	ldr	r0, [pc, #200]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800211e:	f006 f953 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002122:	2200      	movs	r2, #0
 8002124:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002128:	482f      	ldr	r0, [pc, #188]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800212a:	f006 f94d 	bl	80083c8 <HAL_GPIO_WritePin>
}
 800212e:	e056      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8002130:	78fb      	ldrb	r3, [r7, #3]
 8002132:	2b4d      	cmp	r3, #77	; 0x4d
 8002134:	d112      	bne.n	800215c <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002136:	2200      	movs	r2, #0
 8002138:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800213c:	482a      	ldr	r0, [pc, #168]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800213e:	f006 f943 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002142:	2201      	movs	r2, #1
 8002144:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002148:	4827      	ldr	r0, [pc, #156]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800214a:	f006 f93d 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800214e:	2200      	movs	r2, #0
 8002150:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002154:	4824      	ldr	r0, [pc, #144]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 8002156:	f006 f937 	bl	80083c8 <HAL_GPIO_WritePin>
}
 800215a:	e040      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 800215c:	78fb      	ldrb	r3, [r7, #3]
 800215e:	2b59      	cmp	r3, #89	; 0x59
 8002160:	d112      	bne.n	8002188 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002162:	2200      	movs	r2, #0
 8002164:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002168:	481f      	ldr	r0, [pc, #124]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800216a:	f006 f92d 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800216e:	2200      	movs	r2, #0
 8002170:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002174:	481c      	ldr	r0, [pc, #112]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 8002176:	f006 f927 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800217a:	2201      	movs	r2, #1
 800217c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002180:	4819      	ldr	r0, [pc, #100]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 8002182:	f006 f921 	bl	80083c8 <HAL_GPIO_WritePin>
}
 8002186:	e02a      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8002188:	78fb      	ldrb	r3, [r7, #3]
 800218a:	2b57      	cmp	r3, #87	; 0x57
 800218c:	d112      	bne.n	80021b4 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800218e:	2200      	movs	r2, #0
 8002190:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002194:	4814      	ldr	r0, [pc, #80]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 8002196:	f006 f917 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800219a:	2200      	movs	r2, #0
 800219c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021a0:	4811      	ldr	r0, [pc, #68]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80021a2:	f006 f911 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80021a6:	2200      	movs	r2, #0
 80021a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021ac:	480e      	ldr	r0, [pc, #56]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80021ae:	f006 f90b 	bl	80083c8 <HAL_GPIO_WritePin>
}
 80021b2:	e014      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 80021b4:	78fb      	ldrb	r3, [r7, #3]
 80021b6:	2b7e      	cmp	r3, #126	; 0x7e
 80021b8:	d111      	bne.n	80021de <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80021ba:	2201      	movs	r2, #1
 80021bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021c0:	4809      	ldr	r0, [pc, #36]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80021c2:	f006 f901 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80021c6:	2201      	movs	r2, #1
 80021c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021cc:	4806      	ldr	r0, [pc, #24]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80021ce:	f006 f8fb 	bl	80083c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80021d2:	2201      	movs	r2, #1
 80021d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021d8:	4803      	ldr	r0, [pc, #12]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80021da:	f006 f8f5 	bl	80083c8 <HAL_GPIO_WritePin>
}
 80021de:	bf00      	nop
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40020000 	.word	0x40020000

080021ec <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	460b      	mov	r3, r1
 80021f6:	70fb      	strb	r3, [r7, #3]
 80021f8:	4613      	mov	r3, r2
 80021fa:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 80021fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d106      	bne.n	8002212 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002204:	2201      	movs	r2, #1
 8002206:	f44f 7180 	mov.w	r1, #256	; 0x100
 800220a:	4813      	ldr	r0, [pc, #76]	; (8002258 <_ZN3LED2LREaa+0x6c>)
 800220c:	f006 f8dc 	bl	80083c8 <HAL_GPIO_WritePin>
 8002210:	e009      	b.n	8002226 <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 8002212:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d105      	bne.n	8002226 <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800221a:	2200      	movs	r2, #0
 800221c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002220:	480d      	ldr	r0, [pc, #52]	; (8002258 <_ZN3LED2LREaa+0x6c>)
 8002222:	f006 f8d1 	bl	80083c8 <HAL_GPIO_WritePin>

	if(r_status == 1)
 8002226:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d106      	bne.n	800223c <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800222e:	2201      	movs	r2, #1
 8002230:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002234:	4808      	ldr	r0, [pc, #32]	; (8002258 <_ZN3LED2LREaa+0x6c>)
 8002236:	f006 f8c7 	bl	80083c8 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 800223a:	e009      	b.n	8002250 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 800223c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d105      	bne.n	8002250 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8002244:	2200      	movs	r2, #0
 8002246:	f44f 7100 	mov.w	r1, #512	; 0x200
 800224a:	4803      	ldr	r0, [pc, #12]	; (8002258 <_ZN3LED2LREaa+0x6c>)
 800224c:	f006 f8bc 	bl	80083c8 <HAL_GPIO_WritePin>
}
 8002250:	bf00      	nop
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40020000 	.word	0x40020000

0800225c <_ZN10LineSensorC1Ev>:
#include <LineSensor.hpp>
#include <algorithm>
#include "G_variables.h"
#include "Macro.h"

LineSensor::LineSensor()
 800225c:	b580      	push	{r7, lr}
 800225e:	b092      	sub	sp, #72	; 0x48
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff fe92 	bl	8001f94 <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	637b      	str	r3, [r7, #52]	; 0x34
 8002274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002276:	647b      	str	r3, [r7, #68]	; 0x44
 8002278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800227a:	331c      	adds	r3, #28
 800227c:	633b      	str	r3, [r7, #48]	; 0x30
 800227e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002282:	429a      	cmp	r2, r3
 8002284:	d008      	beq.n	8002298 <_ZN10LineSensorC1Ev+0x3c>
 8002286:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002288:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 800228a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800228c:	2200      	movs	r2, #0
 800228e:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8002290:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002292:	3302      	adds	r3, #2
 8002294:	647b      	str	r3, [r7, #68]	; 0x44
 8002296:	e7f2      	b.n	800227e <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 800229e:	62bb      	str	r3, [r7, #40]	; 0x28
 80022a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022a2:	643b      	str	r3, [r7, #64]	; 0x40
 80022a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022a6:	3338      	adds	r3, #56	; 0x38
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
 80022aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80022ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d009      	beq.n	80022c6 <_ZN10LineSensorC1Ev+0x6a>
 80022b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022b4:	623b      	str	r3, [r7, #32]
		s = 0;
 80022b6:	6a3b      	ldr	r3, [r7, #32]
 80022b8:	f04f 0200 	mov.w	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 80022be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022c0:	3304      	adds	r3, #4
 80022c2:	643b      	str	r3, [r7, #64]	; 0x40
 80022c4:	e7f1      	b.n	80022aa <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80022cc:	61fb      	str	r3, [r7, #28]
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	3338      	adds	r3, #56	; 0x38
 80022d6:	61bb      	str	r3, [r7, #24]
 80022d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d009      	beq.n	80022f4 <_ZN10LineSensorC1Ev+0x98>
 80022e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022e2:	617b      	str	r3, [r7, #20]
		m = 0;
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	f04f 0200 	mov.w	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 80022ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022ee:	3304      	adds	r3, #4
 80022f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022f2:	e7f1      	b.n	80022d8 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 80022fa:	613b      	str	r3, [r7, #16]
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	3338      	adds	r3, #56	; 0x38
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	429a      	cmp	r2, r3
 800230c:	d009      	beq.n	8002322 <_ZN10LineSensorC1Ev+0xc6>
 800230e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002310:	60bb      	str	r3, [r7, #8]
		s = 1;
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002318:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 800231a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800231c:	3304      	adds	r3, #4
 800231e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002320:	e7f1      	b.n	8002306 <_ZN10LineSensorC1Ev+0xaa>
	}

}
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4618      	mov	r0, r3
 8002326:	3748      	adds	r7, #72	; 0x48
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	220e      	movs	r2, #14
 8002338:	4619      	mov	r1, r3
 800233a:	4803      	ldr	r0, [pc, #12]	; (8002348 <_ZN10LineSensor8ADCStartEv+0x1c>)
 800233c:	f004 fe14 	bl	8006f68 <HAL_ADC_Start_DMA>
}
 8002340:	bf00      	nop
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	2002d5a8 	.word	0x2002d5a8

0800234c <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 8002354:	2300      	movs	r3, #0
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2b0d      	cmp	r3, #13
 800235c:	dc2f      	bgt.n	80023be <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	3392      	adds	r3, #146	; 0x92
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	4413      	add	r3, r2
 8002368:	3304      	adds	r3, #4
 800236a:	ed93 7a00 	vldr	s14, [r3]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68fa      	ldr	r2, [r7, #12]
 8002372:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002376:	ee07 3a90 	vmov	s15, r3
 800237a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	33a0      	adds	r3, #160	; 0xa0
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4413      	add	r3, r2
 8002388:	3304      	adds	r3, #4
 800238a:	edd3 7a00 	vldr	s15, [r3]
 800238e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002392:	4b14      	ldr	r3, [pc, #80]	; (80023e4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	4619      	mov	r1, r3
 8002398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	460b      	mov	r3, r1
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	1a5b      	subs	r3, r3, r1
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	68f9      	ldr	r1, [r7, #12]
 80023a8:	440b      	add	r3, r1
 80023aa:	3306      	adds	r3, #6
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	3304      	adds	r3, #4
 80023b2:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	3301      	adds	r3, #1
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	e7cc      	b.n	8002358 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 80023be:	4b09      	ldr	r3, [pc, #36]	; (80023e4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	3301      	adds	r3, #1
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	4b07      	ldr	r3, [pc, #28]	; (80023e4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023c8:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 80023ca:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b09      	cmp	r3, #9
 80023d0:	d902      	bls.n	80023d8 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 80023d2:	4b04      	ldr	r3, [pc, #16]	; (80023e4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	701a      	strb	r2, [r3, #0]


}
 80023d8:	bf00      	nop
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	20000202 	.word	0x20000202

080023e8 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 80023e8:	b490      	push	{r4, r7}
 80023ea:	b08e      	sub	sp, #56	; 0x38
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
	float temp_val[10];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80023f0:	2300      	movs	r3, #0
 80023f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80023f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023fa:	2b0d      	cmp	r3, #13
 80023fc:	f200 8087 	bhi.w	800250e <_ZN10LineSensor18updateSensorValuesEv+0x126>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002400:	2300      	movs	r3, #0
 8002402:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002406:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800240a:	2b09      	cmp	r3, #9
 800240c:	d81c      	bhi.n	8002448 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 800240e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8002412:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 8002416:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	4613      	mov	r3, r2
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	1a9b      	subs	r3, r3, r2
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	4423      	add	r3, r4
 8002426:	3306      	adds	r3, #6
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	4403      	add	r3, r0
 800242c:	3304      	adds	r3, #4
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	008b      	lsls	r3, r1, #2
 8002432:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002436:	440b      	add	r3, r1
 8002438:	3b30      	subs	r3, #48	; 0x30
 800243a:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 800243c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002440:	3301      	adds	r3, #1
 8002442:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002446:	e7de      	b.n	8002406 <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 8002448:	2300      	movs	r3, #0
 800244a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 800244e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002452:	2b09      	cmp	r3, #9
 8002454:	d84d      	bhi.n	80024f2 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 8002456:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800245a:	3301      	adds	r3, #1
 800245c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002460:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002464:	2b09      	cmp	r3, #9
 8002466:	d83e      	bhi.n	80024e6 <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 8002468:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002472:	4413      	add	r3, r2
 8002474:	3b30      	subs	r3, #48	; 0x30
 8002476:	ed93 7a00 	vldr	s14, [r3]
 800247a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002484:	4413      	add	r3, r2
 8002486:	3b30      	subs	r3, #48	; 0x30
 8002488:	edd3 7a00 	vldr	s15, [r3]
 800248c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002494:	d521      	bpl.n	80024da <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 8002496:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024a0:	4413      	add	r3, r2
 80024a2:	3b30      	subs	r3, #48	; 0x30
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 80024a8:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 80024ac:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80024b0:	0092      	lsls	r2, r2, #2
 80024b2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80024b6:	440a      	add	r2, r1
 80024b8:	3a30      	subs	r2, #48	; 0x30
 80024ba:	6812      	ldr	r2, [r2, #0]
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80024c2:	440b      	add	r3, r1
 80024c4:	3b30      	subs	r3, #48	; 0x30
 80024c6:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 80024c8:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024d2:	4413      	add	r3, r2
 80024d4:	3b30      	subs	r3, #48	; 0x30
 80024d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024d8:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 80024da:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80024de:	3301      	adds	r3, #1
 80024e0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80024e4:	e7bc      	b.n	8002460 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 80024e6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80024ea:	3301      	adds	r3, #1
 80024ec:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80024f0:	e7ad      	b.n	800244e <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = temp_val[5];
 80024f2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80024f6:	69fa      	ldr	r2, [r7, #28]
 80024f8:	6879      	ldr	r1, [r7, #4]
 80024fa:	33b0      	adds	r3, #176	; 0xb0
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	440b      	add	r3, r1
 8002500:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002502:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002506:	3301      	adds	r3, #1
 8002508:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800250c:	e773      	b.n	80023f6 <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}
}
 800250e:	bf00      	nop
 8002510:	3738      	adds	r7, #56	; 0x38
 8002512:	46bd      	mov	sp, r7
 8002514:	bc90      	pop	{r4, r7}
 8002516:	4770      	bx	lr

08002518 <_ZN10LineSensor13emergencyStopEv>:
{
	printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 8002518:	b480      	push	{r7}
 800251a:	b089      	sub	sp, #36	; 0x24
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
	uint8_t cnt = 0;
 8002520:	2300      	movs	r3, #0
 8002522:	77fb      	strb	r3, [r7, #31]

	for(const auto & s : sensor){
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 800252a:	613b      	str	r3, [r7, #16]
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	61bb      	str	r3, [r7, #24]
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	3338      	adds	r3, #56	; 0x38
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	429a      	cmp	r2, r3
 800253c:	d012      	beq.n	8002564 <_ZN10LineSensor13emergencyStopEv+0x4c>
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	60bb      	str	r3, [r7, #8]
		if(s >= 600) cnt++;
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	edd3 7a00 	vldr	s15, [r3]
 8002548:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002584 <_ZN10LineSensor13emergencyStopEv+0x6c>
 800254c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002554:	db02      	blt.n	800255c <_ZN10LineSensor13emergencyStopEv+0x44>
 8002556:	7ffb      	ldrb	r3, [r7, #31]
 8002558:	3301      	adds	r3, #1
 800255a:	77fb      	strb	r3, [r7, #31]
	for(const auto & s : sensor){
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	3304      	adds	r3, #4
 8002560:	61bb      	str	r3, [r7, #24]
 8002562:	e7e8      	b.n	8002536 <_ZN10LineSensor13emergencyStopEv+0x1e>
	}

	bool flag;
	if(cnt >= AD_DATA_SIZE) flag = true;
 8002564:	7ffb      	ldrb	r3, [r7, #31]
 8002566:	2b0d      	cmp	r3, #13
 8002568:	d902      	bls.n	8002570 <_ZN10LineSensor13emergencyStopEv+0x58>
 800256a:	2301      	movs	r3, #1
 800256c:	75fb      	strb	r3, [r7, #23]
 800256e:	e001      	b.n	8002574 <_ZN10LineSensor13emergencyStopEv+0x5c>
	else flag = false;
 8002570:	2300      	movs	r3, #0
 8002572:	75fb      	strb	r3, [r7, #23]

	return flag;
 8002574:	7dfb      	ldrb	r3, [r7, #23]

}
 8002576:	4618      	mov	r0, r3
 8002578:	3724      	adds	r7, #36	; 0x24
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	44160000 	.word	0x44160000

08002588 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrl>:
float monitor_delta_theta;
float monitor_steering_angle;
float monitor_target_omega;
float monitor_r;

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl) : kp_(0), kd_(0), ki_(0), excution_flag_(false), normal_ratio_(0){
 8002588:	b480      	push	{r7}
 800258a:	b085      	sub	sp, #20
 800258c:	af00      	add	r7, sp, #0
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]
 8002594:	603b      	str	r3, [r7, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f04f 0200 	mov.w	r2, #0
 800259c:	611a      	str	r2, [r3, #16]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f04f 0200 	mov.w	r2, #0
 80025a4:	615a      	str	r2, [r3, #20]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f04f 0200 	mov.w	r2, #0
 80025ac:	619a      	str	r2, [r3, #24]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f04f 0200 	mov.w	r2, #0
 80025bc:	62da      	str	r2, [r3, #44]	; 0x2c
	motor_ = motor;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	68ba      	ldr	r2, [r7, #8]
 80025c2:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	609a      	str	r2, [r3, #8]
}
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	4618      	mov	r0, r3
 80025d4:	3714      	adds	r7, #20
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <_ZN9LineTrace9calcErrorEv>:

// --------private--------- //
float LineTrace::calcError()
{
 80025de:	b480      	push	{r7}
 80025e0:	b085      	sub	sp, #20
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 80025f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 8002602:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	edd3 7ab3 	vldr	s15, [r3, #716]	; 0x2cc
 800260e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 800261a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002626:	ee37 7a27 	vadd.f32	s14, s14, s15
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	edd3 7ab6 	vldr	s15, [r3, #728]	; 0x2d8
 8002632:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	edd3 6ab7 	vldr	s13, [r3, #732]	; 0x2dc
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	edd3 7ab8 	vldr	s15, [r3, #736]	; 0x2e0
 8002646:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 8002652:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 800265e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	edd3 7abb 	vldr	s15, [r3, #748]	; 0x2ec
 800266a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002676:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 8002682:	ee76 7aa7 	vadd.f32	s15, s13, s15
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 8002686:	ee77 7a67 	vsub.f32	s15, s14, s15
 800268a:	edc7 7a03 	vstr	s15, [r7, #12]

	return diff;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	ee07 3a90 	vmov	s15, r3

}
 8002694:	eeb0 0a67 	vmov.f32	s0, s15
 8002698:	3714      	adds	r7, #20
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	0000      	movs	r0, r0
 80026a4:	0000      	movs	r0, r0
	...

080026a8 <_ZN9LineTrace23pidAngularVelocityTraceEv>:
	pre_diff = diff;

}

void LineTrace::pidAngularVelocityTrace()
{
 80026a8:	b5b0      	push	{r4, r5, r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7ff ff94 	bl	80025de <_ZN9LineTrace9calcErrorEv>
 80026b6:	ed87 0a05 	vstr	s0, [r7, #20]
	static float pre_diff = 0;
	float p, d;
	static float i;
	float target_omega = 0;
 80026ba:	f04f 0300 	mov.w	r3, #0
 80026be:	613b      	str	r3, [r7, #16]

	p = kp_velo_ * diff;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	edd3 7a07 	vldr	s15, [r3, #28]
 80026c6:	ed97 7a05 	vldr	s14, [r7, #20]
 80026ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ce:	edc7 7a03 	vstr	s15, [r7, #12]
	d = kd_velo_ * (diff - pre_diff) / DELTA_T;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	ed93 7a08 	vldr	s14, [r3, #32]
 80026d8:	4b31      	ldr	r3, [pc, #196]	; (80027a0 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xf8>)
 80026da:	edd3 7a00 	vldr	s15, [r3]
 80026de:	edd7 6a05 	vldr	s13, [r7, #20]
 80026e2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80026e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ea:	ee17 0a90 	vmov	r0, s15
 80026ee:	f7fd ff43 	bl	8000578 <__aeabi_f2d>
 80026f2:	a329      	add	r3, pc, #164	; (adr r3, 8002798 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xf0>)
 80026f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f8:	f7fe f8c0 	bl	800087c <__aeabi_ddiv>
 80026fc:	4603      	mov	r3, r0
 80026fe:	460c      	mov	r4, r1
 8002700:	4618      	mov	r0, r3
 8002702:	4621      	mov	r1, r4
 8002704:	f7fe fa88 	bl	8000c18 <__aeabi_d2f>
 8002708:	4603      	mov	r3, r0
 800270a:	60bb      	str	r3, [r7, #8]
	i += ki_velo_ * diff * DELTA_T;
 800270c:	4b25      	ldr	r3, [pc, #148]	; (80027a4 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xfc>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4618      	mov	r0, r3
 8002712:	f7fd ff31 	bl	8000578 <__aeabi_f2d>
 8002716:	4604      	mov	r4, r0
 8002718:	460d      	mov	r5, r1
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002720:	edd7 7a05 	vldr	s15, [r7, #20]
 8002724:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002728:	ee17 0a90 	vmov	r0, s15
 800272c:	f7fd ff24 	bl	8000578 <__aeabi_f2d>
 8002730:	a319      	add	r3, pc, #100	; (adr r3, 8002798 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xf0>)
 8002732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002736:	f7fd ff77 	bl	8000628 <__aeabi_dmul>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	4620      	mov	r0, r4
 8002740:	4629      	mov	r1, r5
 8002742:	f7fd fdbb 	bl	80002bc <__adddf3>
 8002746:	4603      	mov	r3, r0
 8002748:	460c      	mov	r4, r1
 800274a:	4618      	mov	r0, r3
 800274c:	4621      	mov	r1, r4
 800274e:	f7fe fa63 	bl	8000c18 <__aeabi_d2f>
 8002752:	4602      	mov	r2, r0
 8002754:	4b13      	ldr	r3, [pc, #76]	; (80027a4 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xfc>)
 8002756:	601a      	str	r2, [r3, #0]

	target_omega = p + d + i;
 8002758:	ed97 7a03 	vldr	s14, [r7, #12]
 800275c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002760:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002764:	4b0f      	ldr	r3, [pc, #60]	; (80027a4 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xfc>)
 8002766:	edd3 7a00 	vldr	s15, [r3]
 800276a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800276e:	edc7 7a04 	vstr	s15, [r7, #16]

	velocity_ctrl_->setVelocity(target_velocity_, target_omega);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800277c:	edd7 0a04 	vldr	s1, [r7, #16]
 8002780:	eeb0 0a67 	vmov.f32	s0, s15
 8002784:	4610      	mov	r0, r2
 8002786:	f001 f9e7 	bl	8003b58 <_ZN12VelocityCtrl11setVelocityEff>

	pre_diff = diff;
 800278a:	4a05      	ldr	r2, [pc, #20]	; (80027a0 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xf8>)
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	6013      	str	r3, [r2, #0]

}
 8002790:	bf00      	nop
 8002792:	3718      	adds	r7, #24
 8002794:	46bd      	mov	sp, r7
 8002796:	bdb0      	pop	{r4, r5, r7, pc}
 8002798:	d2f1a9fc 	.word	0xd2f1a9fc
 800279c:	3f50624d 	.word	0x3f50624d
 80027a0:	20000204 	.word	0x20000204
 80027a4:	20000208 	.word	0x20000208

080027a8 <_ZN9LineTrace4initEv>:
	monitor_r = r;
}

// -------public---------- //
void LineTrace::init()
{
 80027a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027aa:	b089      	sub	sp, #36	; 0x24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
	double temp_kp_v, temp_ki_v, temp_kd_v;
	sd_read_array_double("Params", "kp_v.txt", 1, &temp_kp_v);
 80027b0:	f107 0318 	add.w	r3, r7, #24
 80027b4:	2201      	movs	r2, #1
 80027b6:	491a      	ldr	r1, [pc, #104]	; (8002820 <_ZN9LineTrace4initEv+0x78>)
 80027b8:	481a      	ldr	r0, [pc, #104]	; (8002824 <_ZN9LineTrace4initEv+0x7c>)
 80027ba:	f7fe ff81 	bl	80016c0 <sd_read_array_double>
	sd_read_array_double("Params", "ki_v.txt", 1, &temp_ki_v);
 80027be:	f107 0310 	add.w	r3, r7, #16
 80027c2:	2201      	movs	r2, #1
 80027c4:	4918      	ldr	r1, [pc, #96]	; (8002828 <_ZN9LineTrace4initEv+0x80>)
 80027c6:	4817      	ldr	r0, [pc, #92]	; (8002824 <_ZN9LineTrace4initEv+0x7c>)
 80027c8:	f7fe ff7a 	bl	80016c0 <sd_read_array_double>
	sd_read_array_double("Params", "kd_v.txt", 1, &temp_kd_v);
 80027cc:	f107 0308 	add.w	r3, r7, #8
 80027d0:	2201      	movs	r2, #1
 80027d2:	4916      	ldr	r1, [pc, #88]	; (800282c <_ZN9LineTrace4initEv+0x84>)
 80027d4:	4813      	ldr	r0, [pc, #76]	; (8002824 <_ZN9LineTrace4initEv+0x7c>)
 80027d6:	f7fe ff73 	bl	80016c0 <sd_read_array_double>
	setVeloGain(temp_kp_v, temp_ki_v, temp_kd_v);
 80027da:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80027de:	4618      	mov	r0, r3
 80027e0:	4621      	mov	r1, r4
 80027e2:	f7fe fa19 	bl	8000c18 <__aeabi_d2f>
 80027e6:	4605      	mov	r5, r0
 80027e8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80027ec:	4618      	mov	r0, r3
 80027ee:	4621      	mov	r1, r4
 80027f0:	f7fe fa12 	bl	8000c18 <__aeabi_d2f>
 80027f4:	4606      	mov	r6, r0
 80027f6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80027fa:	4618      	mov	r0, r3
 80027fc:	4621      	mov	r1, r4
 80027fe:	f7fe fa0b 	bl	8000c18 <__aeabi_d2f>
 8002802:	4603      	mov	r3, r0
 8002804:	ee01 3a10 	vmov	s2, r3
 8002808:	ee00 6a90 	vmov	s1, r6
 800280c:	ee00 5a10 	vmov	s0, r5
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f000 f826 	bl	8002862 <_ZN9LineTrace11setVeloGainEfff>

}
 8002816:	bf00      	nop
 8002818:	3724      	adds	r7, #36	; 0x24
 800281a:	46bd      	mov	sp, r7
 800281c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800281e:	bf00      	nop
 8002820:	080177bc 	.word	0x080177bc
 8002824:	080177c8 	.word	0x080177c8
 8002828:	080177d0 	.word	0x080177d0
 800282c:	080177dc 	.word	0x080177dc

08002830 <_ZN9LineTrace7setGainEfff>:

void LineTrace::setGain(float kp, float ki, float kd)
{
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	ed87 0a02 	vstr	s0, [r7, #8]
 800283c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002840:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	611a      	str	r2, [r3, #16]
	ki_ = ki;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	619a      	str	r2, [r3, #24]
	kd_ = kd;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	615a      	str	r2, [r3, #20]
}
 8002856:	bf00      	nop
 8002858:	3714      	adds	r7, #20
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr

08002862 <_ZN9LineTrace11setVeloGainEfff>:


void LineTrace::setVeloGain(float kp, float ki, float kd)
{
 8002862:	b480      	push	{r7}
 8002864:	b085      	sub	sp, #20
 8002866:	af00      	add	r7, sp, #0
 8002868:	60f8      	str	r0, [r7, #12]
 800286a:	ed87 0a02 	vstr	s0, [r7, #8]
 800286e:	edc7 0a01 	vstr	s1, [r7, #4]
 8002872:	ed87 1a00 	vstr	s2, [r7]
	kp_velo_ = kp;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	68ba      	ldr	r2, [r7, #8]
 800287a:	61da      	str	r2, [r3, #28]
	ki_velo_ = ki;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	625a      	str	r2, [r3, #36]	; 0x24
	kd_velo_ = kd;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	683a      	ldr	r2, [r7, #0]
 8002886:	621a      	str	r2, [r3, #32]
}
 8002888:	bf00      	nop
 800288a:	3714      	adds	r7, #20
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr

08002894 <_ZN9LineTrace6getKpVEv>:
{
	return kd_;
}

float LineTrace::getKpV()
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
	return kp_velo_;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	69db      	ldr	r3, [r3, #28]
 80028a0:	ee07 3a90 	vmov	s15, r3
}
 80028a4:	eeb0 0a67 	vmov.f32	s0, s15
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr

080028b2 <_ZN9LineTrace6getKiVEv>:
float LineTrace::getKiV()
{
 80028b2:	b480      	push	{r7}
 80028b4:	b083      	sub	sp, #12
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
	return ki_velo_;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028be:	ee07 3a90 	vmov	s15, r3
}
 80028c2:	eeb0 0a67 	vmov.f32	s0, s15
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <_ZN9LineTrace6getKdVEv>:
float LineTrace::getKdV()
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
	return kd_velo_;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a1b      	ldr	r3, [r3, #32]
 80028dc:	ee07 3a90 	vmov	s15, r3
}
 80028e0:	eeb0 0a67 	vmov.f32	s0, s15
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr

080028ee <_ZN9LineTrace14setNormalRatioEf>:

void LineTrace::setNormalRatio(float ratio)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b083      	sub	sp, #12
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
 80028f6:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	665a      	str	r2, [r3, #100]	; 0x64
}
 800291e:	bf00      	nop
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	0000      	movs	r0, r0
 800292c:	0000      	movs	r0, r0
	...

08002930 <_ZN9LineTrace4flipEv>:

void LineTrace::flip()
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800293e:	2b00      	cmp	r3, #0
 8002940:	d024      	beq.n	800298c <_ZN9LineTrace4flipEv+0x5c>
		//pidTrace();
		pidAngularVelocityTrace();
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7ff feb0 	bl	80026a8 <_ZN9LineTrace23pidAngularVelocityTraceEv>
		//steeringAngleTrace();

		if(line_sensor_->emergencyStop() == true){
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff fde3 	bl	8002518 <_ZN10LineSensor13emergencyStopEv>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d011      	beq.n	800297c <_ZN9LineTrace4flipEv+0x4c>
			motor_->setRatio(0, 0);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 8002998 <_ZN9LineTrace4flipEv+0x68>
 8002960:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8002998 <_ZN9LineTrace4flipEv+0x68>
 8002964:	4618      	mov	r0, r3
 8002966:	f000 f9af 	bl	8002cc8 <_ZN5Motor8setRatioEdd>
			led_.LR(1, -1);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	330c      	adds	r3, #12
 800296e:	f04f 32ff 	mov.w	r2, #4294967295
 8002972:	2101      	movs	r1, #1
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff fc39 	bl	80021ec <_ZN3LED2LREaa>
			led_.LR(0, -1);

		}
	}

}
 800297a:	e007      	b.n	800298c <_ZN9LineTrace4flipEv+0x5c>
			led_.LR(0, -1);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	330c      	adds	r3, #12
 8002980:	f04f 32ff 	mov.w	r2, #4294967295
 8002984:	2100      	movs	r1, #0
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff fc30 	bl	80021ec <_ZN3LED2LREaa>
}
 800298c:	bf00      	nop
 800298e:	3708      	adds	r7, #8
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	f3af 8000 	nop.w
	...

080029a0 <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr
 80029bc:	0000      	movs	r0, r0
	...

080029c0 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80029f0 <_ZN9LineTrace4stopEv+0x30>
 80029d8:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80029f0 <_ZN9LineTrace4stopEv+0x30>
 80029dc:	4618      	mov	r0, r3
 80029de:	f000 f973 	bl	8002cc8 <_ZN5Motor8setRatioEdd>
}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	f3af 8000 	nop.w
	...

080029f8 <_ZN6LoggerC1Ev>:
#include "Logger.hpp"
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_dis_(0){}
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002a06:	33b0      	adds	r3, #176	; 0xb0
 8002a08:	2200      	movs	r2, #0
 8002a0a:	701a      	strb	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002a12:	33b2      	adds	r3, #178	; 0xb2
 8002a14:	2200      	movs	r2, #0
 8002a16:	801a      	strh	r2, [r3, #0]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002a1e:	33b4      	adds	r3, #180	; 0xb4
 8002a20:	2200      	movs	r2, #0
 8002a22:	801a      	strh	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4618      	mov	r0, r3
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
	...

08002a34 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b088      	sub	sp, #32
 8002a38:	af02      	add	r7, sp, #8
 8002a3a:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	75fb      	strb	r3, [r7, #23]

	if(sd_mount() == 1){
 8002a40:	f7fe ff28 	bl	8001894 <sd_mount>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	bf0c      	ite	eq
 8002a4a:	2301      	moveq	r3, #1
 8002a4c:	2300      	movne	r3, #0
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d005      	beq.n	8002a60 <_ZN6Logger10sdCardInitEv+0x2c>
	  printf("mount success\r\n");
 8002a54:	4816      	ldr	r0, [pc, #88]	; (8002ab0 <_ZN6Logger10sdCardInitEv+0x7c>)
 8002a56:	f010 fe75 	bl	8013744 <puts>
	  ret = true;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	75fb      	strb	r3, [r7, #23]
 8002a5e:	e004      	b.n	8002a6a <_ZN6Logger10sdCardInitEv+0x36>
	}
	else{
	  printf("mount error\r\n");
 8002a60:	4814      	ldr	r0, [pc, #80]	; (8002ab4 <_ZN6Logger10sdCardInitEv+0x80>)
 8002a62:	f010 fe6f 	bl	8013744 <puts>
	  ret = false;
 8002a66:	2300      	movs	r3, #0
 8002a68:	75fb      	strb	r3, [r7, #23]
	}

	int	data[1];
	int temp[1];

	data[0] = 100;
 8002a6a:	2364      	movs	r3, #100	; 0x64
 8002a6c:	613b      	str	r3, [r7, #16]
	sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
 8002a6e:	f107 0210 	add.w	r2, r7, #16
 8002a72:	2301      	movs	r3, #1
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	4613      	mov	r3, r2
 8002a78:	2201      	movs	r2, #1
 8002a7a:	490f      	ldr	r1, [pc, #60]	; (8002ab8 <_ZN6Logger10sdCardInitEv+0x84>)
 8002a7c:	480f      	ldr	r0, [pc, #60]	; (8002abc <_ZN6Logger10sdCardInitEv+0x88>)
 8002a7e:	f7fe fe65 	bl	800174c <sd_write_array_int>
	sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
 8002a82:	f107 030c 	add.w	r3, r7, #12
 8002a86:	2201      	movs	r2, #1
 8002a88:	490b      	ldr	r1, [pc, #44]	; (8002ab8 <_ZN6Logger10sdCardInitEv+0x84>)
 8002a8a:	480c      	ldr	r0, [pc, #48]	; (8002abc <_ZN6Logger10sdCardInitEv+0x88>)
 8002a8c:	f7fe febc 	bl	8001808 <sd_read_array_int>
	sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write
 8002a90:	f107 020c 	add.w	r2, r7, #12
 8002a94:	2301      	movs	r3, #1
 8002a96:	9300      	str	r3, [sp, #0]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	4908      	ldr	r1, [pc, #32]	; (8002ac0 <_ZN6Logger10sdCardInitEv+0x8c>)
 8002a9e:	4807      	ldr	r0, [pc, #28]	; (8002abc <_ZN6Logger10sdCardInitEv+0x88>)
 8002aa0:	f7fe fe54 	bl	800174c <sd_write_array_int>

	return ret;
 8002aa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3718      	adds	r7, #24
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	080177e8 	.word	0x080177e8
 8002ab4:	080177f8 	.word	0x080177f8
 8002ab8:	08017808 	.word	0x08017808
 8002abc:	08017814 	.word	0x08017814
 8002ac0:	0801781c 	.word	0x0801781c

08002ac4 <_ZN6Logger8storeLogEf>:

	}

}
void Logger::storeLog(float data)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002ad6:	33b0      	adds	r3, #176	; 0xb0
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d024      	beq.n	8002b28 <_ZN6Logger8storeLogEf+0x64>
		store_data_float_[log_index_tim_] = data;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002ae4:	33b2      	adds	r3, #178	; 0xb2
 8002ae6:	881b      	ldrh	r3, [r3, #0]
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	4413      	add	r3, r2
 8002aee:	683a      	ldr	r2, [r7, #0]
 8002af0:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002af8:	33b2      	adds	r3, #178	; 0xb2
 8002afa:	881b      	ldrh	r3, [r3, #0]
 8002afc:	3301      	adds	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002b06:	33b2      	adds	r3, #178	; 0xb2
 8002b08:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002b10:	33b2      	adds	r3, #178	; 0xb2
 8002b12:	881b      	ldrh	r3, [r3, #0]
 8002b14:	f241 3287 	movw	r2, #4999	; 0x1387
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d905      	bls.n	8002b28 <_ZN6Logger8storeLogEf+0x64>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002b22:	33b2      	adds	r3, #178	; 0xb2
 8002b24:	2200      	movs	r2, #0
 8002b26:	801a      	strh	r2, [r3, #0]
	}
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <_ZN6Logger8saveLogsEPKcS1_>:
		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
	}
}

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af02      	add	r7, sp, #8
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	60b9      	str	r1, [r7, #8]
 8002b3e:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8002b40:	68fa      	ldr	r2, [r7, #12]
 8002b42:	2300      	movs	r3, #0
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	4613      	mov	r3, r2
 8002b48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b4c:	6879      	ldr	r1, [r7, #4]
 8002b4e:	68b8      	ldr	r0, [r7, #8]
 8002b50:	f7fe fcee 	bl	8001530 <sd_write_array_float>
}
 8002b54:	bf00      	nop
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:

void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af02      	add	r7, sp, #8
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
 8002b68:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8002b70:	3330      	adds	r3, #48	; 0x30
 8002b72:	2200      	movs	r2, #0
 8002b74:	9200      	str	r2, [sp, #0]
 8002b76:	f241 7270 	movw	r2, #6000	; 0x1770
 8002b7a:	6879      	ldr	r1, [r7, #4]
 8002b7c:	68b8      	ldr	r0, [r7, #8]
 8002b7e:	f7fe fcd7 	bl	8001530 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f503 4352 	add.w	r3, r3, #53760	; 0xd200
 8002b88:	33f0      	adds	r3, #240	; 0xf0
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	9200      	str	r2, [sp, #0]
 8002b8e:	f241 7270 	movw	r2, #6000	; 0x1770
 8002b92:	6839      	ldr	r1, [r7, #0]
 8002b94:	68b8      	ldr	r0, [r7, #8]
 8002b96:	f7fe fccb 	bl	8001530 <sd_write_array_float>
}
 8002b9a:	bf00      	nop
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <_ZN6Logger5startEv>:
	log_index_tim_ = 0;
	log_index_dis_ = 0;
}

void Logger::start()
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002bb0:	33b0      	adds	r3, #176	; 0xb0
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	701a      	strb	r2, [r3, #0]
}
 8002bb6:	bf00      	nop
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b083      	sub	sp, #12
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002bd0:	33b0      	adds	r3, #176	; 0xb0
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	701a      	strb	r2, [r3, #0]
}
 8002bd6:	bf00      	nop
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr

08002be2 <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8002be2:	b480      	push	{r7}
 8002be4:	b083      	sub	sp, #12
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	801a      	strh	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	805a      	strh	r2, [r3, #2]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <_ZN5Motor4initEv>:

void Motor::init()
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002c0c:	2108      	movs	r1, #8
 8002c0e:	4805      	ldr	r0, [pc, #20]	; (8002c24 <_ZN5Motor4initEv+0x20>)
 8002c10:	f009 fb0c 	bl	800c22c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002c14:	210c      	movs	r1, #12
 8002c16:	4803      	ldr	r0, [pc, #12]	; (8002c24 <_ZN5Motor4initEv+0x20>)
 8002c18:	f009 fb08 	bl	800c22c <HAL_TIM_PWM_Start>

}
 8002c1c:	bf00      	nop
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	2002d568 	.word	0x2002d568

08002c28 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	da0d      	bge.n	8002c56 <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c40:	481f      	ldr	r0, [pc, #124]	; (8002cc0 <_ZN5Motor9motorCtrlEv+0x98>)
 8002c42:	f005 fbc1 	bl	80083c8 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	425b      	negs	r3, r3
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	81fb      	strh	r3, [r7, #14]
 8002c54:	e00a      	b.n	8002c6c <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8002c56:	2201      	movs	r2, #1
 8002c58:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c5c:	4818      	ldr	r0, [pc, #96]	; (8002cc0 <_ZN5Motor9motorCtrlEv+0x98>)
 8002c5e:	f005 fbb3 	bl	80083c8 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	da0d      	bge.n	8002c92 <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8002c76:	2201      	movs	r2, #1
 8002c78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c7c:	4810      	ldr	r0, [pc, #64]	; (8002cc0 <_ZN5Motor9motorCtrlEv+0x98>)
 8002c7e:	f005 fba3 	bl	80083c8 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	425b      	negs	r3, r3
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	81bb      	strh	r3, [r7, #12]
 8002c90:	e00a      	b.n	8002ca8 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8002c92:	2200      	movs	r2, #0
 8002c94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c98:	4809      	ldr	r0, [pc, #36]	; (8002cc0 <_ZN5Motor9motorCtrlEv+0x98>)
 8002c9a:	f005 fb95 	bl	80083c8 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8002ca8:	89fa      	ldrh	r2, [r7, #14]
 8002caa:	4b06      	ldr	r3, [pc, #24]	; (8002cc4 <_ZN5Motor9motorCtrlEv+0x9c>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8002cb0:	89ba      	ldrh	r2, [r7, #12]
 8002cb2:	4b04      	ldr	r3, [pc, #16]	; (8002cc4 <_ZN5Motor9motorCtrlEv+0x9c>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002cb8:	bf00      	nop
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40020c00 	.word	0x40020c00
 8002cc4:	2002d568 	.word	0x2002d568

08002cc8 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8002cc8:	b590      	push	{r4, r7, lr}
 8002cca:	b087      	sub	sp, #28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6178      	str	r0, [r7, #20]
 8002cd0:	ed87 0b02 	vstr	d0, [r7, #8]
 8002cd4:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8002cd8:	f04f 0200 	mov.w	r2, #0
 8002cdc:	4b30      	ldr	r3, [pc, #192]	; (8002da0 <_ZN5Motor8setRatioEdd+0xd8>)
 8002cde:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ce2:	f7fd ff31 	bl	8000b48 <__aeabi_dcmpgt>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d005      	beq.n	8002cf8 <_ZN5Motor8setRatioEdd+0x30>
 8002cec:	f04f 0300 	mov.w	r3, #0
 8002cf0:	4c2b      	ldr	r4, [pc, #172]	; (8002da0 <_ZN5Motor8setRatioEdd+0xd8>)
 8002cf2:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8002cf6:	e00e      	b.n	8002d16 <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8002cf8:	f04f 0200 	mov.w	r2, #0
 8002cfc:	4b29      	ldr	r3, [pc, #164]	; (8002da4 <_ZN5Motor8setRatioEdd+0xdc>)
 8002cfe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d02:	f7fd ff03 	bl	8000b0c <__aeabi_dcmplt>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d004      	beq.n	8002d16 <_ZN5Motor8setRatioEdd+0x4e>
 8002d0c:	f04f 0300 	mov.w	r3, #0
 8002d10:	4c24      	ldr	r4, [pc, #144]	; (8002da4 <_ZN5Motor8setRatioEdd+0xdc>)
 8002d12:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8002d16:	f04f 0200 	mov.w	r2, #0
 8002d1a:	4b21      	ldr	r3, [pc, #132]	; (8002da0 <_ZN5Motor8setRatioEdd+0xd8>)
 8002d1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d20:	f7fd ff12 	bl	8000b48 <__aeabi_dcmpgt>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d005      	beq.n	8002d36 <_ZN5Motor8setRatioEdd+0x6e>
 8002d2a:	f04f 0300 	mov.w	r3, #0
 8002d2e:	4c1c      	ldr	r4, [pc, #112]	; (8002da0 <_ZN5Motor8setRatioEdd+0xd8>)
 8002d30:	e9c7 3400 	strd	r3, r4, [r7]
 8002d34:	e00e      	b.n	8002d54 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8002d36:	f04f 0200 	mov.w	r2, #0
 8002d3a:	4b1a      	ldr	r3, [pc, #104]	; (8002da4 <_ZN5Motor8setRatioEdd+0xdc>)
 8002d3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d40:	f7fd fee4 	bl	8000b0c <__aeabi_dcmplt>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d004      	beq.n	8002d54 <_ZN5Motor8setRatioEdd+0x8c>
 8002d4a:	f04f 0300 	mov.w	r3, #0
 8002d4e:	4c15      	ldr	r4, [pc, #84]	; (8002da4 <_ZN5Motor8setRatioEdd+0xdc>)
 8002d50:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8002d54:	f04f 0200 	mov.w	r2, #0
 8002d58:	4b13      	ldr	r3, [pc, #76]	; (8002da8 <_ZN5Motor8setRatioEdd+0xe0>)
 8002d5a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d5e:	f7fd fc63 	bl	8000628 <__aeabi_dmul>
 8002d62:	4603      	mov	r3, r0
 8002d64:	460c      	mov	r4, r1
 8002d66:	4618      	mov	r0, r3
 8002d68:	4621      	mov	r1, r4
 8002d6a:	f7fd ff0d 	bl	8000b88 <__aeabi_d2iz>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	b21a      	sxth	r2, r3
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8002d76:	f04f 0200 	mov.w	r2, #0
 8002d7a:	4b0b      	ldr	r3, [pc, #44]	; (8002da8 <_ZN5Motor8setRatioEdd+0xe0>)
 8002d7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d80:	f7fd fc52 	bl	8000628 <__aeabi_dmul>
 8002d84:	4603      	mov	r3, r0
 8002d86:	460c      	mov	r4, r1
 8002d88:	4618      	mov	r0, r3
 8002d8a:	4621      	mov	r1, r4
 8002d8c:	f7fd fefc 	bl	8000b88 <__aeabi_d2iz>
 8002d90:	4603      	mov	r3, r0
 8002d92:	b21a      	sxth	r2, r3
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	805a      	strh	r2, [r3, #2]

}
 8002d98:	bf00      	nop
 8002d9a:	371c      	adds	r7, #28
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd90      	pop	{r4, r7, pc}
 8002da0:	3ff00000 	.word	0x3ff00000
 8002da4:	bff00000 	.word	0xbff00000
 8002da8:	409c2000 	.word	0x409c2000

08002dac <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_(0), y_(0), theta_(0)
 8002dac:	b490      	push	{r4, r7}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
 8002db8:	603b      	str	r3, [r7, #0]
 8002dba:	68fa      	ldr	r2, [r7, #12]
 8002dbc:	f04f 0300 	mov.w	r3, #0
 8002dc0:	f04f 0400 	mov.w	r4, #0
 8002dc4:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	f04f 0300 	mov.w	r3, #0
 8002dce:	f04f 0400 	mov.w	r4, #0
 8002dd2:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	f04f 0300 	mov.w	r3, #0
 8002ddc:	f04f 0400 	mov.w	r4, #0
 8002de0:	e9c2 3408 	strd	r3, r4, [r2, #32]
{
	encoder_ = encoder;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	609a      	str	r2, [r3, #8]
}
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bc90      	pop	{r4, r7}
 8002e00:	4770      	bx	lr
 8002e02:	0000      	movs	r0, r0
 8002e04:	0000      	movs	r0, r0
	...

08002e08 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8002e08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e0c:	b086      	sub	sp, #24
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fe ff7e 	bl	8001d18 <_ZN3IMU8getOmegaEv>
 8002e1c:	ee10 3a10 	vmov	r3, s0
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7fd fba9 	bl	8000578 <__aeabi_f2d>
 8002e26:	4603      	mov	r3, r0
 8002e28:	460c      	mov	r4, r1
 8002e2a:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float distance = encoder_->getDistance();
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7fe fa9f 	bl	8001376 <_ZN7Encoder11getDistanceEv>
 8002e38:	ec54 3b10 	vmov	r3, r4, d0
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	4621      	mov	r1, r4
 8002e40:	f7fd feea 	bl	8000c18 <__aeabi_d2f>
 8002e44:	4603      	mov	r3, r0
 8002e46:	60fb      	str	r3, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 8002e48:	a356      	add	r3, pc, #344	; (adr r3, 8002fa4 <_ZN8Odometry12calcPotitionEv+0x19c>)
 8002e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e4e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e52:	f7fd fbe9 	bl	8000628 <__aeabi_dmul>
 8002e56:	4603      	mov	r3, r0
 8002e58:	460c      	mov	r4, r1
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28

	x_ = x_ + distance * cos(theta_ + delta_theta_ / 2);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f7fd fb86 	bl	8000578 <__aeabi_f2d>
 8002e6c:	4682      	mov	sl, r0
 8002e6e:	468b      	mov	fp, r1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002e7c:	f04f 0200 	mov.w	r2, #0
 8002e80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e84:	f7fd fcfa 	bl	800087c <__aeabi_ddiv>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	4640      	mov	r0, r8
 8002e8e:	4649      	mov	r1, r9
 8002e90:	f7fd fa14 	bl	80002bc <__adddf3>
 8002e94:	4602      	mov	r2, r0
 8002e96:	460b      	mov	r3, r1
 8002e98:	ec43 2b17 	vmov	d7, r2, r3
 8002e9c:	eeb0 0a47 	vmov.f32	s0, s14
 8002ea0:	eef0 0a67 	vmov.f32	s1, s15
 8002ea4:	f00e fd08 	bl	80118b8 <cos>
 8002ea8:	ec53 2b10 	vmov	r2, r3, d0
 8002eac:	4650      	mov	r0, sl
 8002eae:	4659      	mov	r1, fp
 8002eb0:	f7fd fbba 	bl	8000628 <__aeabi_dmul>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	4620      	mov	r0, r4
 8002eba:	4629      	mov	r1, r5
 8002ebc:	f7fd f9fe 	bl	80002bc <__adddf3>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	460c      	mov	r4, r1
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_ = y_ + distance * sin(theta_ + delta_theta_ / 2);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f7fd fb51 	bl	8000578 <__aeabi_f2d>
 8002ed6:	4682      	mov	sl, r0
 8002ed8:	468b      	mov	fp, r1
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002eee:	f7fd fcc5 	bl	800087c <__aeabi_ddiv>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	4640      	mov	r0, r8
 8002ef8:	4649      	mov	r1, r9
 8002efa:	f7fd f9df 	bl	80002bc <__adddf3>
 8002efe:	4602      	mov	r2, r0
 8002f00:	460b      	mov	r3, r1
 8002f02:	ec43 2b17 	vmov	d7, r2, r3
 8002f06:	eeb0 0a47 	vmov.f32	s0, s14
 8002f0a:	eef0 0a67 	vmov.f32	s1, s15
 8002f0e:	f00e fd17 	bl	8011940 <sin>
 8002f12:	ec53 2b10 	vmov	r2, r3, d0
 8002f16:	4650      	mov	r0, sl
 8002f18:	4659      	mov	r1, fp
 8002f1a:	f7fd fb85 	bl	8000628 <__aeabi_dmul>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	460b      	mov	r3, r1
 8002f22:	4620      	mov	r0, r4
 8002f24:	4629      	mov	r1, r5
 8002f26:	f7fd f9c9 	bl	80002bc <__adddf3>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	460c      	mov	r4, r1
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_ = theta_ + delta_theta_;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8002f40:	461a      	mov	r2, r3
 8002f42:	4623      	mov	r3, r4
 8002f44:	f7fd f9ba 	bl	80002bc <__adddf3>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	460c      	mov	r4, r1
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	e9c2 3408 	strd	r3, r4, [r2, #32]

	monitor_x = x_;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	4621      	mov	r1, r4
 8002f5c:	f7fd fe5c 	bl	8000c18 <__aeabi_d2f>
 8002f60:	4602      	mov	r2, r0
 8002f62:	4b0d      	ldr	r3, [pc, #52]	; (8002f98 <_ZN8Odometry12calcPotitionEv+0x190>)
 8002f64:	601a      	str	r2, [r3, #0]
	monitor_y = y_;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	4621      	mov	r1, r4
 8002f70:	f7fd fe52 	bl	8000c18 <__aeabi_d2f>
 8002f74:	4602      	mov	r2, r0
 8002f76:	4b09      	ldr	r3, [pc, #36]	; (8002f9c <_ZN8Odometry12calcPotitionEv+0x194>)
 8002f78:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8002f80:	4618      	mov	r0, r3
 8002f82:	4621      	mov	r1, r4
 8002f84:	f7fd fe48 	bl	8000c18 <__aeabi_d2f>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	4b05      	ldr	r3, [pc, #20]	; (8002fa0 <_ZN8Odometry12calcPotitionEv+0x198>)
 8002f8c:	601a      	str	r2, [r3, #0]
}
 8002f8e:	bf00      	nop
 8002f90:	3718      	adds	r7, #24
 8002f92:	46bd      	mov	sp, r7
 8002f94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f98:	2000020c 	.word	0x2000020c
 8002f9c:	20000210 	.word	0x20000210
 8002fa0:	20000214 	.word	0x20000214
 8002fa4:	d2f1a9fc 	.word	0xd2f1a9fc
 8002fa8:	3f50624d 	.word	0x3f50624d

08002fac <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
	calcPotition();
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f7ff ff27 	bl	8002e08 <_ZN8Odometry12calcPotitionEv>
}
 8002fba:	bf00      	nop
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 8002fc2:	b490      	push	{r4, r7}
 8002fc4:	b082      	sub	sp, #8
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
	x_ = 0;
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	f04f 0300 	mov.w	r3, #0
 8002fd0:	f04f 0400 	mov.w	r4, #0
 8002fd4:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_ = 0;
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	f04f 0300 	mov.w	r3, #0
 8002fde:	f04f 0400 	mov.w	r4, #0
 8002fe2:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_ = 0;
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	f04f 0300 	mov.w	r3, #0
 8002fec:	f04f 0400 	mov.w	r4, #0
 8002ff0:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 8002ff4:	bf00      	nop
 8002ff6:	3708      	adds	r7, #8
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bc90      	pop	{r4, r7}
 8002ffc:	4770      	bx	lr
	...

08003000 <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8003000:	b490      	push	{r4, r7}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	701a      	strb	r2, [r3, #0]
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	f04f 0300 	mov.w	r3, #0
 8003014:	f04f 0400 	mov.w	r4, #0
 8003018:	e9c2 3402 	strd	r3, r4, [r2, #8]
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	f04f 0300 	mov.w	r3, #0
 8003022:	f04f 0400 	mov.w	r4, #0
 8003026:	e9c2 3404 	strd	r3, r4, [r2, #16]
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	f04f 0300 	mov.w	r3, #0
 8003030:	f04f 0400 	mov.w	r4, #0
 8003034:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800303e:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8003042:	2200      	movs	r2, #0
 8003044:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 8003046:	4a29      	ldr	r2, [pc, #164]	; (80030ec <_ZN13PathFollowingC1Ev+0xec>)
 8003048:	f04f 0300 	mov.w	r3, #0
 800304c:	f04f 0400 	mov.w	r4, #0
 8003050:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8003054:	4a25      	ldr	r2, [pc, #148]	; (80030ec <_ZN13PathFollowingC1Ev+0xec>)
 8003056:	f04f 0300 	mov.w	r3, #0
 800305a:	f04f 0400 	mov.w	r4, #0
 800305e:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8003062:	4a22      	ldr	r2, [pc, #136]	; (80030ec <_ZN13PathFollowingC1Ev+0xec>)
 8003064:	f04f 0300 	mov.w	r3, #0
 8003068:	f04f 0400 	mov.w	r4, #0
 800306c:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 8003070:	4a1f      	ldr	r2, [pc, #124]	; (80030f0 <_ZN13PathFollowingC1Ev+0xf0>)
 8003072:	f04f 0300 	mov.w	r3, #0
 8003076:	f04f 0400 	mov.w	r4, #0
 800307a:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 800307e:	4a1c      	ldr	r2, [pc, #112]	; (80030f0 <_ZN13PathFollowingC1Ev+0xf0>)
 8003080:	f04f 0300 	mov.w	r3, #0
 8003084:	f04f 0400 	mov.w	r4, #0
 8003088:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 800308c:	4a18      	ldr	r2, [pc, #96]	; (80030f0 <_ZN13PathFollowingC1Ev+0xf0>)
 800308e:	f04f 0300 	mov.w	r3, #0
 8003092:	f04f 0400 	mov.w	r4, #0
 8003096:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 800309a:	4a15      	ldr	r2, [pc, #84]	; (80030f0 <_ZN13PathFollowingC1Ev+0xf0>)
 800309c:	f04f 0300 	mov.w	r3, #0
 80030a0:	f04f 0400 	mov.w	r4, #0
 80030a4:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 80030a8:	4a11      	ldr	r2, [pc, #68]	; (80030f0 <_ZN13PathFollowingC1Ev+0xf0>)
 80030aa:	f04f 0300 	mov.w	r3, #0
 80030ae:	f04f 0400 	mov.w	r4, #0
 80030b2:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 80030b6:	4a0e      	ldr	r2, [pc, #56]	; (80030f0 <_ZN13PathFollowingC1Ev+0xf0>)
 80030b8:	f04f 0300 	mov.w	r3, #0
 80030bc:	f04f 0400 	mov.w	r4, #0
 80030c0:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 80030c4:	4a0b      	ldr	r2, [pc, #44]	; (80030f4 <_ZN13PathFollowingC1Ev+0xf4>)
 80030c6:	f04f 0300 	mov.w	r3, #0
 80030ca:	f04f 0400 	mov.w	r4, #0
 80030ce:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 80030d2:	4a08      	ldr	r2, [pc, #32]	; (80030f4 <_ZN13PathFollowingC1Ev+0xf4>)
 80030d4:	f04f 0300 	mov.w	r3, #0
 80030d8:	f04f 0400 	mov.w	r4, #0
 80030dc:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4618      	mov	r0, r3
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc90      	pop	{r4, r7}
 80030ea:	4770      	bx	lr
 80030ec:	2002da68 	.word	0x2002da68
 80030f0:	2002d9f8 	.word	0x2002d9f8
 80030f4:	2002da58 	.word	0x2002da58

080030f8 <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b088      	sub	sp, #32
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 8003100:	f001 fd8c 	bl	8004c1c <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("Params", "kx.txt", 1, &temp_kx);
 8003104:	f107 0318 	add.w	r3, r7, #24
 8003108:	2201      	movs	r2, #1
 800310a:	4915      	ldr	r1, [pc, #84]	; (8003160 <_ZN13PathFollowing4initEv+0x68>)
 800310c:	4815      	ldr	r0, [pc, #84]	; (8003164 <_ZN13PathFollowing4initEv+0x6c>)
 800310e:	f7fe fad7 	bl	80016c0 <sd_read_array_double>
	sd_read_array_double("Params", "ky.txt", 1, &temp_ky);
 8003112:	f107 0310 	add.w	r3, r7, #16
 8003116:	2201      	movs	r2, #1
 8003118:	4913      	ldr	r1, [pc, #76]	; (8003168 <_ZN13PathFollowing4initEv+0x70>)
 800311a:	4812      	ldr	r0, [pc, #72]	; (8003164 <_ZN13PathFollowing4initEv+0x6c>)
 800311c:	f7fe fad0 	bl	80016c0 <sd_read_array_double>
	sd_read_array_double("Params", "kt.txt", 1, &temp_kt);
 8003120:	f107 0308 	add.w	r3, r7, #8
 8003124:	2201      	movs	r2, #1
 8003126:	4911      	ldr	r1, [pc, #68]	; (800316c <_ZN13PathFollowing4initEv+0x74>)
 8003128:	480e      	ldr	r0, [pc, #56]	; (8003164 <_ZN13PathFollowing4initEv+0x6c>)
 800312a:	f7fe fac9 	bl	80016c0 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 800312e:	ed97 7b06 	vldr	d7, [r7, #24]
 8003132:	ed97 6b04 	vldr	d6, [r7, #16]
 8003136:	ed97 5b02 	vldr	d5, [r7, #8]
 800313a:	eeb0 2a45 	vmov.f32	s4, s10
 800313e:	eef0 2a65 	vmov.f32	s5, s11
 8003142:	eeb0 1a46 	vmov.f32	s2, s12
 8003146:	eef0 1a66 	vmov.f32	s3, s13
 800314a:	eeb0 0a47 	vmov.f32	s0, s14
 800314e:	eef0 0a67 	vmov.f32	s1, s15
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f000 f80c 	bl	8003170 <_ZN13PathFollowing7setGainEddd>
}
 8003158:	bf00      	nop
 800315a:	3720      	adds	r7, #32
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}
 8003160:	08017828 	.word	0x08017828
 8003164:	08017830 	.word	0x08017830
 8003168:	08017838 	.word	0x08017838
 800316c:	08017840 	.word	0x08017840

08003170 <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 8003170:	b490      	push	{r4, r7}
 8003172:	b088      	sub	sp, #32
 8003174:	af00      	add	r7, sp, #0
 8003176:	61f8      	str	r0, [r7, #28]
 8003178:	ed87 0b04 	vstr	d0, [r7, #16]
 800317c:	ed87 1b02 	vstr	d1, [r7, #8]
 8003180:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 8003184:	4a09      	ldr	r2, [pc, #36]	; (80031ac <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003186:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800318a:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 800318e:	4a07      	ldr	r2, [pc, #28]	; (80031ac <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003190:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003194:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 8003198:	4a04      	ldr	r2, [pc, #16]	; (80031ac <_ZN13PathFollowing7setGainEddd+0x3c>)
 800319a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800319e:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80031a2:	bf00      	nop
 80031a4:	3720      	adds	r7, #32
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc90      	pop	{r4, r7}
 80031aa:	4770      	bx	lr
 80031ac:	2002da68 	.word	0x2002da68

080031b0 <_ZN13PathFollowing8getKxValEv>:

double PathFollowing::getKxVal()
{
 80031b0:	b490      	push	{r4, r7}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
	return rtParam.kx;
 80031b8:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <_ZN13PathFollowing8getKxValEv+0x24>)
 80031ba:	e9d3 3400 	ldrd	r3, r4, [r3]
 80031be:	ec44 3b17 	vmov	d7, r3, r4
}
 80031c2:	eeb0 0a47 	vmov.f32	s0, s14
 80031c6:	eef0 0a67 	vmov.f32	s1, s15
 80031ca:	3708      	adds	r7, #8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc90      	pop	{r4, r7}
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	2002da68 	.word	0x2002da68

080031d8 <_ZN13PathFollowing8getKyValEv>:

double PathFollowing::getKyVal()
{
 80031d8:	b490      	push	{r4, r7}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
	return rtParam.ky;
 80031e0:	4b06      	ldr	r3, [pc, #24]	; (80031fc <_ZN13PathFollowing8getKyValEv+0x24>)
 80031e2:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80031e6:	ec44 3b17 	vmov	d7, r3, r4
}
 80031ea:	eeb0 0a47 	vmov.f32	s0, s14
 80031ee:	eef0 0a67 	vmov.f32	s1, s15
 80031f2:	3708      	adds	r7, #8
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bc90      	pop	{r4, r7}
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	2002da68 	.word	0x2002da68

08003200 <_ZN13PathFollowing8getKtValEv>:

double PathFollowing::getKtVal()
{
 8003200:	b490      	push	{r4, r7}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
	return rtParam.kt;
 8003208:	4b06      	ldr	r3, [pc, #24]	; (8003224 <_ZN13PathFollowing8getKtValEv+0x24>)
 800320a:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 800320e:	ec44 3b17 	vmov	d7, r3, r4
}
 8003212:	eeb0 0a47 	vmov.f32	s0, s14
 8003216:	eef0 0a67 	vmov.f32	s1, s15
 800321a:	3708      	adds	r7, #8
 800321c:	46bd      	mov	sp, r7
 800321e:	bc90      	pop	{r4, r7}
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	2002da68 	.word	0x2002da68

08003228 <_ZN13PathFollowing18setTargetPathMultiEv>:
	rtU.target_y = y;
	rtU.th = th;
}

void PathFollowing::setTargetPathMulti()
{
 8003228:	b590      	push	{r4, r7, lr}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
	sd_read_array_double("Pos", "TH_S2.txt", LOG_DATA_SIZE_DIS, log_delta_thetas_);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8003236:	33a0      	adds	r3, #160	; 0xa0
 8003238:	f241 7270 	movw	r2, #6000	; 0x1770
 800323c:	490f      	ldr	r1, [pc, #60]	; (800327c <_ZN13PathFollowing18setTargetPathMultiEv+0x54>)
 800323e:	4810      	ldr	r0, [pc, #64]	; (8003280 <_ZN13PathFollowing18setTargetPathMultiEv+0x58>)
 8003240:	f7fe fa3e 	bl	80016c0 <sd_read_array_double>
	sd_read_array_double("Pos", "DIS_S2.txt", LOG_DATA_SIZE_DIS, log_distances_);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	3320      	adds	r3, #32
 8003248:	f241 7270 	movw	r2, #6000	; 0x1770
 800324c:	490d      	ldr	r1, [pc, #52]	; (8003284 <_ZN13PathFollowing18setTargetPathMultiEv+0x5c>)
 800324e:	480c      	ldr	r0, [pc, #48]	; (8003280 <_ZN13PathFollowing18setTargetPathMultiEv+0x58>)
 8003250:	f7fe fa36 	bl	80016c0 <sd_read_array_double>

	mon_log_dis = log_distances_[1];
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 800325a:	4a0b      	ldr	r2, [pc, #44]	; (8003288 <_ZN13PathFollowing18setTargetPathMultiEv+0x60>)
 800325c:	e9c2 3400 	strd	r3, r4, [r2]
	mon_log_th = log_delta_thetas_[1];
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8003266:	33a8      	adds	r3, #168	; 0xa8
 8003268:	e9d3 3400 	ldrd	r3, r4, [r3]
 800326c:	4a07      	ldr	r2, [pc, #28]	; (800328c <_ZN13PathFollowing18setTargetPathMultiEv+0x64>)
 800326e:	e9c2 3400 	strd	r3, r4, [r2]
}
 8003272:	bf00      	nop
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	bd90      	pop	{r4, r7, pc}
 800327a:	bf00      	nop
 800327c:	08017848 	.word	0x08017848
 8003280:	08017854 	.word	0x08017854
 8003284:	08017858 	.word	0x08017858
 8003288:	20000218 	.word	0x20000218
 800328c:	20000220 	.word	0x20000220

08003290 <_ZN13PathFollowing5startEv>:
{
	return rtY.tar;
}

void PathFollowing::start()
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
	execute_flag_ = true;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2201      	movs	r2, #1
 800329c:	701a      	strb	r2, [r3, #0]
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
	...

080032ac <_ZN13PathFollowing4stopEv>:

void PathFollowing::stop()
{
 80032ac:	b490      	push	{r4, r7}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
	execute_flag_ = false;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	701a      	strb	r2, [r3, #0]
	ref_num = 0;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 80032c0:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80032c4:	2200      	movs	r2, #0
 80032c6:	801a      	strh	r2, [r3, #0]
	x_tar_ = 0;
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	f04f 0300 	mov.w	r3, #0
 80032ce:	f04f 0400 	mov.w	r4, #0
 80032d2:	e9c2 3402 	strd	r3, r4, [r2, #8]
	y_tar_ = 0;
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	f04f 0400 	mov.w	r4, #0
 80032e0:	e9c2 3404 	strd	r3, r4, [r2, #16]
	th_tar_ = 0;
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	f04f 0300 	mov.w	r3, #0
 80032ea:	f04f 0400 	mov.w	r4, #0
 80032ee:	e9c2 3406 	strd	r3, r4, [r2, #24]

	rtU.target_x = 0;
 80032f2:	4a2c      	ldr	r2, [pc, #176]	; (80033a4 <_ZN13PathFollowing4stopEv+0xf8>)
 80032f4:	f04f 0300 	mov.w	r3, #0
 80032f8:	f04f 0400 	mov.w	r4, #0
 80032fc:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 8003300:	4a28      	ldr	r2, [pc, #160]	; (80033a4 <_ZN13PathFollowing4stopEv+0xf8>)
 8003302:	f04f 0300 	mov.w	r3, #0
 8003306:	f04f 0400 	mov.w	r4, #0
 800330a:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 800330e:	4a25      	ldr	r2, [pc, #148]	; (80033a4 <_ZN13PathFollowing4stopEv+0xf8>)
 8003310:	f04f 0300 	mov.w	r3, #0
 8003314:	f04f 0400 	mov.w	r4, #0
 8003318:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 800331c:	4a21      	ldr	r2, [pc, #132]	; (80033a4 <_ZN13PathFollowing4stopEv+0xf8>)
 800331e:	f04f 0300 	mov.w	r3, #0
 8003322:	f04f 0400 	mov.w	r4, #0
 8003326:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 800332a:	4a1e      	ldr	r2, [pc, #120]	; (80033a4 <_ZN13PathFollowing4stopEv+0xf8>)
 800332c:	f04f 0300 	mov.w	r3, #0
 8003330:	f04f 0400 	mov.w	r4, #0
 8003334:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 8003338:	4a1a      	ldr	r2, [pc, #104]	; (80033a4 <_ZN13PathFollowing4stopEv+0xf8>)
 800333a:	f04f 0300 	mov.w	r3, #0
 800333e:	f04f 0400 	mov.w	r4, #0
 8003342:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28

	rtDW.Add4 = 0;
 8003346:	4a18      	ldr	r2, [pc, #96]	; (80033a8 <_ZN13PathFollowing4stopEv+0xfc>)
 8003348:	f04f 0300 	mov.w	r3, #0
 800334c:	f04f 0400 	mov.w	r4, #0
 8003350:	e9c2 3400 	strd	r3, r4, [r2]
	rtDW.Add5 = 0;
 8003354:	4a14      	ldr	r2, [pc, #80]	; (80033a8 <_ZN13PathFollowing4stopEv+0xfc>)
 8003356:	f04f 0300 	mov.w	r3, #0
 800335a:	f04f 0400 	mov.w	r4, #0
 800335e:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtDW.Add3 = 0;
 8003362:	4a11      	ldr	r2, [pc, #68]	; (80033a8 <_ZN13PathFollowing4stopEv+0xfc>)
 8003364:	f04f 0300 	mov.w	r3, #0
 8003368:	f04f 0400 	mov.w	r4, #0
 800336c:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtDW.UD_DSTATE = 0;
 8003370:	4a0d      	ldr	r2, [pc, #52]	; (80033a8 <_ZN13PathFollowing4stopEv+0xfc>)
 8003372:	f04f 0300 	mov.w	r3, #0
 8003376:	f04f 0400 	mov.w	r4, #0
 800337a:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtDW.UD_DSTATE_o = 0;
 800337e:	4a0a      	ldr	r2, [pc, #40]	; (80033a8 <_ZN13PathFollowing4stopEv+0xfc>)
 8003380:	f04f 0300 	mov.w	r3, #0
 8003384:	f04f 0400 	mov.w	r4, #0
 8003388:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtDW.UD_DSTATE_d = 0;
 800338c:	4a06      	ldr	r2, [pc, #24]	; (80033a8 <_ZN13PathFollowing4stopEv+0xfc>)
 800338e:	f04f 0300 	mov.w	r3, #0
 8003392:	f04f 0400 	mov.w	r4, #0
 8003396:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
}
 800339a:	bf00      	nop
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bc90      	pop	{r4, r7}
 80033a2:	4770      	bx	lr
 80033a4:	2002d9f8 	.word	0x2002d9f8
 80033a8:	2002da28 	.word	0x2002da28

080033ac <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 80033b4:	2088      	movs	r0, #136	; 0x88
 80033b6:	f7fe fdde 	bl	8001f76 <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 80033ba:	2080      	movs	r0, #128	; 0x80
 80033bc:	f7fe fddb 	bl	8001f76 <INA260_init>
}
 80033c0:	bf00      	nop
 80033c2:	3708      	adds	r7, #8
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 80033c8:	b590      	push	{r4, r7, lr}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 80033d0:	2188      	movs	r1, #136	; 0x88
 80033d2:	2002      	movs	r0, #2
 80033d4:	f7fe fd6c 	bl	8001eb0 <INA260_read>
 80033d8:	4603      	mov	r3, r0
 80033da:	4618      	mov	r0, r3
 80033dc:	f7fd f8ba 	bl	8000554 <__aeabi_i2d>
 80033e0:	a30c      	add	r3, pc, #48	; (adr r3, 8003414 <_ZN11PowerSensor12updateValuesEv+0x4c>)
 80033e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e6:	f7fd f91f 	bl	8000628 <__aeabi_dmul>
 80033ea:	4603      	mov	r3, r0
 80033ec:	460c      	mov	r4, r1
 80033ee:	4618      	mov	r0, r3
 80033f0:	4621      	mov	r1, r4
 80033f2:	f7fd fc11 	bl	8000c18 <__aeabi_d2f>
 80033f6:	4602      	mov	r2, r0
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	4a03      	ldr	r2, [pc, #12]	; (8003410 <_ZN11PowerSensor12updateValuesEv+0x48>)
 8003402:	6013      	str	r3, [r2, #0]
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	bd90      	pop	{r4, r7, pc}
 800340c:	f3af 8000 	nop.w
 8003410:	20000228 	.word	0x20000228
 8003414:	47ae147b 	.word	0x47ae147b
 8003418:	3f547ae1 	.word	0x3f547ae1

0800341c <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	ee07 3a90 	vmov	s15, r3

}
 800342c:	eeb0 0a67 	vmov.f32	s0, s15
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	0000      	movs	r0, r0
 800343c:	0000      	movs	r0, r0
	...

08003440 <_ZN11PowerSensor12butteryCheckEv>:

bool PowerSensor::butteryCheck()
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
	static uint16_t cnt;
	bool ret = false;
 8003448:	2300      	movs	r3, #0
 800344a:	73fb      	strb	r3, [r7, #15]

	if(buttery_voltage_ < LOW_VOLTAGE_THRESHOLD) cnt++;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	4618      	mov	r0, r3
 8003452:	f7fd f891 	bl	8000578 <__aeabi_f2d>
 8003456:	a311      	add	r3, pc, #68	; (adr r3, 800349c <_ZN11PowerSensor12butteryCheckEv+0x5c>)
 8003458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345c:	f7fd fb56 	bl	8000b0c <__aeabi_dcmplt>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d006      	beq.n	8003474 <_ZN11PowerSensor12butteryCheckEv+0x34>
 8003466:	4b0c      	ldr	r3, [pc, #48]	; (8003498 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003468:	881b      	ldrh	r3, [r3, #0]
 800346a:	3301      	adds	r3, #1
 800346c:	b29a      	uxth	r2, r3
 800346e:	4b0a      	ldr	r3, [pc, #40]	; (8003498 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003470:	801a      	strh	r2, [r3, #0]
 8003472:	e002      	b.n	800347a <_ZN11PowerSensor12butteryCheckEv+0x3a>
	else cnt = 0;
 8003474:	4b08      	ldr	r3, [pc, #32]	; (8003498 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003476:	2200      	movs	r2, #0
 8003478:	801a      	strh	r2, [r3, #0]

	if(cnt >= 1) {
 800347a:	4b07      	ldr	r3, [pc, #28]	; (8003498 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 800347c:	881b      	ldrh	r3, [r3, #0]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d004      	beq.n	800348c <_ZN11PowerSensor12butteryCheckEv+0x4c>
		ret = true;
 8003482:	2301      	movs	r3, #1
 8003484:	73fb      	strb	r3, [r7, #15]
		cnt = 1;
 8003486:	4b04      	ldr	r3, [pc, #16]	; (8003498 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003488:	2201      	movs	r2, #1
 800348a:	801a      	strh	r2, [r3, #0]
	}

	return ret;
 800348c:	7bfb      	ldrb	r3, [r7, #15]
}
 800348e:	4618      	mov	r0, r3
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	2000022c 	.word	0x2000022c
 800349c:	9999999a 	.word	0x9999999a
 80034a0:	401d9999 	.word	0x401d9999

080034a4 <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 80034ac:	2300      	movs	r3, #0
 80034ae:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 80034b0:	2102      	movs	r1, #2
 80034b2:	4822      	ldr	r0, [pc, #136]	; (800353c <_ZN12RotarySwitch8getValueEv+0x98>)
 80034b4:	f004 ff70 	bl	8008398 <HAL_GPIO_ReadPin>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	bf0c      	ite	eq
 80034be:	2301      	moveq	r3, #1
 80034c0:	2300      	movne	r3, #0
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d003      	beq.n	80034d0 <_ZN12RotarySwitch8getValueEv+0x2c>
 80034c8:	89fb      	ldrh	r3, [r7, #14]
 80034ca:	f043 0301 	orr.w	r3, r3, #1
 80034ce:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 80034d0:	2108      	movs	r1, #8
 80034d2:	481a      	ldr	r0, [pc, #104]	; (800353c <_ZN12RotarySwitch8getValueEv+0x98>)
 80034d4:	f004 ff60 	bl	8008398 <HAL_GPIO_ReadPin>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	bf0c      	ite	eq
 80034de:	2301      	moveq	r3, #1
 80034e0:	2300      	movne	r3, #0
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d003      	beq.n	80034f0 <_ZN12RotarySwitch8getValueEv+0x4c>
 80034e8:	89fb      	ldrh	r3, [r7, #14]
 80034ea:	f043 0302 	orr.w	r3, r3, #2
 80034ee:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 80034f0:	2110      	movs	r1, #16
 80034f2:	4812      	ldr	r0, [pc, #72]	; (800353c <_ZN12RotarySwitch8getValueEv+0x98>)
 80034f4:	f004 ff50 	bl	8008398 <HAL_GPIO_ReadPin>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	bf0c      	ite	eq
 80034fe:	2301      	moveq	r3, #1
 8003500:	2300      	movne	r3, #0
 8003502:	b2db      	uxtb	r3, r3
 8003504:	2b00      	cmp	r3, #0
 8003506:	d003      	beq.n	8003510 <_ZN12RotarySwitch8getValueEv+0x6c>
 8003508:	89fb      	ldrh	r3, [r7, #14]
 800350a:	f043 0304 	orr.w	r3, r3, #4
 800350e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8003510:	2180      	movs	r1, #128	; 0x80
 8003512:	480a      	ldr	r0, [pc, #40]	; (800353c <_ZN12RotarySwitch8getValueEv+0x98>)
 8003514:	f004 ff40 	bl	8008398 <HAL_GPIO_ReadPin>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	bf0c      	ite	eq
 800351e:	2301      	moveq	r3, #1
 8003520:	2300      	movne	r3, #0
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	d003      	beq.n	8003530 <_ZN12RotarySwitch8getValueEv+0x8c>
 8003528:	89fb      	ldrh	r3, [r7, #14]
 800352a:	f043 0308 	orr.w	r3, r3, #8
 800352e:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8003530:	89fb      	ldrh	r3, [r7, #14]

}
 8003532:	4618      	mov	r0, r3
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	40020c00 	.word	0x40020c00

08003540 <_ZN10SideSensorC1Ev>:
 *      Author: under
 */

#include "SideSensor.hpp"

SideSensor::SideSensor()
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
{

}
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	4618      	mov	r0, r3
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
	...

08003558 <_ZN10SideSensor12updateStatusEt>:


void SideSensor::updateStatus(uint16_t gpio_pin)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	460b      	mov	r3, r1
 8003562:	807b      	strh	r3, [r7, #2]
	static bool white_flag1 = false;
	static bool white_flag2 = false;

	if (gpio_pin == GPIO_PIN_2 && white_flag1 == false){
 8003564:	887b      	ldrh	r3, [r7, #2]
 8003566:	2b04      	cmp	r3, #4
 8003568:	d111      	bne.n	800358e <_ZN10SideSensor12updateStatusEt+0x36>
 800356a:	4b28      	ldr	r3, [pc, #160]	; (800360c <_ZN10SideSensor12updateStatusEt+0xb4>)
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	f083 0301 	eor.w	r3, r3, #1
 8003572:	b2db      	uxtb	r3, r3
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00a      	beq.n	800358e <_ZN10SideSensor12updateStatusEt+0x36>
		status_ |= 0x01;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	881b      	ldrh	r3, [r3, #0]
 800357c:	f043 0301 	orr.w	r3, r3, #1
 8003580:	b29a      	uxth	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	801a      	strh	r2, [r3, #0]
		white_flag1 = true;
 8003586:	4b21      	ldr	r3, [pc, #132]	; (800360c <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003588:	2201      	movs	r2, #1
 800358a:	701a      	strb	r2, [r3, #0]
 800358c:	e010      	b.n	80035b0 <_ZN10SideSensor12updateStatusEt+0x58>
	}
	else if(gpio_pin == GPIO_PIN_2 && white_flag1 == true){
 800358e:	887b      	ldrh	r3, [r7, #2]
 8003590:	2b04      	cmp	r3, #4
 8003592:	d10d      	bne.n	80035b0 <_ZN10SideSensor12updateStatusEt+0x58>
 8003594:	4b1d      	ldr	r3, [pc, #116]	; (800360c <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d009      	beq.n	80035b0 <_ZN10SideSensor12updateStatusEt+0x58>
		status_ ^= 0x01;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	881b      	ldrh	r3, [r3, #0]
 80035a0:	f083 0301 	eor.w	r3, r3, #1
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	801a      	strh	r2, [r3, #0]
		white_flag1 = false;
 80035aa:	4b18      	ldr	r3, [pc, #96]	; (800360c <_ZN10SideSensor12updateStatusEt+0xb4>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	701a      	strb	r2, [r3, #0]

	}

	if (gpio_pin == GPIO_PIN_8 && white_flag2 == false){
 80035b0:	887b      	ldrh	r3, [r7, #2]
 80035b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035b6:	d111      	bne.n	80035dc <_ZN10SideSensor12updateStatusEt+0x84>
 80035b8:	4b15      	ldr	r3, [pc, #84]	; (8003610 <_ZN10SideSensor12updateStatusEt+0xb8>)
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	f083 0301 	eor.w	r3, r3, #1
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00a      	beq.n	80035dc <_ZN10SideSensor12updateStatusEt+0x84>
		status_ |= 0x02;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	881b      	ldrh	r3, [r3, #0]
 80035ca:	f043 0302 	orr.w	r3, r3, #2
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	801a      	strh	r2, [r3, #0]
		white_flag2 = true;
 80035d4:	4b0e      	ldr	r3, [pc, #56]	; (8003610 <_ZN10SideSensor12updateStatusEt+0xb8>)
 80035d6:	2201      	movs	r2, #1
 80035d8:	701a      	strb	r2, [r3, #0]
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
		status_ ^= 0x02;
		white_flag2 = false;
	}

}
 80035da:	e011      	b.n	8003600 <_ZN10SideSensor12updateStatusEt+0xa8>
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
 80035dc:	887b      	ldrh	r3, [r7, #2]
 80035de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035e2:	d10d      	bne.n	8003600 <_ZN10SideSensor12updateStatusEt+0xa8>
 80035e4:	4b0a      	ldr	r3, [pc, #40]	; (8003610 <_ZN10SideSensor12updateStatusEt+0xb8>)
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d009      	beq.n	8003600 <_ZN10SideSensor12updateStatusEt+0xa8>
		status_ ^= 0x02;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	881b      	ldrh	r3, [r3, #0]
 80035f0:	f083 0302 	eor.w	r3, r3, #2
 80035f4:	b29a      	uxth	r2, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	801a      	strh	r2, [r3, #0]
		white_flag2 = false;
 80035fa:	4b05      	ldr	r3, [pc, #20]	; (8003610 <_ZN10SideSensor12updateStatusEt+0xb8>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	701a      	strb	r2, [r3, #0]
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr
 800360c:	2000022e 	.word	0x2000022e
 8003610:	2000022f 	.word	0x2000022f

08003614 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	607a      	str	r2, [r7, #4]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	4a13      	ldr	r2, [pc, #76]	; (8003670 <_ZN20SystemIdentificationC1EP6LoggerP5Motor+0x5c>)
 8003624:	3308      	adds	r3, #8
 8003626:	4611      	mov	r1, r2
 8003628:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800362c:	4618      	mov	r0, r3
 800362e:	f00f f9c3 	bl	80129b8 <memcpy>
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003640:	4618      	mov	r0, r3
 8003642:	f000 f8d1 	bl	80037e8 <_ZN9__gnu_cxx17__normal_iteratorIPaSt6vectorIaSaIaEEEC1Ev>
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f04f 0200 	mov.w	r2, #0
 800364c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 220c 	strb.w	r2, [r3, #524]	; 0x20c
{
	logger_ = logger;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	68ba      	ldr	r2, [r7, #8]
 800365c:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4618      	mov	r0, r3
 8003668:	3710      	adds	r7, #16
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	08017864 	.word	0x08017864

08003674 <_ZN20SystemIdentification11outputStoreEf>:
{

}

void SystemIdentification::outputStore(float output)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b082      	sub	sp, #8
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	ed87 0a00 	vstr	s0, [r7]
	if(processing_flag_ == true){
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f893 320c 	ldrb.w	r3, [r3, #524]	; 0x20c
 8003686:	2b00      	cmp	r3, #0
 8003688:	d006      	beq.n	8003698 <_ZN20SystemIdentification11outputStoreEf+0x24>
		logger_->storeLog(output);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	ed97 0a00 	vldr	s0, [r7]
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff fa16 	bl	8002ac4 <_ZN6Logger8storeLogEf>
	}

}
 8003698:	bf00      	nop
 800369a:	3708      	adds	r7, #8
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <_ZN20SystemIdentification10outputSaveEv>:

void SystemIdentification::outputSave()
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
	logger_->saveLogs("sysident", "MSIGRES.txt");
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a04      	ldr	r2, [pc, #16]	; (80036c0 <_ZN20SystemIdentification10outputSaveEv+0x20>)
 80036ae:	4905      	ldr	r1, [pc, #20]	; (80036c4 <_ZN20SystemIdentification10outputSaveEv+0x24>)
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7ff fa3f 	bl	8002b34 <_ZN6Logger8saveLogsEPKcS1_>
}
 80036b6:	bf00      	nop
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	08017a58 	.word	0x08017a58
 80036c4:	08017a64 	.word	0x08017a64

080036c8 <_ZN20SystemIdentification10updateMsigEv>:

void SystemIdentification::updateMsig()
{
 80036c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
	if(processing_flag_ == true){
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f893 320c 	ldrb.w	r3, [r3, #524]	; 0x20c
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d048      	beq.n	800376c <_ZN20SystemIdentification10updateMsigEv+0xa4>
		inputVal_ = inputRatio_ * msigArray_[msigArrayIdx_];
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	ed93 7a82 	vldr	s14, [r3, #520]	; 0x208
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80036e6:	461a      	mov	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	4413      	add	r3, r2
 80036ec:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80036f0:	ee07 3a90 	vmov	s15, r3
 80036f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	edc3 7a81 	vstr	s15, [r3, #516]	; 0x204
		msigArrayIdx_++;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8003708:	3301      	adds	r3, #1
 800370a:	b29a      	uxth	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
		mon_msig = inputVal_;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003718:	4a16      	ldr	r2, [pc, #88]	; (8003774 <_ZN20SystemIdentification10updateMsigEv+0xac>)
 800371a:	6013      	str	r3, [r2, #0]

		if(msigArrayIdx_ >= MSIG_SIZE) msigArrayIdx_ = MSIG_SIZE;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8003722:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003726:	d304      	bcc.n	8003732 <_ZN20SystemIdentification10updateMsigEv+0x6a>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800372e:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc

		motor_->setRatio(inputVal_, -inputVal_);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685c      	ldr	r4, [r3, #4]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800373c:	4618      	mov	r0, r3
 800373e:	f7fc ff1b 	bl	8000578 <__aeabi_f2d>
 8003742:	4605      	mov	r5, r0
 8003744:	460e      	mov	r6, r1
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	edd3 7a81 	vldr	s15, [r3, #516]	; 0x204
 800374c:	eef1 7a67 	vneg.f32	s15, s15
 8003750:	ee17 3a90 	vmov	r3, s15
 8003754:	4618      	mov	r0, r3
 8003756:	f7fc ff0f 	bl	8000578 <__aeabi_f2d>
 800375a:	4602      	mov	r2, r0
 800375c:	460b      	mov	r3, r1
 800375e:	ec43 2b11 	vmov	d1, r2, r3
 8003762:	ec46 5b10 	vmov	d0, r5, r6
 8003766:	4620      	mov	r0, r4
 8003768:	f7ff faae 	bl	8002cc8 <_ZN5Motor8setRatioEdd>

	}

}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003774:	20000230 	.word	0x20000230

08003778 <_ZN20SystemIdentification5startEv>:
{
	inputRatio_ = ratio;
}

void SystemIdentification::start()
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
	//logger_->resetLogs();
	logger_->start();
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4618      	mov	r0, r3
 8003786:	f7ff fa0c 	bl	8002ba2 <_ZN6Logger5startEv>
	processing_flag_ = true;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2201      	movs	r2, #1
 800378e:	f883 220c 	strb.w	r2, [r3, #524]	; 0x20c
}
 8003792:	bf00      	nop
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	0000      	movs	r0, r0
 800379c:	0000      	movs	r0, r0
	...

080037a0 <_ZN20SystemIdentification4stopEv>:

void SystemIdentification::stop()
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
	logger_->stop();
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7ff fa08 	bl	8002bc2 <_ZN6Logger4stopEv>
	processing_flag_ = false;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 220c 	strb.w	r2, [r3, #524]	; 0x20c
	msigArrayIdx_ = 0;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
	motor_->setRatio(0, 0);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80037e0 <_ZN20SystemIdentification4stopEv+0x40>
 80037ca:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80037e0 <_ZN20SystemIdentification4stopEv+0x40>
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7ff fa7a 	bl	8002cc8 <_ZN5Motor8setRatioEdd>
}
 80037d4:	bf00      	nop
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	f3af 8000 	nop.w
	...

080037e8 <_ZN9__gnu_cxx17__normal_iteratorIPaSt6vectorIaSaIaEEEC1Ev>:
      typedef typename __traits_type::value_type  	value_type;
      typedef typename __traits_type::difference_type 	difference_type;
      typedef typename __traits_type::reference 	reference;
      typedef typename __traits_type::pointer   	pointer;

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
      : _M_current(_Iterator()) { }
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	601a      	str	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4618      	mov	r0, r3
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:

#include "VelocityCtrl.hpp"
//#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8003804:	b490      	push	{r4, r7}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
 8003810:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f04f 0200 	mov.w	r2, #0
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f04f 0200 	mov.w	r2, #0
 8003820:	605a      	str	r2, [r3, #4]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f04f 0200 	mov.w	r2, #0
 8003828:	609a      	str	r2, [r3, #8]
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	f04f 0300 	mov.w	r3, #0
 8003830:	f04f 0400 	mov.w	r4, #0
 8003834:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f04f 0200 	mov.w	r2, #0
 800383e:	619a      	str	r2, [r3, #24]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f04f 0200 	mov.w	r2, #0
 8003846:	61da      	str	r2, [r3, #28]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f04f 0200 	mov.w	r2, #0
 800384e:	621a      	str	r2, [r3, #32]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f04f 0200 	mov.w	r2, #0
 8003856:	625a      	str	r2, [r3, #36]	; 0x24
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	629a      	str	r2, [r3, #40]	; 0x28
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f04f 0200 	mov.w	r2, #0
 8003866:	62da      	str	r2, [r3, #44]	; 0x2c
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
{
	motor_ = motor;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	635a      	str	r2, [r3, #52]	; 0x34
	encoder_ = encoder;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	639a      	str	r2, [r3, #56]	; 0x38
	imu_ = imu;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	683a      	ldr	r2, [r7, #0]
 8003880:	63da      	str	r2, [r3, #60]	; 0x3c

}
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	4618      	mov	r0, r3
 8003886:	3710      	adds	r7, #16
 8003888:	46bd      	mov	sp, r7
 800388a:	bc90      	pop	{r4, r7}
 800388c:	4770      	bx	lr
	...

08003890 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

double VelocityCtrl::calcVelocity()
{
 8003890:	b590      	push	{r4, r7, lr}
 8003892:	b089      	sub	sp, #36	; 0x24
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
	double enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800389c:	f107 0208 	add.w	r2, r7, #8
 80038a0:	f107 0110 	add.w	r1, r7, #16
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7fd fd4f 	bl	8001348 <_ZN7Encoder6getCntERdS0_>
	double enc_cnt = (enc_l + enc_r) / 2;
 80038aa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80038ae:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80038b2:	461a      	mov	r2, r3
 80038b4:	4623      	mov	r3, r4
 80038b6:	f7fc fd01 	bl	80002bc <__adddf3>
 80038ba:	4603      	mov	r3, r0
 80038bc:	460c      	mov	r4, r1
 80038be:	4618      	mov	r0, r3
 80038c0:	4621      	mov	r1, r4
 80038c2:	f04f 0200 	mov.w	r2, #0
 80038c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80038ca:	f7fc ffd7 	bl	800087c <__aeabi_ddiv>
 80038ce:	4603      	mov	r3, r0
 80038d0:	460c      	mov	r4, r1
 80038d2:	e9c7 3406 	strd	r3, r4, [r7, #24]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 80038d6:	a310      	add	r3, pc, #64	; (adr r3, 8003918 <_ZN12VelocityCtrl12calcVelocityEv+0x88>)
 80038d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038dc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80038e0:	f7fc fea2 	bl	8000628 <__aeabi_dmul>
 80038e4:	4603      	mov	r3, r0
 80038e6:	460c      	mov	r4, r1
 80038e8:	4618      	mov	r0, r3
 80038ea:	4621      	mov	r1, r4
 80038ec:	f7fd f994 	bl	8000c18 <__aeabi_d2f>
 80038f0:	4602      	mov	r2, r0
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	609a      	str	r2, [r3, #8]

	return current_velocity_;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fc fe3c 	bl	8000578 <__aeabi_f2d>
 8003900:	4603      	mov	r3, r0
 8003902:	460c      	mov	r4, r1
 8003904:	ec44 3b17 	vmov	d7, r3, r4
}
 8003908:	eeb0 0a47 	vmov.f32	s0, s14
 800390c:	eef0 0a67 	vmov.f32	s1, s15
 8003910:	3724      	adds	r7, #36	; 0x24
 8003912:	46bd      	mov	sp, r7
 8003914:	bd90      	pop	{r4, r7, pc}
 8003916:	bf00      	nop
 8003918:	1ab1d998 	.word	0x1ab1d998
 800391c:	3f7830b5 	.word	0x3f7830b5

08003920 <_ZN12VelocityCtrl3pidEv>:
	return current_omega_;
}
*/

void VelocityCtrl::pid()
{
 8003920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003922:	ed2d 8b02 	vpush	{d8}
 8003926:	b08d      	sub	sp, #52	; 0x34
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
	float static v_pre_diff, o_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	ed93 7a00 	vldr	s14, [r3]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	edd3 7a02 	vldr	s15, [r3, #8]
 8003938:	ee77 7a67 	vsub.f32	s15, s14, s15
 800393c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float o_diff = target_omega_- imu_->getOmega();
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	ed93 8a01 	vldr	s16, [r3, #4]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800394a:	4618      	mov	r0, r3
 800394c:	f7fe f9e4 	bl	8001d18 <_ZN3IMU8getOmegaEv>
 8003950:	eef0 7a40 	vmov.f32	s15, s0
 8003954:	ee78 7a67 	vsub.f32	s15, s16, s15
 8003958:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	float v_p, v_d, o_p, o_d;
	static float v_i, o_i;

	v_p = v_kp_ * v_diff;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003962:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800396a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	v_i += v_ki_ * v_diff * DELTA_T;
 800396e:	4b76      	ldr	r3, [pc, #472]	; (8003b48 <_ZN12VelocityCtrl3pidEv+0x228>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4618      	mov	r0, r3
 8003974:	f7fc fe00 	bl	8000578 <__aeabi_f2d>
 8003978:	4604      	mov	r4, r0
 800397a:	460d      	mov	r5, r1
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	ed93 7a08 	vldr	s14, [r3, #32]
 8003982:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003986:	ee67 7a27 	vmul.f32	s15, s14, s15
 800398a:	ee17 0a90 	vmov	r0, s15
 800398e:	f7fc fdf3 	bl	8000578 <__aeabi_f2d>
 8003992:	a36b      	add	r3, pc, #428	; (adr r3, 8003b40 <_ZN12VelocityCtrl3pidEv+0x220>)
 8003994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003998:	f7fc fe46 	bl	8000628 <__aeabi_dmul>
 800399c:	4602      	mov	r2, r0
 800399e:	460b      	mov	r3, r1
 80039a0:	4620      	mov	r0, r4
 80039a2:	4629      	mov	r1, r5
 80039a4:	f7fc fc8a 	bl	80002bc <__adddf3>
 80039a8:	4603      	mov	r3, r0
 80039aa:	460c      	mov	r4, r1
 80039ac:	4618      	mov	r0, r3
 80039ae:	4621      	mov	r1, r4
 80039b0:	f7fd f932 	bl	8000c18 <__aeabi_d2f>
 80039b4:	4602      	mov	r2, r0
 80039b6:	4b64      	ldr	r3, [pc, #400]	; (8003b48 <_ZN12VelocityCtrl3pidEv+0x228>)
 80039b8:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) * DELTA_T;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	ed93 7a07 	vldr	s14, [r3, #28]
 80039c0:	4b62      	ldr	r3, [pc, #392]	; (8003b4c <_ZN12VelocityCtrl3pidEv+0x22c>)
 80039c2:	edd3 7a00 	vldr	s15, [r3]
 80039c6:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80039ca:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80039ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039d2:	ee17 0a90 	vmov	r0, s15
 80039d6:	f7fc fdcf 	bl	8000578 <__aeabi_f2d>
 80039da:	a359      	add	r3, pc, #356	; (adr r3, 8003b40 <_ZN12VelocityCtrl3pidEv+0x220>)
 80039dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e0:	f7fc fe22 	bl	8000628 <__aeabi_dmul>
 80039e4:	4603      	mov	r3, r0
 80039e6:	460c      	mov	r4, r1
 80039e8:	4618      	mov	r0, r3
 80039ea:	4621      	mov	r1, r4
 80039ec:	f7fd f914 	bl	8000c18 <__aeabi_d2f>
 80039f0:	4603      	mov	r3, r0
 80039f2:	623b      	str	r3, [r7, #32]

	o_p = o_kp_ * o_diff;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80039fa:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80039fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a02:	edc7 7a07 	vstr	s15, [r7, #28]
	o_i += o_ki_ * o_diff * DELTA_T;
 8003a06:	4b52      	ldr	r3, [pc, #328]	; (8003b50 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7fc fdb4 	bl	8000578 <__aeabi_f2d>
 8003a10:	4604      	mov	r4, r0
 8003a12:	460d      	mov	r5, r1
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8003a1a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a22:	ee17 0a90 	vmov	r0, s15
 8003a26:	f7fc fda7 	bl	8000578 <__aeabi_f2d>
 8003a2a:	a345      	add	r3, pc, #276	; (adr r3, 8003b40 <_ZN12VelocityCtrl3pidEv+0x220>)
 8003a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a30:	f7fc fdfa 	bl	8000628 <__aeabi_dmul>
 8003a34:	4602      	mov	r2, r0
 8003a36:	460b      	mov	r3, r1
 8003a38:	4620      	mov	r0, r4
 8003a3a:	4629      	mov	r1, r5
 8003a3c:	f7fc fc3e 	bl	80002bc <__adddf3>
 8003a40:	4603      	mov	r3, r0
 8003a42:	460c      	mov	r4, r1
 8003a44:	4618      	mov	r0, r3
 8003a46:	4621      	mov	r1, r4
 8003a48:	f7fd f8e6 	bl	8000c18 <__aeabi_d2f>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	4b40      	ldr	r3, [pc, #256]	; (8003b50 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003a50:	601a      	str	r2, [r3, #0]
	o_d = o_kd_ * (o_diff - o_pre_diff) * DELTA_T;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8003a58:	4b3e      	ldr	r3, [pc, #248]	; (8003b54 <_ZN12VelocityCtrl3pidEv+0x234>)
 8003a5a:	edd3 7a00 	vldr	s15, [r3]
 8003a5e:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8003a62:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003a66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a6a:	ee17 0a90 	vmov	r0, s15
 8003a6e:	f7fc fd83 	bl	8000578 <__aeabi_f2d>
 8003a72:	a333      	add	r3, pc, #204	; (adr r3, 8003b40 <_ZN12VelocityCtrl3pidEv+0x220>)
 8003a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a78:	f7fc fdd6 	bl	8000628 <__aeabi_dmul>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	460c      	mov	r4, r1
 8003a80:	4618      	mov	r0, r3
 8003a82:	4621      	mov	r1, r4
 8003a84:	f7fd f8c8 	bl	8000c18 <__aeabi_d2f>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	61bb      	str	r3, [r7, #24]

	float v_left_ratio, v_right_ratio, o_left_ratio, o_right_ratio;

	v_left_ratio = v_right_ratio =  v_p + v_d + v_i;
 8003a8c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003a90:	edd7 7a08 	vldr	s15, [r7, #32]
 8003a94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a98:	4b2b      	ldr	r3, [pc, #172]	; (8003b48 <_ZN12VelocityCtrl3pidEv+0x228>)
 8003a9a:	edd3 7a00 	vldr	s15, [r3]
 8003a9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003aa2:	edc7 7a05 	vstr	s15, [r7, #20]
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	613b      	str	r3, [r7, #16]

	o_left_ratio = o_p + o_d + o_i;
 8003aaa:	ed97 7a07 	vldr	s14, [r7, #28]
 8003aae:	edd7 7a06 	vldr	s15, [r7, #24]
 8003ab2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ab6:	4b26      	ldr	r3, [pc, #152]	; (8003b50 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003ab8:	edd3 7a00 	vldr	s15, [r3]
 8003abc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ac0:	edc7 7a03 	vstr	s15, [r7, #12]
	o_right_ratio = -(o_p + o_d + o_i);
 8003ac4:	ed97 7a07 	vldr	s14, [r7, #28]
 8003ac8:	edd7 7a06 	vldr	s15, [r7, #24]
 8003acc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ad0:	4b1f      	ldr	r3, [pc, #124]	; (8003b50 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003ad2:	edd3 7a00 	vldr	s15, [r3]
 8003ad6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ada:	eef1 7a67 	vneg.f32	s15, s15
 8003ade:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(v_left_ratio + o_left_ratio, v_right_ratio + o_right_ratio);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8003ae6:	ed97 7a04 	vldr	s14, [r7, #16]
 8003aea:	edd7 7a03 	vldr	s15, [r7, #12]
 8003aee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003af2:	ee17 0a90 	vmov	r0, s15
 8003af6:	f7fc fd3f 	bl	8000578 <__aeabi_f2d>
 8003afa:	4605      	mov	r5, r0
 8003afc:	460e      	mov	r6, r1
 8003afe:	ed97 7a05 	vldr	s14, [r7, #20]
 8003b02:	edd7 7a02 	vldr	s15, [r7, #8]
 8003b06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b0a:	ee17 0a90 	vmov	r0, s15
 8003b0e:	f7fc fd33 	bl	8000578 <__aeabi_f2d>
 8003b12:	4602      	mov	r2, r0
 8003b14:	460b      	mov	r3, r1
 8003b16:	ec43 2b11 	vmov	d1, r2, r3
 8003b1a:	ec46 5b10 	vmov	d0, r5, r6
 8003b1e:	4620      	mov	r0, r4
 8003b20:	f7ff f8d2 	bl	8002cc8 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8003b24:	4a09      	ldr	r2, [pc, #36]	; (8003b4c <_ZN12VelocityCtrl3pidEv+0x22c>)
 8003b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b28:	6013      	str	r3, [r2, #0]
	o_pre_diff = o_diff;
 8003b2a:	4a0a      	ldr	r2, [pc, #40]	; (8003b54 <_ZN12VelocityCtrl3pidEv+0x234>)
 8003b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b2e:	6013      	str	r3, [r2, #0]
}
 8003b30:	bf00      	nop
 8003b32:	3734      	adds	r7, #52	; 0x34
 8003b34:	46bd      	mov	sp, r7
 8003b36:	ecbd 8b02 	vpop	{d8}
 8003b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b3c:	f3af 8000 	nop.w
 8003b40:	d2f1a9fc 	.word	0xd2f1a9fc
 8003b44:	3f50624d 	.word	0x3f50624d
 8003b48:	2000023c 	.word	0x2000023c
 8003b4c:	20000234 	.word	0x20000234
 8003b50:	20000240 	.word	0x20000240
 8003b54:	20000238 	.word	0x20000238

08003b58 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b085      	sub	sp, #20
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	ed87 0a02 	vstr	s0, [r7, #8]
 8003b64:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	68ba      	ldr	r2, [r7, #8]
 8003b6c:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	605a      	str	r2, [r3, #4]
}
 8003b74:	bf00      	nop
 8003b76:	3714      	adds	r7, #20
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	ed87 0a02 	vstr	s0, [r7, #8]
 8003b8c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003b90:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	619a      	str	r2, [r3, #24]
	v_ki_ = ki;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	621a      	str	r2, [r3, #32]
	v_kd_ = kd;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	61da      	str	r2, [r3, #28]
}
 8003ba6:	bf00      	nop
 8003ba8:	3714      	adds	r7, #20
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr

08003bb2 <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	b085      	sub	sp, #20
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	60f8      	str	r0, [r7, #12]
 8003bba:	ed87 0a02 	vstr	s0, [r7, #8]
 8003bbe:	edc7 0a01 	vstr	s1, [r7, #4]
 8003bc2:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	68ba      	ldr	r2, [r7, #8]
 8003bca:	625a      	str	r2, [r3, #36]	; 0x24
	o_ki_ = ki;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	62da      	str	r2, [r3, #44]	; 0x2c
	o_kd_ = kd;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003bd8:	bf00      	nop
 8003bda:	3714      	adds	r7, #20
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f7ff fe4f 	bl	8003890 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d002      	beq.n	8003c02 <_ZN12VelocityCtrl4flipEv+0x1e>
		pid();
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f7ff fe8f 	bl	8003920 <_ZN12VelocityCtrl3pidEv>
	}


}
 8003c02:	bf00      	nop
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8003c0a:	b480      	push	{r7}
 8003c0c:	b083      	sub	sp, #12
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	//calcOmega();
}
 8003c1a:	bf00      	nop
 8003c1c:	370c      	adds	r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
	...

08003c28 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	motor_->setRatio(0, 0);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c3c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8003c58 <_ZN12VelocityCtrl4stopEv+0x30>
 8003c40:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8003c58 <_ZN12VelocityCtrl4stopEv+0x30>
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7ff f83f 	bl	8002cc8 <_ZN5Motor8setRatioEdd>

}
 8003c4a:	bf00      	nop
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	f3af 8000 	nop.w
	...

08003c60 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003c68:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003c6c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8003c70:	f003 0301 	and.w	r3, r3, #1
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d013      	beq.n	8003ca0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003c78:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003c7c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8003c80:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d00b      	beq.n	8003ca0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003c88:	e000      	b.n	8003c8c <ITM_SendChar+0x2c>
    {
      __NOP();
 8003c8a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003c8c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d0f9      	beq.n	8003c8a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003c96:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	b2d2      	uxtb	r2, r2
 8003c9e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003ca0:	687b      	ldr	r3, [r7, #4]
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int _write(int file, char *ptr, int len)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b086      	sub	sp, #24
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	60f8      	str	r0, [r7, #12]
 8003cb6:	60b9      	str	r1, [r7, #8]
 8003cb8:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8003cba:	2300      	movs	r3, #0
 8003cbc:	617b      	str	r3, [r7, #20]
 8003cbe:	e009      	b.n	8003cd4 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	1c5a      	adds	r2, r3, #1
 8003cc4:	60ba      	str	r2, [r7, #8]
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7ff ffc9 	bl	8003c60 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	617b      	str	r3, [r7, #20]
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	dbf1      	blt.n	8003cc0 <_write+0x12>
  }
  return len;
 8003cdc:	687b      	ldr	r3, [r7, #4]
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3718      	adds	r7, #24
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b082      	sub	sp, #8
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	4603      	mov	r3, r0
 8003cee:	80fb      	strh	r3, [r7, #6]
	cppExit(GPIO_Pin);
 8003cf0:	88fb      	ldrh	r3, [r7, #6]
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f001 ff3c 	bl	8005b70 <cppExit>
}
 8003cf8:	bf00      	nop
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a1e      	ldr	r2, [pc, #120]	; (8003d88 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d10e      	bne.n	8003d30 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip1ms();
 8003d12:	f001 fe95 	bl	8005a40 <cppFlip1ms>

		tim6_timer++;
 8003d16:	4b1d      	ldr	r3, [pc, #116]	; (8003d8c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	4a1b      	ldr	r2, [pc, #108]	; (8003d8c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003d1e:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8003d20:	4b1a      	ldr	r3, [pc, #104]	; (8003d8c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a1a      	ldr	r2, [pc, #104]	; (8003d90 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d902      	bls.n	8003d30 <HAL_TIM_PeriodElapsedCallback+0x30>
 8003d2a:	4b18      	ldr	r3, [pc, #96]	; (8003d8c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM7){
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a17      	ldr	r2, [pc, #92]	; (8003d94 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d10e      	bne.n	8003d58 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip100ns();
 8003d3a:	f001 fedd 	bl	8005af8 <cppFlip100ns>

		tim7_timer++;
 8003d3e:	4b16      	ldr	r3, [pc, #88]	; (8003d98 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	3301      	adds	r3, #1
 8003d44:	4a14      	ldr	r2, [pc, #80]	; (8003d98 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003d46:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8003d48:	4b13      	ldr	r3, [pc, #76]	; (8003d98 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a10      	ldr	r2, [pc, #64]	; (8003d90 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d902      	bls.n	8003d58 <HAL_TIM_PeriodElapsedCallback+0x58>
 8003d52:	4b11      	ldr	r3, [pc, #68]	; (8003d98 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	601a      	str	r2, [r3, #0]
	}
	if(htim->Instance == TIM13){
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a0f      	ldr	r2, [pc, #60]	; (8003d9c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d10e      	bne.n	8003d80 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8003d62:	f001 fee7 	bl	8005b34 <cppFlip10ms>

		tim13_timer++;
 8003d66:	4b0e      	ldr	r3, [pc, #56]	; (8003da0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	4a0c      	ldr	r2, [pc, #48]	; (8003da0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003d6e:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8003d70:	4b0b      	ldr	r3, [pc, #44]	; (8003da0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a06      	ldr	r2, [pc, #24]	; (8003d90 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d902      	bls.n	8003d80 <HAL_TIM_PeriodElapsedCallback+0x80>
 8003d7a:	4b09      	ldr	r3, [pc, #36]	; (8003da0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	601a      	str	r2, [r3, #0]
	}

}
 8003d80:	bf00      	nop
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	40001000 	.word	0x40001000
 8003d8c:	2002d6d8 	.word	0x2002d6d8
 8003d90:	0001869f 	.word	0x0001869f
 8003d94:	40001400 	.word	0x40001400
 8003d98:	2002d71c 	.word	0x2002d71c
 8003d9c:	40001c00 	.word	0x40001c00
 8003da0:	2002d720 	.word	0x2002d720

08003da4 <init>:

void init()
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8003da8:	2201      	movs	r2, #1
 8003daa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003dae:	4808      	ldr	r0, [pc, #32]	; (8003dd0 <init+0x2c>)
 8003db0:	f004 fb0a 	bl	80083c8 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8003db4:	4807      	ldr	r0, [pc, #28]	; (8003dd4 <init+0x30>)
 8003db6:	f008 f9ea 	bl	800c18e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8003dba:	4807      	ldr	r0, [pc, #28]	; (8003dd8 <init+0x34>)
 8003dbc:	f008 f9e7 	bl	800c18e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8003dc0:	4806      	ldr	r0, [pc, #24]	; (8003ddc <init+0x38>)
 8003dc2:	f008 f9e4 	bl	800c18e <HAL_TIM_Base_Start_IT>

	cppInit();
 8003dc6:	f001 fd93 	bl	80058f0 <cppInit>

	//path_following_initialize();

}
 8003dca:	bf00      	nop
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	40021000 	.word	0x40021000
 8003dd4:	2002d804 	.word	0x2002d804
 8003dd8:	2002d9a8 	.word	0x2002d9a8
 8003ddc:	2002d724 	.word	0x2002d724

08003de0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003de4:	f002 ffe8 	bl	8006db8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003de8:	f000 f82a 	bl	8003e40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003dec:	f000 fdbc 	bl	8004968 <MX_GPIO_Init>
  MX_DMA_Init();
 8003df0:	f000 fd8a 	bl	8004908 <MX_DMA_Init>
  MX_I2C2_Init();
 8003df4:	f000 f9e8 	bl	80041c8 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8003df8:	f000 fa14 	bl	8004224 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8003dfc:	f000 fa32 	bl	8004264 <MX_SPI2_Init>
  MX_TIM1_Init();
 8003e00:	f000 fa66 	bl	80042d0 <MX_TIM1_Init>
  MX_TIM4_Init();
 8003e04:	f000 fb70 	bl	80044e8 <MX_TIM4_Init>
  MX_TIM8_Init();
 8003e08:	f000 fc3c 	bl	8004684 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8003e0c:	f000 fd52 	bl	80048b4 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8003e10:	f00a f990 	bl	800e134 <MX_FATFS_Init>
  MX_TIM6_Init();
 8003e14:	f000 fbcc 	bl	80045b0 <MX_TIM6_Init>
  MX_I2C1_Init();
 8003e18:	f000 f9a8 	bl	800416c <MX_I2C1_Init>
  MX_TIM3_Init();
 8003e1c:	f000 fb00 	bl	8004420 <MX_TIM3_Init>
  MX_TIM10_Init();
 8003e20:	f000 fc88 	bl	8004734 <MX_TIM10_Init>
  MX_TIM11_Init();
 8003e24:	f000 fcd4 	bl	80047d0 <MX_TIM11_Init>
  MX_ADC2_Init();
 8003e28:	f000 f898 	bl	8003f5c <MX_ADC2_Init>
  MX_TIM7_Init();
 8003e2c:	f000 fbf6 	bl	800461c <MX_TIM7_Init>
  MX_TIM13_Init();
 8003e30:	f000 fd1c 	bl	800486c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8003e34:	f7ff ffb6 	bl	8003da4 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8003e38:	f001 feaa 	bl	8005b90 <cppLoop>
 8003e3c:	e7fc      	b.n	8003e38 <main+0x58>
	...

08003e40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b0a4      	sub	sp, #144	; 0x90
 8003e44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e46:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003e4a:	2234      	movs	r2, #52	; 0x34
 8003e4c:	2100      	movs	r1, #0
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f00e fdbd 	bl	80129ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e54:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	605a      	str	r2, [r3, #4]
 8003e5e:	609a      	str	r2, [r3, #8]
 8003e60:	60da      	str	r2, [r3, #12]
 8003e62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003e64:	f107 030c 	add.w	r3, r7, #12
 8003e68:	223c      	movs	r2, #60	; 0x3c
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f00e fdae 	bl	80129ce <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e72:	2300      	movs	r3, #0
 8003e74:	60bb      	str	r3, [r7, #8]
 8003e76:	4b37      	ldr	r3, [pc, #220]	; (8003f54 <SystemClock_Config+0x114>)
 8003e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7a:	4a36      	ldr	r2, [pc, #216]	; (8003f54 <SystemClock_Config+0x114>)
 8003e7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e80:	6413      	str	r3, [r2, #64]	; 0x40
 8003e82:	4b34      	ldr	r3, [pc, #208]	; (8003f54 <SystemClock_Config+0x114>)
 8003e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e8a:	60bb      	str	r3, [r7, #8]
 8003e8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e8e:	2300      	movs	r3, #0
 8003e90:	607b      	str	r3, [r7, #4]
 8003e92:	4b31      	ldr	r3, [pc, #196]	; (8003f58 <SystemClock_Config+0x118>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a30      	ldr	r2, [pc, #192]	; (8003f58 <SystemClock_Config+0x118>)
 8003e98:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e9c:	6013      	str	r3, [r2, #0]
 8003e9e:	4b2e      	ldr	r3, [pc, #184]	; (8003f58 <SystemClock_Config+0x118>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003ea6:	607b      	str	r3, [r7, #4]
 8003ea8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003eae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003eb2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003eb8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ebc:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003ebe:	2308      	movs	r3, #8
 8003ec0:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003ec2:	23b4      	movs	r3, #180	; 0xb4
 8003ec4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003ec8:	2302      	movs	r3, #2
 8003eca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8003ece:	2308      	movs	r3, #8
 8003ed0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003eda:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f005 feac 	bl	8009c3c <HAL_RCC_OscConfig>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <SystemClock_Config+0xae>
  {
    Error_Handler();
 8003eea:	f000 fe93 	bl	8004c14 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003eee:	f005 fa27 	bl	8009340 <HAL_PWREx_EnableOverDrive>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d001      	beq.n	8003efc <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8003ef8:	f000 fe8c 	bl	8004c14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003efc:	230f      	movs	r3, #15
 8003efe:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f00:	2302      	movs	r3, #2
 8003f02:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f04:	2300      	movs	r3, #0
 8003f06:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003f08:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003f0c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003f0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f12:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003f14:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003f18:	2105      	movs	r1, #5
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f005 fa60 	bl	80093e0 <HAL_RCC_ClockConfig>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8003f26:	f000 fe75 	bl	8004c14 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8003f2a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003f2e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8003f30:	2300      	movs	r3, #0
 8003f32:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8003f34:	2300      	movs	r3, #0
 8003f36:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f38:	f107 030c 	add.w	r3, r7, #12
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f005 fc3f 	bl	80097c0 <HAL_RCCEx_PeriphCLKConfig>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d001      	beq.n	8003f4c <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8003f48:	f000 fe64 	bl	8004c14 <Error_Handler>
  }
}
 8003f4c:	bf00      	nop
 8003f4e:	3790      	adds	r7, #144	; 0x90
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	40023800 	.word	0x40023800
 8003f58:	40007000 	.word	0x40007000

08003f5c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003f62:	463b      	mov	r3, r7
 8003f64:	2200      	movs	r2, #0
 8003f66:	601a      	str	r2, [r3, #0]
 8003f68:	605a      	str	r2, [r3, #4]
 8003f6a:	609a      	str	r2, [r3, #8]
 8003f6c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8003f6e:	4b7c      	ldr	r3, [pc, #496]	; (8004160 <MX_ADC2_Init+0x204>)
 8003f70:	4a7c      	ldr	r2, [pc, #496]	; (8004164 <MX_ADC2_Init+0x208>)
 8003f72:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003f74:	4b7a      	ldr	r3, [pc, #488]	; (8004160 <MX_ADC2_Init+0x204>)
 8003f76:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003f7a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003f7c:	4b78      	ldr	r3, [pc, #480]	; (8004160 <MX_ADC2_Init+0x204>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8003f82:	4b77      	ldr	r3, [pc, #476]	; (8004160 <MX_ADC2_Init+0x204>)
 8003f84:	2201      	movs	r2, #1
 8003f86:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8003f88:	4b75      	ldr	r3, [pc, #468]	; (8004160 <MX_ADC2_Init+0x204>)
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003f8e:	4b74      	ldr	r3, [pc, #464]	; (8004160 <MX_ADC2_Init+0x204>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003f96:	4b72      	ldr	r3, [pc, #456]	; (8004160 <MX_ADC2_Init+0x204>)
 8003f98:	2200      	movs	r2, #0
 8003f9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003f9c:	4b70      	ldr	r3, [pc, #448]	; (8004160 <MX_ADC2_Init+0x204>)
 8003f9e:	4a72      	ldr	r2, [pc, #456]	; (8004168 <MX_ADC2_Init+0x20c>)
 8003fa0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003fa2:	4b6f      	ldr	r3, [pc, #444]	; (8004160 <MX_ADC2_Init+0x204>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8003fa8:	4b6d      	ldr	r3, [pc, #436]	; (8004160 <MX_ADC2_Init+0x204>)
 8003faa:	220e      	movs	r2, #14
 8003fac:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8003fae:	4b6c      	ldr	r3, [pc, #432]	; (8004160 <MX_ADC2_Init+0x204>)
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003fb6:	4b6a      	ldr	r3, [pc, #424]	; (8004160 <MX_ADC2_Init+0x204>)
 8003fb8:	2201      	movs	r2, #1
 8003fba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003fbc:	4868      	ldr	r0, [pc, #416]	; (8004160 <MX_ADC2_Init+0x204>)
 8003fbe:	f002 ff8f 	bl	8006ee0 <HAL_ADC_Init>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8003fc8:	f000 fe24 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003fcc:	230a      	movs	r3, #10
 8003fce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8003fd4:	2306      	movs	r3, #6
 8003fd6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003fd8:	463b      	mov	r3, r7
 8003fda:	4619      	mov	r1, r3
 8003fdc:	4860      	ldr	r0, [pc, #384]	; (8004160 <MX_ADC2_Init+0x204>)
 8003fde:	f003 f8d3 	bl	8007188 <HAL_ADC_ConfigChannel>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d001      	beq.n	8003fec <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8003fe8:	f000 fe14 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003fec:	230b      	movs	r3, #11
 8003fee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003ff0:	2302      	movs	r3, #2
 8003ff2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003ff4:	463b      	mov	r3, r7
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	4859      	ldr	r0, [pc, #356]	; (8004160 <MX_ADC2_Init+0x204>)
 8003ffa:	f003 f8c5 	bl	8007188 <HAL_ADC_ConfigChannel>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d001      	beq.n	8004008 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8004004:	f000 fe06 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8004008:	230c      	movs	r3, #12
 800400a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800400c:	2303      	movs	r3, #3
 800400e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004010:	463b      	mov	r3, r7
 8004012:	4619      	mov	r1, r3
 8004014:	4852      	ldr	r0, [pc, #328]	; (8004160 <MX_ADC2_Init+0x204>)
 8004016:	f003 f8b7 	bl	8007188 <HAL_ADC_ConfigChannel>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8004020:	f000 fdf8 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8004024:	230d      	movs	r3, #13
 8004026:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8004028:	2304      	movs	r3, #4
 800402a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800402c:	463b      	mov	r3, r7
 800402e:	4619      	mov	r1, r3
 8004030:	484b      	ldr	r0, [pc, #300]	; (8004160 <MX_ADC2_Init+0x204>)
 8004032:	f003 f8a9 	bl	8007188 <HAL_ADC_ConfigChannel>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d001      	beq.n	8004040 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 800403c:	f000 fdea 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004040:	2300      	movs	r3, #0
 8004042:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8004044:	2305      	movs	r3, #5
 8004046:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004048:	463b      	mov	r3, r7
 800404a:	4619      	mov	r1, r3
 800404c:	4844      	ldr	r0, [pc, #272]	; (8004160 <MX_ADC2_Init+0x204>)
 800404e:	f003 f89b 	bl	8007188 <HAL_ADC_ConfigChannel>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d001      	beq.n	800405c <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8004058:	f000 fddc 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800405c:	2301      	movs	r3, #1
 800405e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8004060:	2306      	movs	r3, #6
 8004062:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004064:	463b      	mov	r3, r7
 8004066:	4619      	mov	r1, r3
 8004068:	483d      	ldr	r0, [pc, #244]	; (8004160 <MX_ADC2_Init+0x204>)
 800406a:	f003 f88d 	bl	8007188 <HAL_ADC_ConfigChannel>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d001      	beq.n	8004078 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8004074:	f000 fdce 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004078:	2302      	movs	r3, #2
 800407a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800407c:	2307      	movs	r3, #7
 800407e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004080:	463b      	mov	r3, r7
 8004082:	4619      	mov	r1, r3
 8004084:	4836      	ldr	r0, [pc, #216]	; (8004160 <MX_ADC2_Init+0x204>)
 8004086:	f003 f87f 	bl	8007188 <HAL_ADC_ConfigChannel>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8004090:	f000 fdc0 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004094:	2303      	movs	r3, #3
 8004096:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8004098:	2308      	movs	r3, #8
 800409a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800409c:	463b      	mov	r3, r7
 800409e:	4619      	mov	r1, r3
 80040a0:	482f      	ldr	r0, [pc, #188]	; (8004160 <MX_ADC2_Init+0x204>)
 80040a2:	f003 f871 	bl	8007188 <HAL_ADC_ConfigChannel>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d001      	beq.n	80040b0 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 80040ac:	f000 fdb2 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80040b0:	2304      	movs	r3, #4
 80040b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80040b4:	2309      	movs	r3, #9
 80040b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80040b8:	463b      	mov	r3, r7
 80040ba:	4619      	mov	r1, r3
 80040bc:	4828      	ldr	r0, [pc, #160]	; (8004160 <MX_ADC2_Init+0x204>)
 80040be:	f003 f863 	bl	8007188 <HAL_ADC_ConfigChannel>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d001      	beq.n	80040cc <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 80040c8:	f000 fda4 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80040cc:	2305      	movs	r3, #5
 80040ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 80040d0:	230a      	movs	r3, #10
 80040d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80040d4:	463b      	mov	r3, r7
 80040d6:	4619      	mov	r1, r3
 80040d8:	4821      	ldr	r0, [pc, #132]	; (8004160 <MX_ADC2_Init+0x204>)
 80040da:	f003 f855 	bl	8007188 <HAL_ADC_ConfigChannel>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 80040e4:	f000 fd96 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80040e8:	2306      	movs	r3, #6
 80040ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 80040ec:	230b      	movs	r3, #11
 80040ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80040f0:	463b      	mov	r3, r7
 80040f2:	4619      	mov	r1, r3
 80040f4:	481a      	ldr	r0, [pc, #104]	; (8004160 <MX_ADC2_Init+0x204>)
 80040f6:	f003 f847 	bl	8007188 <HAL_ADC_ConfigChannel>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d001      	beq.n	8004104 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8004100:	f000 fd88 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8004104:	2307      	movs	r3, #7
 8004106:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8004108:	230c      	movs	r3, #12
 800410a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800410c:	463b      	mov	r3, r7
 800410e:	4619      	mov	r1, r3
 8004110:	4813      	ldr	r0, [pc, #76]	; (8004160 <MX_ADC2_Init+0x204>)
 8004112:	f003 f839 	bl	8007188 <HAL_ADC_ConfigChannel>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d001      	beq.n	8004120 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 800411c:	f000 fd7a 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8004120:	2308      	movs	r3, #8
 8004122:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8004124:	230d      	movs	r3, #13
 8004126:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004128:	463b      	mov	r3, r7
 800412a:	4619      	mov	r1, r3
 800412c:	480c      	ldr	r0, [pc, #48]	; (8004160 <MX_ADC2_Init+0x204>)
 800412e:	f003 f82b 	bl	8007188 <HAL_ADC_ConfigChannel>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d001      	beq.n	800413c <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8004138:	f000 fd6c 	bl	8004c14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800413c:	2309      	movs	r3, #9
 800413e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8004140:	230e      	movs	r3, #14
 8004142:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004144:	463b      	mov	r3, r7
 8004146:	4619      	mov	r1, r3
 8004148:	4805      	ldr	r0, [pc, #20]	; (8004160 <MX_ADC2_Init+0x204>)
 800414a:	f003 f81d 	bl	8007188 <HAL_ADC_ConfigChannel>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8004154:	f000 fd5e 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004158:	bf00      	nop
 800415a:	3710      	adds	r7, #16
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}
 8004160:	2002d5a8 	.word	0x2002d5a8
 8004164:	40012100 	.word	0x40012100
 8004168:	0f000001 	.word	0x0f000001

0800416c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004170:	4b12      	ldr	r3, [pc, #72]	; (80041bc <MX_I2C1_Init+0x50>)
 8004172:	4a13      	ldr	r2, [pc, #76]	; (80041c0 <MX_I2C1_Init+0x54>)
 8004174:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004176:	4b11      	ldr	r3, [pc, #68]	; (80041bc <MX_I2C1_Init+0x50>)
 8004178:	4a12      	ldr	r2, [pc, #72]	; (80041c4 <MX_I2C1_Init+0x58>)
 800417a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800417c:	4b0f      	ldr	r3, [pc, #60]	; (80041bc <MX_I2C1_Init+0x50>)
 800417e:	2200      	movs	r2, #0
 8004180:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004182:	4b0e      	ldr	r3, [pc, #56]	; (80041bc <MX_I2C1_Init+0x50>)
 8004184:	2200      	movs	r2, #0
 8004186:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004188:	4b0c      	ldr	r3, [pc, #48]	; (80041bc <MX_I2C1_Init+0x50>)
 800418a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800418e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004190:	4b0a      	ldr	r3, [pc, #40]	; (80041bc <MX_I2C1_Init+0x50>)
 8004192:	2200      	movs	r2, #0
 8004194:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004196:	4b09      	ldr	r3, [pc, #36]	; (80041bc <MX_I2C1_Init+0x50>)
 8004198:	2200      	movs	r2, #0
 800419a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800419c:	4b07      	ldr	r3, [pc, #28]	; (80041bc <MX_I2C1_Init+0x50>)
 800419e:	2200      	movs	r2, #0
 80041a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80041a2:	4b06      	ldr	r3, [pc, #24]	; (80041bc <MX_I2C1_Init+0x50>)
 80041a4:	2280      	movs	r2, #128	; 0x80
 80041a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80041a8:	4804      	ldr	r0, [pc, #16]	; (80041bc <MX_I2C1_Init+0x50>)
 80041aa:	f004 f93f 	bl	800842c <HAL_I2C_Init>
 80041ae:	4603      	mov	r3, r0
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d001      	beq.n	80041b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80041b4:	f000 fd2e 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80041b8:	bf00      	nop
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	2002d5f0 	.word	0x2002d5f0
 80041c0:	40005400 	.word	0x40005400
 80041c4:	000186a0 	.word	0x000186a0

080041c8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80041cc:	4b12      	ldr	r3, [pc, #72]	; (8004218 <MX_I2C2_Init+0x50>)
 80041ce:	4a13      	ldr	r2, [pc, #76]	; (800421c <MX_I2C2_Init+0x54>)
 80041d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80041d2:	4b11      	ldr	r3, [pc, #68]	; (8004218 <MX_I2C2_Init+0x50>)
 80041d4:	4a12      	ldr	r2, [pc, #72]	; (8004220 <MX_I2C2_Init+0x58>)
 80041d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80041d8:	4b0f      	ldr	r3, [pc, #60]	; (8004218 <MX_I2C2_Init+0x50>)
 80041da:	2200      	movs	r2, #0
 80041dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80041de:	4b0e      	ldr	r3, [pc, #56]	; (8004218 <MX_I2C2_Init+0x50>)
 80041e0:	2200      	movs	r2, #0
 80041e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80041e4:	4b0c      	ldr	r3, [pc, #48]	; (8004218 <MX_I2C2_Init+0x50>)
 80041e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80041ea:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80041ec:	4b0a      	ldr	r3, [pc, #40]	; (8004218 <MX_I2C2_Init+0x50>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80041f2:	4b09      	ldr	r3, [pc, #36]	; (8004218 <MX_I2C2_Init+0x50>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80041f8:	4b07      	ldr	r3, [pc, #28]	; (8004218 <MX_I2C2_Init+0x50>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80041fe:	4b06      	ldr	r3, [pc, #24]	; (8004218 <MX_I2C2_Init+0x50>)
 8004200:	2280      	movs	r2, #128	; 0x80
 8004202:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004204:	4804      	ldr	r0, [pc, #16]	; (8004218 <MX_I2C2_Init+0x50>)
 8004206:	f004 f911 	bl	800842c <HAL_I2C_Init>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d001      	beq.n	8004214 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004210:	f000 fd00 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004214:	bf00      	nop
 8004216:	bd80      	pop	{r7, pc}
 8004218:	2002d684 	.word	0x2002d684
 800421c:	40005800 	.word	0x40005800
 8004220:	000186a0 	.word	0x000186a0

08004224 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8004228:	4b0c      	ldr	r3, [pc, #48]	; (800425c <MX_SDIO_SD_Init+0x38>)
 800422a:	4a0d      	ldr	r2, [pc, #52]	; (8004260 <MX_SDIO_SD_Init+0x3c>)
 800422c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800422e:	4b0b      	ldr	r3, [pc, #44]	; (800425c <MX_SDIO_SD_Init+0x38>)
 8004230:	2200      	movs	r2, #0
 8004232:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8004234:	4b09      	ldr	r3, [pc, #36]	; (800425c <MX_SDIO_SD_Init+0x38>)
 8004236:	2200      	movs	r2, #0
 8004238:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800423a:	4b08      	ldr	r3, [pc, #32]	; (800425c <MX_SDIO_SD_Init+0x38>)
 800423c:	2200      	movs	r2, #0
 800423e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8004240:	4b06      	ldr	r3, [pc, #24]	; (800425c <MX_SDIO_SD_Init+0x38>)
 8004242:	2200      	movs	r2, #0
 8004244:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004246:	4b05      	ldr	r3, [pc, #20]	; (800425c <MX_SDIO_SD_Init+0x38>)
 8004248:	2200      	movs	r2, #0
 800424a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800424c:	4b03      	ldr	r3, [pc, #12]	; (800425c <MX_SDIO_SD_Init+0x38>)
 800424e:	2200      	movs	r2, #0
 8004250:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8004252:	bf00      	nop
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr
 800425c:	2002d884 	.word	0x2002d884
 8004260:	40012c00 	.word	0x40012c00

08004264 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004268:	4b17      	ldr	r3, [pc, #92]	; (80042c8 <MX_SPI2_Init+0x64>)
 800426a:	4a18      	ldr	r2, [pc, #96]	; (80042cc <MX_SPI2_Init+0x68>)
 800426c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800426e:	4b16      	ldr	r3, [pc, #88]	; (80042c8 <MX_SPI2_Init+0x64>)
 8004270:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004274:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004276:	4b14      	ldr	r3, [pc, #80]	; (80042c8 <MX_SPI2_Init+0x64>)
 8004278:	2200      	movs	r2, #0
 800427a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800427c:	4b12      	ldr	r3, [pc, #72]	; (80042c8 <MX_SPI2_Init+0x64>)
 800427e:	2200      	movs	r2, #0
 8004280:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004282:	4b11      	ldr	r3, [pc, #68]	; (80042c8 <MX_SPI2_Init+0x64>)
 8004284:	2202      	movs	r2, #2
 8004286:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004288:	4b0f      	ldr	r3, [pc, #60]	; (80042c8 <MX_SPI2_Init+0x64>)
 800428a:	2201      	movs	r2, #1
 800428c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800428e:	4b0e      	ldr	r3, [pc, #56]	; (80042c8 <MX_SPI2_Init+0x64>)
 8004290:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004294:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004296:	4b0c      	ldr	r3, [pc, #48]	; (80042c8 <MX_SPI2_Init+0x64>)
 8004298:	2220      	movs	r2, #32
 800429a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800429c:	4b0a      	ldr	r3, [pc, #40]	; (80042c8 <MX_SPI2_Init+0x64>)
 800429e:	2200      	movs	r2, #0
 80042a0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80042a2:	4b09      	ldr	r3, [pc, #36]	; (80042c8 <MX_SPI2_Init+0x64>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042a8:	4b07      	ldr	r3, [pc, #28]	; (80042c8 <MX_SPI2_Init+0x64>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80042ae:	4b06      	ldr	r3, [pc, #24]	; (80042c8 <MX_SPI2_Init+0x64>)
 80042b0:	220a      	movs	r2, #10
 80042b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80042b4:	4804      	ldr	r0, [pc, #16]	; (80042c8 <MX_SPI2_Init+0x64>)
 80042b6:	f007 f9eb 	bl	800b690 <HAL_SPI_Init>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d001      	beq.n	80042c4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80042c0:	f000 fca8 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80042c4:	bf00      	nop
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	2002d4d0 	.word	0x2002d4d0
 80042cc:	40003800 	.word	0x40003800

080042d0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b09a      	sub	sp, #104	; 0x68
 80042d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80042d6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80042da:	2224      	movs	r2, #36	; 0x24
 80042dc:	2100      	movs	r1, #0
 80042de:	4618      	mov	r0, r3
 80042e0:	f00e fb75 	bl	80129ce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042e4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80042e8:	2200      	movs	r2, #0
 80042ea:	601a      	str	r2, [r3, #0]
 80042ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042ee:	f107 0320 	add.w	r3, r7, #32
 80042f2:	2200      	movs	r2, #0
 80042f4:	601a      	str	r2, [r3, #0]
 80042f6:	605a      	str	r2, [r3, #4]
 80042f8:	609a      	str	r2, [r3, #8]
 80042fa:	60da      	str	r2, [r3, #12]
 80042fc:	611a      	str	r2, [r3, #16]
 80042fe:	615a      	str	r2, [r3, #20]
 8004300:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004302:	463b      	mov	r3, r7
 8004304:	2220      	movs	r2, #32
 8004306:	2100      	movs	r1, #0
 8004308:	4618      	mov	r0, r3
 800430a:	f00e fb60 	bl	80129ce <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800430e:	4b42      	ldr	r3, [pc, #264]	; (8004418 <MX_TIM1_Init+0x148>)
 8004310:	4a42      	ldr	r2, [pc, #264]	; (800441c <MX_TIM1_Init+0x14c>)
 8004312:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004314:	4b40      	ldr	r3, [pc, #256]	; (8004418 <MX_TIM1_Init+0x148>)
 8004316:	2200      	movs	r2, #0
 8004318:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800431a:	4b3f      	ldr	r3, [pc, #252]	; (8004418 <MX_TIM1_Init+0x148>)
 800431c:	2200      	movs	r2, #0
 800431e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004320:	4b3d      	ldr	r3, [pc, #244]	; (8004418 <MX_TIM1_Init+0x148>)
 8004322:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004326:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004328:	4b3b      	ldr	r3, [pc, #236]	; (8004418 <MX_TIM1_Init+0x148>)
 800432a:	2200      	movs	r2, #0
 800432c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800432e:	4b3a      	ldr	r3, [pc, #232]	; (8004418 <MX_TIM1_Init+0x148>)
 8004330:	2200      	movs	r2, #0
 8004332:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004334:	4b38      	ldr	r3, [pc, #224]	; (8004418 <MX_TIM1_Init+0x148>)
 8004336:	2200      	movs	r2, #0
 8004338:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800433a:	4837      	ldr	r0, [pc, #220]	; (8004418 <MX_TIM1_Init+0x148>)
 800433c:	f007 ff4b 	bl	800c1d6 <HAL_TIM_PWM_Init>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004346:	f000 fc65 	bl	8004c14 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800434a:	2303      	movs	r3, #3
 800434c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800434e:	2300      	movs	r3, #0
 8004350:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004352:	2301      	movs	r3, #1
 8004354:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004356:	2300      	movs	r3, #0
 8004358:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 800435a:	2300      	movs	r3, #0
 800435c:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800435e:	2300      	movs	r3, #0
 8004360:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004362:	2301      	movs	r3, #1
 8004364:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004366:	2300      	movs	r3, #0
 8004368:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 800436a:	2300      	movs	r3, #0
 800436c:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800436e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004372:	4619      	mov	r1, r3
 8004374:	4828      	ldr	r0, [pc, #160]	; (8004418 <MX_TIM1_Init+0x148>)
 8004376:	f007 ff97 	bl	800c2a8 <HAL_TIM_Encoder_Init>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d001      	beq.n	8004384 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8004380:	f000 fc48 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004384:	2300      	movs	r3, #0
 8004386:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004388:	2300      	movs	r3, #0
 800438a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800438c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004390:	4619      	mov	r1, r3
 8004392:	4821      	ldr	r0, [pc, #132]	; (8004418 <MX_TIM1_Init+0x148>)
 8004394:	f008 fcbe 	bl	800cd14 <HAL_TIMEx_MasterConfigSynchronization>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 800439e:	f000 fc39 	bl	8004c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043a2:	2360      	movs	r3, #96	; 0x60
 80043a4:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 80043a6:	2300      	movs	r3, #0
 80043a8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043aa:	2300      	movs	r3, #0
 80043ac:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80043ae:	2300      	movs	r3, #0
 80043b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043b2:	2300      	movs	r3, #0
 80043b4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80043b6:	2300      	movs	r3, #0
 80043b8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80043ba:	2300      	movs	r3, #0
 80043bc:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80043be:	f107 0320 	add.w	r3, r7, #32
 80043c2:	2208      	movs	r2, #8
 80043c4:	4619      	mov	r1, r3
 80043c6:	4814      	ldr	r0, [pc, #80]	; (8004418 <MX_TIM1_Init+0x148>)
 80043c8:	f008 f940 	bl	800c64c <HAL_TIM_PWM_ConfigChannel>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80043d2:	f000 fc1f 	bl	8004c14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80043d6:	2300      	movs	r3, #0
 80043d8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80043da:	2300      	movs	r3, #0
 80043dc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80043de:	2300      	movs	r3, #0
 80043e0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80043e2:	2300      	movs	r3, #0
 80043e4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80043e6:	2300      	movs	r3, #0
 80043e8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80043ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80043ee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80043f0:	2300      	movs	r3, #0
 80043f2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80043f4:	463b      	mov	r3, r7
 80043f6:	4619      	mov	r1, r3
 80043f8:	4807      	ldr	r0, [pc, #28]	; (8004418 <MX_TIM1_Init+0x148>)
 80043fa:	f008 fd07 	bl	800ce0c <HAL_TIMEx_ConfigBreakDeadTime>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d001      	beq.n	8004408 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8004404:	f000 fc06 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004408:	4803      	ldr	r0, [pc, #12]	; (8004418 <MX_TIM1_Init+0x148>)
 800440a:	f000 fff3 	bl	80053f4 <HAL_TIM_MspPostInit>

}
 800440e:	bf00      	nop
 8004410:	3768      	adds	r7, #104	; 0x68
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	2002d844 	.word	0x2002d844
 800441c:	40010000 	.word	0x40010000

08004420 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b08a      	sub	sp, #40	; 0x28
 8004424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004426:	f107 0320 	add.w	r3, r7, #32
 800442a:	2200      	movs	r2, #0
 800442c:	601a      	str	r2, [r3, #0]
 800442e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004430:	1d3b      	adds	r3, r7, #4
 8004432:	2200      	movs	r2, #0
 8004434:	601a      	str	r2, [r3, #0]
 8004436:	605a      	str	r2, [r3, #4]
 8004438:	609a      	str	r2, [r3, #8]
 800443a:	60da      	str	r2, [r3, #12]
 800443c:	611a      	str	r2, [r3, #16]
 800443e:	615a      	str	r2, [r3, #20]
 8004440:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004442:	4b27      	ldr	r3, [pc, #156]	; (80044e0 <MX_TIM3_Init+0xc0>)
 8004444:	4a27      	ldr	r2, [pc, #156]	; (80044e4 <MX_TIM3_Init+0xc4>)
 8004446:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004448:	4b25      	ldr	r3, [pc, #148]	; (80044e0 <MX_TIM3_Init+0xc0>)
 800444a:	2200      	movs	r2, #0
 800444c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800444e:	4b24      	ldr	r3, [pc, #144]	; (80044e0 <MX_TIM3_Init+0xc0>)
 8004450:	2200      	movs	r2, #0
 8004452:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004454:	4b22      	ldr	r3, [pc, #136]	; (80044e0 <MX_TIM3_Init+0xc0>)
 8004456:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800445a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800445c:	4b20      	ldr	r3, [pc, #128]	; (80044e0 <MX_TIM3_Init+0xc0>)
 800445e:	2200      	movs	r2, #0
 8004460:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004462:	4b1f      	ldr	r3, [pc, #124]	; (80044e0 <MX_TIM3_Init+0xc0>)
 8004464:	2200      	movs	r2, #0
 8004466:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004468:	481d      	ldr	r0, [pc, #116]	; (80044e0 <MX_TIM3_Init+0xc0>)
 800446a:	f007 feb4 	bl	800c1d6 <HAL_TIM_PWM_Init>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d001      	beq.n	8004478 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8004474:	f000 fbce 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004478:	2300      	movs	r3, #0
 800447a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800447c:	2300      	movs	r3, #0
 800447e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004480:	f107 0320 	add.w	r3, r7, #32
 8004484:	4619      	mov	r1, r3
 8004486:	4816      	ldr	r0, [pc, #88]	; (80044e0 <MX_TIM3_Init+0xc0>)
 8004488:	f008 fc44 	bl	800cd14 <HAL_TIMEx_MasterConfigSynchronization>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8004492:	f000 fbbf 	bl	8004c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004496:	2360      	movs	r3, #96	; 0x60
 8004498:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800449a:	2300      	movs	r3, #0
 800449c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800449e:	2300      	movs	r3, #0
 80044a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80044a2:	2300      	movs	r3, #0
 80044a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80044a6:	1d3b      	adds	r3, r7, #4
 80044a8:	2200      	movs	r2, #0
 80044aa:	4619      	mov	r1, r3
 80044ac:	480c      	ldr	r0, [pc, #48]	; (80044e0 <MX_TIM3_Init+0xc0>)
 80044ae:	f008 f8cd 	bl	800c64c <HAL_TIM_PWM_ConfigChannel>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d001      	beq.n	80044bc <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80044b8:	f000 fbac 	bl	8004c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80044bc:	1d3b      	adds	r3, r7, #4
 80044be:	2204      	movs	r2, #4
 80044c0:	4619      	mov	r1, r3
 80044c2:	4807      	ldr	r0, [pc, #28]	; (80044e0 <MX_TIM3_Init+0xc0>)
 80044c4:	f008 f8c2 	bl	800c64c <HAL_TIM_PWM_ConfigChannel>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d001      	beq.n	80044d2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80044ce:	f000 fba1 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80044d2:	4803      	ldr	r0, [pc, #12]	; (80044e0 <MX_TIM3_Init+0xc0>)
 80044d4:	f000 ff8e 	bl	80053f4 <HAL_TIM_MspPostInit>

}
 80044d8:	bf00      	nop
 80044da:	3728      	adds	r7, #40	; 0x28
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	2002d6dc 	.word	0x2002d6dc
 80044e4:	40000400 	.word	0x40000400

080044e8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b08a      	sub	sp, #40	; 0x28
 80044ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044ee:	f107 0320 	add.w	r3, r7, #32
 80044f2:	2200      	movs	r2, #0
 80044f4:	601a      	str	r2, [r3, #0]
 80044f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80044f8:	1d3b      	adds	r3, r7, #4
 80044fa:	2200      	movs	r2, #0
 80044fc:	601a      	str	r2, [r3, #0]
 80044fe:	605a      	str	r2, [r3, #4]
 8004500:	609a      	str	r2, [r3, #8]
 8004502:	60da      	str	r2, [r3, #12]
 8004504:	611a      	str	r2, [r3, #16]
 8004506:	615a      	str	r2, [r3, #20]
 8004508:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800450a:	4b27      	ldr	r3, [pc, #156]	; (80045a8 <MX_TIM4_Init+0xc0>)
 800450c:	4a27      	ldr	r2, [pc, #156]	; (80045ac <MX_TIM4_Init+0xc4>)
 800450e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004510:	4b25      	ldr	r3, [pc, #148]	; (80045a8 <MX_TIM4_Init+0xc0>)
 8004512:	2200      	movs	r2, #0
 8004514:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004516:	4b24      	ldr	r3, [pc, #144]	; (80045a8 <MX_TIM4_Init+0xc0>)
 8004518:	2200      	movs	r2, #0
 800451a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 800451c:	4b22      	ldr	r3, [pc, #136]	; (80045a8 <MX_TIM4_Init+0xc0>)
 800451e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8004522:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004524:	4b20      	ldr	r3, [pc, #128]	; (80045a8 <MX_TIM4_Init+0xc0>)
 8004526:	2200      	movs	r2, #0
 8004528:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800452a:	4b1f      	ldr	r3, [pc, #124]	; (80045a8 <MX_TIM4_Init+0xc0>)
 800452c:	2200      	movs	r2, #0
 800452e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004530:	481d      	ldr	r0, [pc, #116]	; (80045a8 <MX_TIM4_Init+0xc0>)
 8004532:	f007 fe50 	bl	800c1d6 <HAL_TIM_PWM_Init>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d001      	beq.n	8004540 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800453c:	f000 fb6a 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004540:	2300      	movs	r3, #0
 8004542:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004544:	2300      	movs	r3, #0
 8004546:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004548:	f107 0320 	add.w	r3, r7, #32
 800454c:	4619      	mov	r1, r3
 800454e:	4816      	ldr	r0, [pc, #88]	; (80045a8 <MX_TIM4_Init+0xc0>)
 8004550:	f008 fbe0 	bl	800cd14 <HAL_TIMEx_MasterConfigSynchronization>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d001      	beq.n	800455e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800455a:	f000 fb5b 	bl	8004c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800455e:	2360      	movs	r3, #96	; 0x60
 8004560:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004562:	2300      	movs	r3, #0
 8004564:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004566:	2300      	movs	r3, #0
 8004568:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800456a:	2300      	movs	r3, #0
 800456c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800456e:	1d3b      	adds	r3, r7, #4
 8004570:	2208      	movs	r2, #8
 8004572:	4619      	mov	r1, r3
 8004574:	480c      	ldr	r0, [pc, #48]	; (80045a8 <MX_TIM4_Init+0xc0>)
 8004576:	f008 f869 	bl	800c64c <HAL_TIM_PWM_ConfigChannel>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d001      	beq.n	8004584 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8004580:	f000 fb48 	bl	8004c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004584:	1d3b      	adds	r3, r7, #4
 8004586:	220c      	movs	r2, #12
 8004588:	4619      	mov	r1, r3
 800458a:	4807      	ldr	r0, [pc, #28]	; (80045a8 <MX_TIM4_Init+0xc0>)
 800458c:	f008 f85e 	bl	800c64c <HAL_TIM_PWM_ConfigChannel>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8004596:	f000 fb3d 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800459a:	4803      	ldr	r0, [pc, #12]	; (80045a8 <MX_TIM4_Init+0xc0>)
 800459c:	f000 ff2a 	bl	80053f4 <HAL_TIM_MspPostInit>

}
 80045a0:	bf00      	nop
 80045a2:	3728      	adds	r7, #40	; 0x28
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	2002d568 	.word	0x2002d568
 80045ac:	40000800 	.word	0x40000800

080045b0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045b6:	463b      	mov	r3, r7
 80045b8:	2200      	movs	r2, #0
 80045ba:	601a      	str	r2, [r3, #0]
 80045bc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80045be:	4b15      	ldr	r3, [pc, #84]	; (8004614 <MX_TIM6_Init+0x64>)
 80045c0:	4a15      	ldr	r2, [pc, #84]	; (8004618 <MX_TIM6_Init+0x68>)
 80045c2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 80045c4:	4b13      	ldr	r3, [pc, #76]	; (8004614 <MX_TIM6_Init+0x64>)
 80045c6:	2259      	movs	r2, #89	; 0x59
 80045c8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045ca:	4b12      	ldr	r3, [pc, #72]	; (8004614 <MX_TIM6_Init+0x64>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80045d0:	4b10      	ldr	r3, [pc, #64]	; (8004614 <MX_TIM6_Init+0x64>)
 80045d2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80045d6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80045d8:	4b0e      	ldr	r3, [pc, #56]	; (8004614 <MX_TIM6_Init+0x64>)
 80045da:	2280      	movs	r2, #128	; 0x80
 80045dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80045de:	480d      	ldr	r0, [pc, #52]	; (8004614 <MX_TIM6_Init+0x64>)
 80045e0:	f007 fdaa 	bl	800c138 <HAL_TIM_Base_Init>
 80045e4:	4603      	mov	r3, r0
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d001      	beq.n	80045ee <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80045ea:	f000 fb13 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045ee:	2300      	movs	r3, #0
 80045f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045f2:	2300      	movs	r3, #0
 80045f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80045f6:	463b      	mov	r3, r7
 80045f8:	4619      	mov	r1, r3
 80045fa:	4806      	ldr	r0, [pc, #24]	; (8004614 <MX_TIM6_Init+0x64>)
 80045fc:	f008 fb8a 	bl	800cd14 <HAL_TIMEx_MasterConfigSynchronization>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d001      	beq.n	800460a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004606:	f000 fb05 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800460a:	bf00      	nop
 800460c:	3708      	adds	r7, #8
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	2002d804 	.word	0x2002d804
 8004618:	40001000 	.word	0x40001000

0800461c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004622:	463b      	mov	r3, r7
 8004624:	2200      	movs	r2, #0
 8004626:	601a      	str	r2, [r3, #0]
 8004628:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800462a:	4b14      	ldr	r3, [pc, #80]	; (800467c <MX_TIM7_Init+0x60>)
 800462c:	4a14      	ldr	r2, [pc, #80]	; (8004680 <MX_TIM7_Init+0x64>)
 800462e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 8004630:	4b12      	ldr	r3, [pc, #72]	; (800467c <MX_TIM7_Init+0x60>)
 8004632:	22b3      	movs	r2, #179	; 0xb3
 8004634:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004636:	4b11      	ldr	r3, [pc, #68]	; (800467c <MX_TIM7_Init+0x60>)
 8004638:	2200      	movs	r2, #0
 800463a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 800463c:	4b0f      	ldr	r3, [pc, #60]	; (800467c <MX_TIM7_Init+0x60>)
 800463e:	2231      	movs	r2, #49	; 0x31
 8004640:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004642:	4b0e      	ldr	r3, [pc, #56]	; (800467c <MX_TIM7_Init+0x60>)
 8004644:	2280      	movs	r2, #128	; 0x80
 8004646:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004648:	480c      	ldr	r0, [pc, #48]	; (800467c <MX_TIM7_Init+0x60>)
 800464a:	f007 fd75 	bl	800c138 <HAL_TIM_Base_Init>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d001      	beq.n	8004658 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8004654:	f000 fade 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004658:	2300      	movs	r3, #0
 800465a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800465c:	2300      	movs	r3, #0
 800465e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004660:	463b      	mov	r3, r7
 8004662:	4619      	mov	r1, r3
 8004664:	4805      	ldr	r0, [pc, #20]	; (800467c <MX_TIM7_Init+0x60>)
 8004666:	f008 fb55 	bl	800cd14 <HAL_TIMEx_MasterConfigSynchronization>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d001      	beq.n	8004674 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8004670:	f000 fad0 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004674:	bf00      	nop
 8004676:	3708      	adds	r7, #8
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	2002d9a8 	.word	0x2002d9a8
 8004680:	40001400 	.word	0x40001400

08004684 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b08c      	sub	sp, #48	; 0x30
 8004688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800468a:	f107 030c 	add.w	r3, r7, #12
 800468e:	2224      	movs	r2, #36	; 0x24
 8004690:	2100      	movs	r1, #0
 8004692:	4618      	mov	r0, r3
 8004694:	f00e f99b 	bl	80129ce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004698:	1d3b      	adds	r3, r7, #4
 800469a:	2200      	movs	r2, #0
 800469c:	601a      	str	r2, [r3, #0]
 800469e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80046a0:	4b22      	ldr	r3, [pc, #136]	; (800472c <MX_TIM8_Init+0xa8>)
 80046a2:	4a23      	ldr	r2, [pc, #140]	; (8004730 <MX_TIM8_Init+0xac>)
 80046a4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80046a6:	4b21      	ldr	r3, [pc, #132]	; (800472c <MX_TIM8_Init+0xa8>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80046ac:	4b1f      	ldr	r3, [pc, #124]	; (800472c <MX_TIM8_Init+0xa8>)
 80046ae:	2210      	movs	r2, #16
 80046b0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80046b2:	4b1e      	ldr	r3, [pc, #120]	; (800472c <MX_TIM8_Init+0xa8>)
 80046b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80046b8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046ba:	4b1c      	ldr	r3, [pc, #112]	; (800472c <MX_TIM8_Init+0xa8>)
 80046bc:	2200      	movs	r2, #0
 80046be:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80046c0:	4b1a      	ldr	r3, [pc, #104]	; (800472c <MX_TIM8_Init+0xa8>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046c6:	4b19      	ldr	r3, [pc, #100]	; (800472c <MX_TIM8_Init+0xa8>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80046cc:	2303      	movs	r3, #3
 80046ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80046d0:	2300      	movs	r3, #0
 80046d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80046d4:	2301      	movs	r3, #1
 80046d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80046d8:	2300      	movs	r3, #0
 80046da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80046dc:	2300      	movs	r3, #0
 80046de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80046e0:	2300      	movs	r3, #0
 80046e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80046e4:	2301      	movs	r3, #1
 80046e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80046e8:	2300      	movs	r3, #0
 80046ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80046ec:	2300      	movs	r3, #0
 80046ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80046f0:	f107 030c 	add.w	r3, r7, #12
 80046f4:	4619      	mov	r1, r3
 80046f6:	480d      	ldr	r0, [pc, #52]	; (800472c <MX_TIM8_Init+0xa8>)
 80046f8:	f007 fdd6 	bl	800c2a8 <HAL_TIM_Encoder_Init>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8004702:	f000 fa87 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004706:	2300      	movs	r3, #0
 8004708:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800470a:	2300      	movs	r3, #0
 800470c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800470e:	1d3b      	adds	r3, r7, #4
 8004710:	4619      	mov	r1, r3
 8004712:	4806      	ldr	r0, [pc, #24]	; (800472c <MX_TIM8_Init+0xa8>)
 8004714:	f008 fafe 	bl	800cd14 <HAL_TIMEx_MasterConfigSynchronization>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d001      	beq.n	8004722 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800471e:	f000 fa79 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004722:	bf00      	nop
 8004724:	3730      	adds	r7, #48	; 0x30
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	2002d528 	.word	0x2002d528
 8004730:	40010400 	.word	0x40010400

08004734 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b088      	sub	sp, #32
 8004738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800473a:	1d3b      	adds	r3, r7, #4
 800473c:	2200      	movs	r2, #0
 800473e:	601a      	str	r2, [r3, #0]
 8004740:	605a      	str	r2, [r3, #4]
 8004742:	609a      	str	r2, [r3, #8]
 8004744:	60da      	str	r2, [r3, #12]
 8004746:	611a      	str	r2, [r3, #16]
 8004748:	615a      	str	r2, [r3, #20]
 800474a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800474c:	4b1e      	ldr	r3, [pc, #120]	; (80047c8 <MX_TIM10_Init+0x94>)
 800474e:	4a1f      	ldr	r2, [pc, #124]	; (80047cc <MX_TIM10_Init+0x98>)
 8004750:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8004752:	4b1d      	ldr	r3, [pc, #116]	; (80047c8 <MX_TIM10_Init+0x94>)
 8004754:	2200      	movs	r2, #0
 8004756:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004758:	4b1b      	ldr	r3, [pc, #108]	; (80047c8 <MX_TIM10_Init+0x94>)
 800475a:	2200      	movs	r2, #0
 800475c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800475e:	4b1a      	ldr	r3, [pc, #104]	; (80047c8 <MX_TIM10_Init+0x94>)
 8004760:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004764:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004766:	4b18      	ldr	r3, [pc, #96]	; (80047c8 <MX_TIM10_Init+0x94>)
 8004768:	2200      	movs	r2, #0
 800476a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800476c:	4b16      	ldr	r3, [pc, #88]	; (80047c8 <MX_TIM10_Init+0x94>)
 800476e:	2200      	movs	r2, #0
 8004770:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8004772:	4815      	ldr	r0, [pc, #84]	; (80047c8 <MX_TIM10_Init+0x94>)
 8004774:	f007 fce0 	bl	800c138 <HAL_TIM_Base_Init>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800477e:	f000 fa49 	bl	8004c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8004782:	4811      	ldr	r0, [pc, #68]	; (80047c8 <MX_TIM10_Init+0x94>)
 8004784:	f007 fd27 	bl	800c1d6 <HAL_TIM_PWM_Init>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d001      	beq.n	8004792 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800478e:	f000 fa41 	bl	8004c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004792:	2360      	movs	r3, #96	; 0x60
 8004794:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004796:	2300      	movs	r3, #0
 8004798:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800479a:	2300      	movs	r3, #0
 800479c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047a2:	1d3b      	adds	r3, r7, #4
 80047a4:	2200      	movs	r2, #0
 80047a6:	4619      	mov	r1, r3
 80047a8:	4807      	ldr	r0, [pc, #28]	; (80047c8 <MX_TIM10_Init+0x94>)
 80047aa:	f007 ff4f 	bl	800c64c <HAL_TIM_PWM_ConfigChannel>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d001      	beq.n	80047b8 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80047b4:	f000 fa2e 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80047b8:	4803      	ldr	r0, [pc, #12]	; (80047c8 <MX_TIM10_Init+0x94>)
 80047ba:	f000 fe1b 	bl	80053f4 <HAL_TIM_MspPostInit>

}
 80047be:	bf00      	nop
 80047c0:	3720      	adds	r7, #32
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	2002d644 	.word	0x2002d644
 80047cc:	40014400 	.word	0x40014400

080047d0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b088      	sub	sp, #32
 80047d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80047d6:	1d3b      	adds	r3, r7, #4
 80047d8:	2200      	movs	r2, #0
 80047da:	601a      	str	r2, [r3, #0]
 80047dc:	605a      	str	r2, [r3, #4]
 80047de:	609a      	str	r2, [r3, #8]
 80047e0:	60da      	str	r2, [r3, #12]
 80047e2:	611a      	str	r2, [r3, #16]
 80047e4:	615a      	str	r2, [r3, #20]
 80047e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80047e8:	4b1e      	ldr	r3, [pc, #120]	; (8004864 <MX_TIM11_Init+0x94>)
 80047ea:	4a1f      	ldr	r2, [pc, #124]	; (8004868 <MX_TIM11_Init+0x98>)
 80047ec:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80047ee:	4b1d      	ldr	r3, [pc, #116]	; (8004864 <MX_TIM11_Init+0x94>)
 80047f0:	2200      	movs	r2, #0
 80047f2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047f4:	4b1b      	ldr	r3, [pc, #108]	; (8004864 <MX_TIM11_Init+0x94>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80047fa:	4b1a      	ldr	r3, [pc, #104]	; (8004864 <MX_TIM11_Init+0x94>)
 80047fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004800:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004802:	4b18      	ldr	r3, [pc, #96]	; (8004864 <MX_TIM11_Init+0x94>)
 8004804:	2200      	movs	r2, #0
 8004806:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004808:	4b16      	ldr	r3, [pc, #88]	; (8004864 <MX_TIM11_Init+0x94>)
 800480a:	2200      	movs	r2, #0
 800480c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800480e:	4815      	ldr	r0, [pc, #84]	; (8004864 <MX_TIM11_Init+0x94>)
 8004810:	f007 fc92 	bl	800c138 <HAL_TIM_Base_Init>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800481a:	f000 f9fb 	bl	8004c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800481e:	4811      	ldr	r0, [pc, #68]	; (8004864 <MX_TIM11_Init+0x94>)
 8004820:	f007 fcd9 	bl	800c1d6 <HAL_TIM_PWM_Init>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800482a:	f000 f9f3 	bl	8004c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800482e:	2360      	movs	r3, #96	; 0x60
 8004830:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004832:	2300      	movs	r3, #0
 8004834:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004836:	2300      	movs	r3, #0
 8004838:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800483a:	2300      	movs	r3, #0
 800483c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800483e:	1d3b      	adds	r3, r7, #4
 8004840:	2200      	movs	r2, #0
 8004842:	4619      	mov	r1, r3
 8004844:	4807      	ldr	r0, [pc, #28]	; (8004864 <MX_TIM11_Init+0x94>)
 8004846:	f007 ff01 	bl	800c64c <HAL_TIM_PWM_ConfigChannel>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8004850:	f000 f9e0 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8004854:	4803      	ldr	r0, [pc, #12]	; (8004864 <MX_TIM11_Init+0x94>)
 8004856:	f000 fdcd 	bl	80053f4 <HAL_TIM_MspPostInit>

}
 800485a:	bf00      	nop
 800485c:	3720      	adds	r7, #32
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	2002d764 	.word	0x2002d764
 8004868:	40014800 	.word	0x40014800

0800486c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8004870:	4b0e      	ldr	r3, [pc, #56]	; (80048ac <MX_TIM13_Init+0x40>)
 8004872:	4a0f      	ldr	r2, [pc, #60]	; (80048b0 <MX_TIM13_Init+0x44>)
 8004874:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 8004876:	4b0d      	ldr	r3, [pc, #52]	; (80048ac <MX_TIM13_Init+0x40>)
 8004878:	2259      	movs	r2, #89	; 0x59
 800487a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800487c:	4b0b      	ldr	r3, [pc, #44]	; (80048ac <MX_TIM13_Init+0x40>)
 800487e:	2200      	movs	r2, #0
 8004880:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8004882:	4b0a      	ldr	r3, [pc, #40]	; (80048ac <MX_TIM13_Init+0x40>)
 8004884:	f242 720f 	movw	r2, #9999	; 0x270f
 8004888:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800488a:	4b08      	ldr	r3, [pc, #32]	; (80048ac <MX_TIM13_Init+0x40>)
 800488c:	2200      	movs	r2, #0
 800488e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004890:	4b06      	ldr	r3, [pc, #24]	; (80048ac <MX_TIM13_Init+0x40>)
 8004892:	2280      	movs	r2, #128	; 0x80
 8004894:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8004896:	4805      	ldr	r0, [pc, #20]	; (80048ac <MX_TIM13_Init+0x40>)
 8004898:	f007 fc4e 	bl	800c138 <HAL_TIM_Base_Init>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d001      	beq.n	80048a6 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 80048a2:	f000 f9b7 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80048a6:	bf00      	nop
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	2002d724 	.word	0x2002d724
 80048b0:	40001c00 	.word	0x40001c00

080048b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80048b8:	4b11      	ldr	r3, [pc, #68]	; (8004900 <MX_USART2_UART_Init+0x4c>)
 80048ba:	4a12      	ldr	r2, [pc, #72]	; (8004904 <MX_USART2_UART_Init+0x50>)
 80048bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80048be:	4b10      	ldr	r3, [pc, #64]	; (8004900 <MX_USART2_UART_Init+0x4c>)
 80048c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80048c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80048c6:	4b0e      	ldr	r3, [pc, #56]	; (8004900 <MX_USART2_UART_Init+0x4c>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80048cc:	4b0c      	ldr	r3, [pc, #48]	; (8004900 <MX_USART2_UART_Init+0x4c>)
 80048ce:	2200      	movs	r2, #0
 80048d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80048d2:	4b0b      	ldr	r3, [pc, #44]	; (8004900 <MX_USART2_UART_Init+0x4c>)
 80048d4:	2200      	movs	r2, #0
 80048d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80048d8:	4b09      	ldr	r3, [pc, #36]	; (8004900 <MX_USART2_UART_Init+0x4c>)
 80048da:	220c      	movs	r2, #12
 80048dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048de:	4b08      	ldr	r3, [pc, #32]	; (8004900 <MX_USART2_UART_Init+0x4c>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80048e4:	4b06      	ldr	r3, [pc, #24]	; (8004900 <MX_USART2_UART_Init+0x4c>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80048ea:	4805      	ldr	r0, [pc, #20]	; (8004900 <MX_USART2_UART_Init+0x4c>)
 80048ec:	f008 faf4 	bl	800ced8 <HAL_UART_Init>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80048f6:	f000 f98d 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80048fa:	bf00      	nop
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	2002d908 	.word	0x2002d908
 8004904:	40004400 	.word	0x40004400

08004908 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b082      	sub	sp, #8
 800490c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800490e:	2300      	movs	r3, #0
 8004910:	607b      	str	r3, [r7, #4]
 8004912:	4b14      	ldr	r3, [pc, #80]	; (8004964 <MX_DMA_Init+0x5c>)
 8004914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004916:	4a13      	ldr	r2, [pc, #76]	; (8004964 <MX_DMA_Init+0x5c>)
 8004918:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800491c:	6313      	str	r3, [r2, #48]	; 0x30
 800491e:	4b11      	ldr	r3, [pc, #68]	; (8004964 <MX_DMA_Init+0x5c>)
 8004920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004922:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004926:	607b      	str	r3, [r7, #4]
 8004928:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800492a:	2200      	movs	r2, #0
 800492c:	2100      	movs	r1, #0
 800492e:	203a      	movs	r0, #58	; 0x3a
 8004930:	f002 ffb5 	bl	800789e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004934:	203a      	movs	r0, #58	; 0x3a
 8004936:	f002 ffce 	bl	80078d6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800493a:	2200      	movs	r2, #0
 800493c:	2100      	movs	r1, #0
 800493e:	203b      	movs	r0, #59	; 0x3b
 8004940:	f002 ffad 	bl	800789e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8004944:	203b      	movs	r0, #59	; 0x3b
 8004946:	f002 ffc6 	bl	80078d6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800494a:	2200      	movs	r2, #0
 800494c:	2100      	movs	r1, #0
 800494e:	2045      	movs	r0, #69	; 0x45
 8004950:	f002 ffa5 	bl	800789e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8004954:	2045      	movs	r0, #69	; 0x45
 8004956:	f002 ffbe 	bl	80078d6 <HAL_NVIC_EnableIRQ>

}
 800495a:	bf00      	nop
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40023800 	.word	0x40023800

08004968 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b08c      	sub	sp, #48	; 0x30
 800496c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800496e:	f107 031c 	add.w	r3, r7, #28
 8004972:	2200      	movs	r2, #0
 8004974:	601a      	str	r2, [r3, #0]
 8004976:	605a      	str	r2, [r3, #4]
 8004978:	609a      	str	r2, [r3, #8]
 800497a:	60da      	str	r2, [r3, #12]
 800497c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800497e:	2300      	movs	r3, #0
 8004980:	61bb      	str	r3, [r7, #24]
 8004982:	4b9c      	ldr	r3, [pc, #624]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 8004984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004986:	4a9b      	ldr	r2, [pc, #620]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 8004988:	f043 0310 	orr.w	r3, r3, #16
 800498c:	6313      	str	r3, [r2, #48]	; 0x30
 800498e:	4b99      	ldr	r3, [pc, #612]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 8004990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004992:	f003 0310 	and.w	r3, r3, #16
 8004996:	61bb      	str	r3, [r7, #24]
 8004998:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800499a:	2300      	movs	r3, #0
 800499c:	617b      	str	r3, [r7, #20]
 800499e:	4b95      	ldr	r3, [pc, #596]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 80049a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049a2:	4a94      	ldr	r2, [pc, #592]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 80049a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049a8:	6313      	str	r3, [r2, #48]	; 0x30
 80049aa:	4b92      	ldr	r3, [pc, #584]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 80049ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049b2:	617b      	str	r3, [r7, #20]
 80049b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80049b6:	2300      	movs	r3, #0
 80049b8:	613b      	str	r3, [r7, #16]
 80049ba:	4b8e      	ldr	r3, [pc, #568]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 80049bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049be:	4a8d      	ldr	r2, [pc, #564]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 80049c0:	f043 0304 	orr.w	r3, r3, #4
 80049c4:	6313      	str	r3, [r2, #48]	; 0x30
 80049c6:	4b8b      	ldr	r3, [pc, #556]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 80049c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ca:	f003 0304 	and.w	r3, r3, #4
 80049ce:	613b      	str	r3, [r7, #16]
 80049d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80049d2:	2300      	movs	r3, #0
 80049d4:	60fb      	str	r3, [r7, #12]
 80049d6:	4b87      	ldr	r3, [pc, #540]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 80049d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049da:	4a86      	ldr	r2, [pc, #536]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 80049dc:	f043 0301 	orr.w	r3, r3, #1
 80049e0:	6313      	str	r3, [r2, #48]	; 0x30
 80049e2:	4b84      	ldr	r3, [pc, #528]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 80049e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049e6:	f003 0301 	and.w	r3, r3, #1
 80049ea:	60fb      	str	r3, [r7, #12]
 80049ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80049ee:	2300      	movs	r3, #0
 80049f0:	60bb      	str	r3, [r7, #8]
 80049f2:	4b80      	ldr	r3, [pc, #512]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 80049f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f6:	4a7f      	ldr	r2, [pc, #508]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 80049f8:	f043 0302 	orr.w	r3, r3, #2
 80049fc:	6313      	str	r3, [r2, #48]	; 0x30
 80049fe:	4b7d      	ldr	r3, [pc, #500]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 8004a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	60bb      	str	r3, [r7, #8]
 8004a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	607b      	str	r3, [r7, #4]
 8004a0e:	4b79      	ldr	r3, [pc, #484]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 8004a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a12:	4a78      	ldr	r2, [pc, #480]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 8004a14:	f043 0308 	orr.w	r3, r3, #8
 8004a18:	6313      	str	r3, [r2, #48]	; 0x30
 8004a1a:	4b76      	ldr	r3, [pc, #472]	; (8004bf4 <MX_GPIO_Init+0x28c>)
 8004a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a1e:	f003 0308 	and.w	r3, r3, #8
 8004a22:	607b      	str	r3, [r7, #4]
 8004a24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8004a26:	2200      	movs	r2, #0
 8004a28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004a2c:	4872      	ldr	r0, [pc, #456]	; (8004bf8 <MX_GPIO_Init+0x290>)
 8004a2e:	f003 fccb 	bl	80083c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8004a32:	2200      	movs	r2, #0
 8004a34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004a38:	4870      	ldr	r0, [pc, #448]	; (8004bfc <MX_GPIO_Init+0x294>)
 8004a3a:	f003 fcc5 	bl	80083c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004a44:	486e      	ldr	r0, [pc, #440]	; (8004c00 <MX_GPIO_Init+0x298>)
 8004a46:	f003 fcbf 	bl	80083c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8004a50:	486c      	ldr	r0, [pc, #432]	; (8004c04 <MX_GPIO_Init+0x29c>)
 8004a52:	f003 fcb9 	bl	80083c8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004a56:	2304      	movs	r3, #4
 8004a58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004a5a:	4b6b      	ldr	r3, [pc, #428]	; (8004c08 <MX_GPIO_Init+0x2a0>)
 8004a5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a62:	f107 031c 	add.w	r3, r7, #28
 8004a66:	4619      	mov	r1, r3
 8004a68:	4863      	ldr	r0, [pc, #396]	; (8004bf8 <MX_GPIO_Init+0x290>)
 8004a6a:	f003 faeb 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004a6e:	230f      	movs	r3, #15
 8004a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a72:	2303      	movs	r3, #3
 8004a74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a76:	2300      	movs	r3, #0
 8004a78:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a7a:	f107 031c 	add.w	r3, r7, #28
 8004a7e:	4619      	mov	r1, r3
 8004a80:	4862      	ldr	r0, [pc, #392]	; (8004c0c <MX_GPIO_Init+0x2a4>)
 8004a82:	f003 fadf 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004a86:	23e1      	movs	r3, #225	; 0xe1
 8004a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a92:	f107 031c 	add.w	r3, r7, #28
 8004a96:	4619      	mov	r1, r3
 8004a98:	485a      	ldr	r0, [pc, #360]	; (8004c04 <MX_GPIO_Init+0x29c>)
 8004a9a:	f003 fad3 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004aaa:	f107 031c 	add.w	r3, r7, #28
 8004aae:	4619      	mov	r1, r3
 8004ab0:	4852      	ldr	r0, [pc, #328]	; (8004bfc <MX_GPIO_Init+0x294>)
 8004ab2:	f003 fac7 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004ab6:	2304      	movs	r3, #4
 8004ab8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004aba:	2300      	movs	r3, #0
 8004abc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ac2:	f107 031c 	add.w	r3, r7, #28
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	484c      	ldr	r0, [pc, #304]	; (8004bfc <MX_GPIO_Init+0x294>)
 8004aca:	f003 fabb 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8004ace:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8004ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004adc:	f107 031c 	add.w	r3, r7, #28
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	4845      	ldr	r0, [pc, #276]	; (8004bf8 <MX_GPIO_Init+0x290>)
 8004ae4:	f003 faae 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004ae8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004aec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004aee:	2301      	movs	r3, #1
 8004af0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004af2:	2300      	movs	r3, #0
 8004af4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004af6:	2300      	movs	r3, #0
 8004af8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004afa:	f107 031c 	add.w	r3, r7, #28
 8004afe:	4619      	mov	r1, r3
 8004b00:	483d      	ldr	r0, [pc, #244]	; (8004bf8 <MX_GPIO_Init+0x290>)
 8004b02:	f003 fa9f 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004b06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b10:	2300      	movs	r3, #0
 8004b12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b14:	2300      	movs	r3, #0
 8004b16:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b18:	f107 031c 	add.w	r3, r7, #28
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	4837      	ldr	r0, [pc, #220]	; (8004bfc <MX_GPIO_Init+0x294>)
 8004b20:	f003 fa90 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004b24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004b2a:	4b39      	ldr	r3, [pc, #228]	; (8004c10 <MX_GPIO_Init+0x2a8>)
 8004b2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b32:	f107 031c 	add.w	r3, r7, #28
 8004b36:	4619      	mov	r1, r3
 8004b38:	4831      	ldr	r0, [pc, #196]	; (8004c00 <MX_GPIO_Init+0x298>)
 8004b3a:	f003 fa83 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004b3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b44:	2301      	movs	r3, #1
 8004b46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b50:	f107 031c 	add.w	r3, r7, #28
 8004b54:	4619      	mov	r1, r3
 8004b56:	482a      	ldr	r0, [pc, #168]	; (8004c00 <MX_GPIO_Init+0x298>)
 8004b58:	f003 fa74 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004b5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b62:	2301      	movs	r3, #1
 8004b64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b66:	2301      	movs	r3, #1
 8004b68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b6e:	f107 031c 	add.w	r3, r7, #28
 8004b72:	4619      	mov	r1, r3
 8004b74:	4822      	ldr	r0, [pc, #136]	; (8004c00 <MX_GPIO_Init+0x298>)
 8004b76:	f003 fa65 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004b7a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8004b7e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b80:	2301      	movs	r3, #1
 8004b82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b84:	2300      	movs	r3, #0
 8004b86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b8c:	f107 031c 	add.w	r3, r7, #28
 8004b90:	4619      	mov	r1, r3
 8004b92:	481c      	ldr	r0, [pc, #112]	; (8004c04 <MX_GPIO_Init+0x29c>)
 8004b94:	f003 fa56 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004b98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ba6:	f107 031c 	add.w	r3, r7, #28
 8004baa:	4619      	mov	r1, r3
 8004bac:	4815      	ldr	r0, [pc, #84]	; (8004c04 <MX_GPIO_Init+0x29c>)
 8004bae:	f003 fa49 	bl	8008044 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8004bb2:	239b      	movs	r3, #155	; 0x9b
 8004bb4:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004bbe:	f107 031c 	add.w	r3, r7, #28
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	480e      	ldr	r0, [pc, #56]	; (8004c00 <MX_GPIO_Init+0x298>)
 8004bc6:	f003 fa3d 	bl	8008044 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8004bca:	2200      	movs	r2, #0
 8004bcc:	2100      	movs	r1, #0
 8004bce:	2008      	movs	r0, #8
 8004bd0:	f002 fe65 	bl	800789e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8004bd4:	2008      	movs	r0, #8
 8004bd6:	f002 fe7e 	bl	80078d6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004bda:	2200      	movs	r2, #0
 8004bdc:	2100      	movs	r1, #0
 8004bde:	2017      	movs	r0, #23
 8004be0:	f002 fe5d 	bl	800789e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004be4:	2017      	movs	r0, #23
 8004be6:	f002 fe76 	bl	80078d6 <HAL_NVIC_EnableIRQ>

}
 8004bea:	bf00      	nop
 8004bec:	3730      	adds	r7, #48	; 0x30
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	40023800 	.word	0x40023800
 8004bf8:	40021000 	.word	0x40021000
 8004bfc:	40020400 	.word	0x40020400
 8004c00:	40020c00 	.word	0x40020c00
 8004c04:	40020000 	.word	0x40020000
 8004c08:	10310000 	.word	0x10310000
 8004c0c:	40020800 	.word	0x40020800
 8004c10:	10110000 	.word	0x10110000

08004c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c14:	b480      	push	{r7}
 8004c16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c18:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004c1a:	e7fe      	b.n	8004c1a <Error_Handler+0x6>

08004c1c <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8004c20:	bf00      	nop
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
	...

08004c2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c32:	2300      	movs	r3, #0
 8004c34:	607b      	str	r3, [r7, #4]
 8004c36:	4b10      	ldr	r3, [pc, #64]	; (8004c78 <HAL_MspInit+0x4c>)
 8004c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c3a:	4a0f      	ldr	r2, [pc, #60]	; (8004c78 <HAL_MspInit+0x4c>)
 8004c3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c40:	6453      	str	r3, [r2, #68]	; 0x44
 8004c42:	4b0d      	ldr	r3, [pc, #52]	; (8004c78 <HAL_MspInit+0x4c>)
 8004c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c4a:	607b      	str	r3, [r7, #4]
 8004c4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c4e:	2300      	movs	r3, #0
 8004c50:	603b      	str	r3, [r7, #0]
 8004c52:	4b09      	ldr	r3, [pc, #36]	; (8004c78 <HAL_MspInit+0x4c>)
 8004c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c56:	4a08      	ldr	r2, [pc, #32]	; (8004c78 <HAL_MspInit+0x4c>)
 8004c58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c5c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c5e:	4b06      	ldr	r3, [pc, #24]	; (8004c78 <HAL_MspInit+0x4c>)
 8004c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c66:	603b      	str	r3, [r7, #0]
 8004c68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004c6a:	bf00      	nop
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	40023800 	.word	0x40023800

08004c7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b08c      	sub	sp, #48	; 0x30
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c84:	f107 031c 	add.w	r3, r7, #28
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	605a      	str	r2, [r3, #4]
 8004c8e:	609a      	str	r2, [r3, #8]
 8004c90:	60da      	str	r2, [r3, #12]
 8004c92:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a4a      	ldr	r2, [pc, #296]	; (8004dc4 <HAL_ADC_MspInit+0x148>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	f040 808e 	bne.w	8004dbc <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	61bb      	str	r3, [r7, #24]
 8004ca4:	4b48      	ldr	r3, [pc, #288]	; (8004dc8 <HAL_ADC_MspInit+0x14c>)
 8004ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ca8:	4a47      	ldr	r2, [pc, #284]	; (8004dc8 <HAL_ADC_MspInit+0x14c>)
 8004caa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004cae:	6453      	str	r3, [r2, #68]	; 0x44
 8004cb0:	4b45      	ldr	r3, [pc, #276]	; (8004dc8 <HAL_ADC_MspInit+0x14c>)
 8004cb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cb8:	61bb      	str	r3, [r7, #24]
 8004cba:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	617b      	str	r3, [r7, #20]
 8004cc0:	4b41      	ldr	r3, [pc, #260]	; (8004dc8 <HAL_ADC_MspInit+0x14c>)
 8004cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc4:	4a40      	ldr	r2, [pc, #256]	; (8004dc8 <HAL_ADC_MspInit+0x14c>)
 8004cc6:	f043 0304 	orr.w	r3, r3, #4
 8004cca:	6313      	str	r3, [r2, #48]	; 0x30
 8004ccc:	4b3e      	ldr	r3, [pc, #248]	; (8004dc8 <HAL_ADC_MspInit+0x14c>)
 8004cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd0:	f003 0304 	and.w	r3, r3, #4
 8004cd4:	617b      	str	r3, [r7, #20]
 8004cd6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cd8:	2300      	movs	r3, #0
 8004cda:	613b      	str	r3, [r7, #16]
 8004cdc:	4b3a      	ldr	r3, [pc, #232]	; (8004dc8 <HAL_ADC_MspInit+0x14c>)
 8004cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce0:	4a39      	ldr	r2, [pc, #228]	; (8004dc8 <HAL_ADC_MspInit+0x14c>)
 8004ce2:	f043 0301 	orr.w	r3, r3, #1
 8004ce6:	6313      	str	r3, [r2, #48]	; 0x30
 8004ce8:	4b37      	ldr	r3, [pc, #220]	; (8004dc8 <HAL_ADC_MspInit+0x14c>)
 8004cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cec:	f003 0301 	and.w	r3, r3, #1
 8004cf0:	613b      	str	r3, [r7, #16]
 8004cf2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	60fb      	str	r3, [r7, #12]
 8004cf8:	4b33      	ldr	r3, [pc, #204]	; (8004dc8 <HAL_ADC_MspInit+0x14c>)
 8004cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfc:	4a32      	ldr	r2, [pc, #200]	; (8004dc8 <HAL_ADC_MspInit+0x14c>)
 8004cfe:	f043 0302 	orr.w	r3, r3, #2
 8004d02:	6313      	str	r3, [r2, #48]	; 0x30
 8004d04:	4b30      	ldr	r3, [pc, #192]	; (8004dc8 <HAL_ADC_MspInit+0x14c>)
 8004d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d08:	f003 0302 	and.w	r3, r3, #2
 8004d0c:	60fb      	str	r3, [r7, #12]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004d10:	230f      	movs	r3, #15
 8004d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d14:	2303      	movs	r3, #3
 8004d16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d1c:	f107 031c 	add.w	r3, r7, #28
 8004d20:	4619      	mov	r1, r3
 8004d22:	482a      	ldr	r0, [pc, #168]	; (8004dcc <HAL_ADC_MspInit+0x150>)
 8004d24:	f003 f98e 	bl	8008044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004d28:	23ff      	movs	r3, #255	; 0xff
 8004d2a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d30:	2300      	movs	r3, #0
 8004d32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d34:	f107 031c 	add.w	r3, r7, #28
 8004d38:	4619      	mov	r1, r3
 8004d3a:	4825      	ldr	r0, [pc, #148]	; (8004dd0 <HAL_ADC_MspInit+0x154>)
 8004d3c:	f003 f982 	bl	8008044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004d40:	2303      	movs	r3, #3
 8004d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d44:	2303      	movs	r3, #3
 8004d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d4c:	f107 031c 	add.w	r3, r7, #28
 8004d50:	4619      	mov	r1, r3
 8004d52:	4820      	ldr	r0, [pc, #128]	; (8004dd4 <HAL_ADC_MspInit+0x158>)
 8004d54:	f003 f976 	bl	8008044 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8004d58:	4b1f      	ldr	r3, [pc, #124]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004d5a:	4a20      	ldr	r2, [pc, #128]	; (8004ddc <HAL_ADC_MspInit+0x160>)
 8004d5c:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8004d5e:	4b1e      	ldr	r3, [pc, #120]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004d60:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d64:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d66:	4b1c      	ldr	r3, [pc, #112]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004d68:	2200      	movs	r2, #0
 8004d6a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d6c:	4b1a      	ldr	r3, [pc, #104]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004d6e:	2200      	movs	r2, #0
 8004d70:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8004d72:	4b19      	ldr	r3, [pc, #100]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004d74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d78:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004d7a:	4b17      	ldr	r3, [pc, #92]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004d7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d80:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004d82:	4b15      	ldr	r3, [pc, #84]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004d84:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d88:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8004d8a:	4b13      	ldr	r3, [pc, #76]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004d8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004d90:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004d92:	4b11      	ldr	r3, [pc, #68]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004d94:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004d98:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004d9a:	4b0f      	ldr	r3, [pc, #60]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004da0:	480d      	ldr	r0, [pc, #52]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004da2:	f002 fdb3 	bl	800790c <HAL_DMA_Init>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8004dac:	f7ff ff32 	bl	8004c14 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a09      	ldr	r2, [pc, #36]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004db4:	639a      	str	r2, [r3, #56]	; 0x38
 8004db6:	4a08      	ldr	r2, [pc, #32]	; (8004dd8 <HAL_ADC_MspInit+0x15c>)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004dbc:	bf00      	nop
 8004dbe:	3730      	adds	r7, #48	; 0x30
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	40012100 	.word	0x40012100
 8004dc8:	40023800 	.word	0x40023800
 8004dcc:	40020800 	.word	0x40020800
 8004dd0:	40020000 	.word	0x40020000
 8004dd4:	40020400 	.word	0x40020400
 8004dd8:	2002d948 	.word	0x2002d948
 8004ddc:	40026440 	.word	0x40026440

08004de0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b08c      	sub	sp, #48	; 0x30
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004de8:	f107 031c 	add.w	r3, r7, #28
 8004dec:	2200      	movs	r2, #0
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	605a      	str	r2, [r3, #4]
 8004df2:	609a      	str	r2, [r3, #8]
 8004df4:	60da      	str	r2, [r3, #12]
 8004df6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a32      	ldr	r2, [pc, #200]	; (8004ec8 <HAL_I2C_MspInit+0xe8>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d12c      	bne.n	8004e5c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e02:	2300      	movs	r3, #0
 8004e04:	61bb      	str	r3, [r7, #24]
 8004e06:	4b31      	ldr	r3, [pc, #196]	; (8004ecc <HAL_I2C_MspInit+0xec>)
 8004e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0a:	4a30      	ldr	r2, [pc, #192]	; (8004ecc <HAL_I2C_MspInit+0xec>)
 8004e0c:	f043 0302 	orr.w	r3, r3, #2
 8004e10:	6313      	str	r3, [r2, #48]	; 0x30
 8004e12:	4b2e      	ldr	r3, [pc, #184]	; (8004ecc <HAL_I2C_MspInit+0xec>)
 8004e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e16:	f003 0302 	and.w	r3, r3, #2
 8004e1a:	61bb      	str	r3, [r7, #24]
 8004e1c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004e1e:	23c0      	movs	r3, #192	; 0xc0
 8004e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e22:	2312      	movs	r3, #18
 8004e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e26:	2301      	movs	r3, #1
 8004e28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004e2e:	2304      	movs	r3, #4
 8004e30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e32:	f107 031c 	add.w	r3, r7, #28
 8004e36:	4619      	mov	r1, r3
 8004e38:	4825      	ldr	r0, [pc, #148]	; (8004ed0 <HAL_I2C_MspInit+0xf0>)
 8004e3a:	f003 f903 	bl	8008044 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004e3e:	2300      	movs	r3, #0
 8004e40:	617b      	str	r3, [r7, #20]
 8004e42:	4b22      	ldr	r3, [pc, #136]	; (8004ecc <HAL_I2C_MspInit+0xec>)
 8004e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e46:	4a21      	ldr	r2, [pc, #132]	; (8004ecc <HAL_I2C_MspInit+0xec>)
 8004e48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004e4c:	6413      	str	r3, [r2, #64]	; 0x40
 8004e4e:	4b1f      	ldr	r3, [pc, #124]	; (8004ecc <HAL_I2C_MspInit+0xec>)
 8004e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e56:	617b      	str	r3, [r7, #20]
 8004e58:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004e5a:	e031      	b.n	8004ec0 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a1c      	ldr	r2, [pc, #112]	; (8004ed4 <HAL_I2C_MspInit+0xf4>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d12c      	bne.n	8004ec0 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e66:	2300      	movs	r3, #0
 8004e68:	613b      	str	r3, [r7, #16]
 8004e6a:	4b18      	ldr	r3, [pc, #96]	; (8004ecc <HAL_I2C_MspInit+0xec>)
 8004e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e6e:	4a17      	ldr	r2, [pc, #92]	; (8004ecc <HAL_I2C_MspInit+0xec>)
 8004e70:	f043 0302 	orr.w	r3, r3, #2
 8004e74:	6313      	str	r3, [r2, #48]	; 0x30
 8004e76:	4b15      	ldr	r3, [pc, #84]	; (8004ecc <HAL_I2C_MspInit+0xec>)
 8004e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7a:	f003 0302 	and.w	r3, r3, #2
 8004e7e:	613b      	str	r3, [r7, #16]
 8004e80:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004e82:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e88:	2312      	movs	r3, #18
 8004e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e90:	2303      	movs	r3, #3
 8004e92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004e94:	2304      	movs	r3, #4
 8004e96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e98:	f107 031c 	add.w	r3, r7, #28
 8004e9c:	4619      	mov	r1, r3
 8004e9e:	480c      	ldr	r0, [pc, #48]	; (8004ed0 <HAL_I2C_MspInit+0xf0>)
 8004ea0:	f003 f8d0 	bl	8008044 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	60fb      	str	r3, [r7, #12]
 8004ea8:	4b08      	ldr	r3, [pc, #32]	; (8004ecc <HAL_I2C_MspInit+0xec>)
 8004eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eac:	4a07      	ldr	r2, [pc, #28]	; (8004ecc <HAL_I2C_MspInit+0xec>)
 8004eae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004eb2:	6413      	str	r3, [r2, #64]	; 0x40
 8004eb4:	4b05      	ldr	r3, [pc, #20]	; (8004ecc <HAL_I2C_MspInit+0xec>)
 8004eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ebc:	60fb      	str	r3, [r7, #12]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
}
 8004ec0:	bf00      	nop
 8004ec2:	3730      	adds	r7, #48	; 0x30
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	40005400 	.word	0x40005400
 8004ecc:	40023800 	.word	0x40023800
 8004ed0:	40020400 	.word	0x40020400
 8004ed4:	40005800 	.word	0x40005800

08004ed8 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b08a      	sub	sp, #40	; 0x28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ee0:	f107 0314 	add.w	r3, r7, #20
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	601a      	str	r2, [r3, #0]
 8004ee8:	605a      	str	r2, [r3, #4]
 8004eea:	609a      	str	r2, [r3, #8]
 8004eec:	60da      	str	r2, [r3, #12]
 8004eee:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a69      	ldr	r2, [pc, #420]	; (800509c <HAL_SD_MspInit+0x1c4>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	f040 80cb 	bne.w	8005092 <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8004efc:	2300      	movs	r3, #0
 8004efe:	613b      	str	r3, [r7, #16]
 8004f00:	4b67      	ldr	r3, [pc, #412]	; (80050a0 <HAL_SD_MspInit+0x1c8>)
 8004f02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f04:	4a66      	ldr	r2, [pc, #408]	; (80050a0 <HAL_SD_MspInit+0x1c8>)
 8004f06:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004f0a:	6453      	str	r3, [r2, #68]	; 0x44
 8004f0c:	4b64      	ldr	r3, [pc, #400]	; (80050a0 <HAL_SD_MspInit+0x1c8>)
 8004f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f14:	613b      	str	r3, [r7, #16]
 8004f16:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f18:	2300      	movs	r3, #0
 8004f1a:	60fb      	str	r3, [r7, #12]
 8004f1c:	4b60      	ldr	r3, [pc, #384]	; (80050a0 <HAL_SD_MspInit+0x1c8>)
 8004f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f20:	4a5f      	ldr	r2, [pc, #380]	; (80050a0 <HAL_SD_MspInit+0x1c8>)
 8004f22:	f043 0304 	orr.w	r3, r3, #4
 8004f26:	6313      	str	r3, [r2, #48]	; 0x30
 8004f28:	4b5d      	ldr	r3, [pc, #372]	; (80050a0 <HAL_SD_MspInit+0x1c8>)
 8004f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f2c:	f003 0304 	and.w	r3, r3, #4
 8004f30:	60fb      	str	r3, [r7, #12]
 8004f32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004f34:	2300      	movs	r3, #0
 8004f36:	60bb      	str	r3, [r7, #8]
 8004f38:	4b59      	ldr	r3, [pc, #356]	; (80050a0 <HAL_SD_MspInit+0x1c8>)
 8004f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f3c:	4a58      	ldr	r2, [pc, #352]	; (80050a0 <HAL_SD_MspInit+0x1c8>)
 8004f3e:	f043 0308 	orr.w	r3, r3, #8
 8004f42:	6313      	str	r3, [r2, #48]	; 0x30
 8004f44:	4b56      	ldr	r3, [pc, #344]	; (80050a0 <HAL_SD_MspInit+0x1c8>)
 8004f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f48:	f003 0308 	and.w	r3, r3, #8
 8004f4c:	60bb      	str	r3, [r7, #8]
 8004f4e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004f50:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8004f54:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f56:	2302      	movs	r3, #2
 8004f58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004f62:	230c      	movs	r3, #12
 8004f64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f66:	f107 0314 	add.w	r3, r7, #20
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	484d      	ldr	r0, [pc, #308]	; (80050a4 <HAL_SD_MspInit+0x1cc>)
 8004f6e:	f003 f869 	bl	8008044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004f72:	2304      	movs	r3, #4
 8004f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f76:	2302      	movs	r3, #2
 8004f78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004f82:	230c      	movs	r3, #12
 8004f84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004f86:	f107 0314 	add.w	r3, r7, #20
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	4846      	ldr	r0, [pc, #280]	; (80050a8 <HAL_SD_MspInit+0x1d0>)
 8004f8e:	f003 f859 	bl	8008044 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8004f92:	4b46      	ldr	r3, [pc, #280]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004f94:	4a46      	ldr	r2, [pc, #280]	; (80050b0 <HAL_SD_MspInit+0x1d8>)
 8004f96:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8004f98:	4b44      	ldr	r3, [pc, #272]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004f9a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004f9e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004fa0:	4b42      	ldr	r3, [pc, #264]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fa6:	4b41      	ldr	r3, [pc, #260]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004fac:	4b3f      	ldr	r3, [pc, #252]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004fae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004fb2:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004fb4:	4b3d      	ldr	r3, [pc, #244]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004fb6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004fba:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004fbc:	4b3b      	ldr	r3, [pc, #236]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004fbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004fc2:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8004fc4:	4b39      	ldr	r3, [pc, #228]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004fca:	4b38      	ldr	r3, [pc, #224]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004fcc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004fd0:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004fd2:	4b36      	ldr	r3, [pc, #216]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004fd4:	2204      	movs	r2, #4
 8004fd6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004fd8:	4b34      	ldr	r3, [pc, #208]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004fda:	2203      	movs	r2, #3
 8004fdc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8004fde:	4b33      	ldr	r3, [pc, #204]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004fe0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004fe4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8004fe6:	4b31      	ldr	r3, [pc, #196]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004fe8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004fec:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8004fee:	482f      	ldr	r0, [pc, #188]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8004ff0:	f002 fc8c 	bl	800790c <HAL_DMA_Init>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d001      	beq.n	8004ffe <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8004ffa:	f7ff fe0b 	bl	8004c14 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a2a      	ldr	r2, [pc, #168]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8005002:	641a      	str	r2, [r3, #64]	; 0x40
 8005004:	4a29      	ldr	r2, [pc, #164]	; (80050ac <HAL_SD_MspInit+0x1d4>)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800500a:	4b2a      	ldr	r3, [pc, #168]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 800500c:	4a2a      	ldr	r2, [pc, #168]	; (80050b8 <HAL_SD_MspInit+0x1e0>)
 800500e:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8005010:	4b28      	ldr	r3, [pc, #160]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 8005012:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005016:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005018:	4b26      	ldr	r3, [pc, #152]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 800501a:	2240      	movs	r2, #64	; 0x40
 800501c:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800501e:	4b25      	ldr	r3, [pc, #148]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 8005020:	2200      	movs	r2, #0
 8005022:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005024:	4b23      	ldr	r3, [pc, #140]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 8005026:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800502a:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800502c:	4b21      	ldr	r3, [pc, #132]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 800502e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005032:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005034:	4b1f      	ldr	r3, [pc, #124]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 8005036:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800503a:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800503c:	4b1d      	ldr	r3, [pc, #116]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 800503e:	2220      	movs	r2, #32
 8005040:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005042:	4b1c      	ldr	r3, [pc, #112]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 8005044:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005048:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800504a:	4b1a      	ldr	r3, [pc, #104]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 800504c:	2204      	movs	r2, #4
 800504e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005050:	4b18      	ldr	r3, [pc, #96]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 8005052:	2203      	movs	r2, #3
 8005054:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8005056:	4b17      	ldr	r3, [pc, #92]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 8005058:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800505c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800505e:	4b15      	ldr	r3, [pc, #84]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 8005060:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005064:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8005066:	4813      	ldr	r0, [pc, #76]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 8005068:	f002 fc50 	bl	800790c <HAL_DMA_Init>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d001      	beq.n	8005076 <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8005072:	f7ff fdcf 	bl	8004c14 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a0e      	ldr	r2, [pc, #56]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 800507a:	63da      	str	r2, [r3, #60]	; 0x3c
 800507c:	4a0d      	ldr	r2, [pc, #52]	; (80050b4 <HAL_SD_MspInit+0x1dc>)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8005082:	2200      	movs	r2, #0
 8005084:	2100      	movs	r1, #0
 8005086:	2031      	movs	r0, #49	; 0x31
 8005088:	f002 fc09 	bl	800789e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800508c:	2031      	movs	r0, #49	; 0x31
 800508e:	f002 fc22 	bl	80078d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8005092:	bf00      	nop
 8005094:	3728      	adds	r7, #40	; 0x28
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	40012c00 	.word	0x40012c00
 80050a0:	40023800 	.word	0x40023800
 80050a4:	40020800 	.word	0x40020800
 80050a8:	40020c00 	.word	0x40020c00
 80050ac:	2002d470 	.word	0x2002d470
 80050b0:	40026458 	.word	0x40026458
 80050b4:	2002d7a4 	.word	0x2002d7a4
 80050b8:	400264a0 	.word	0x400264a0

080050bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b08a      	sub	sp, #40	; 0x28
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050c4:	f107 0314 	add.w	r3, r7, #20
 80050c8:	2200      	movs	r2, #0
 80050ca:	601a      	str	r2, [r3, #0]
 80050cc:	605a      	str	r2, [r3, #4]
 80050ce:	609a      	str	r2, [r3, #8]
 80050d0:	60da      	str	r2, [r3, #12]
 80050d2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a19      	ldr	r2, [pc, #100]	; (8005140 <HAL_SPI_MspInit+0x84>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d12c      	bne.n	8005138 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80050de:	2300      	movs	r3, #0
 80050e0:	613b      	str	r3, [r7, #16]
 80050e2:	4b18      	ldr	r3, [pc, #96]	; (8005144 <HAL_SPI_MspInit+0x88>)
 80050e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e6:	4a17      	ldr	r2, [pc, #92]	; (8005144 <HAL_SPI_MspInit+0x88>)
 80050e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80050ec:	6413      	str	r3, [r2, #64]	; 0x40
 80050ee:	4b15      	ldr	r3, [pc, #84]	; (8005144 <HAL_SPI_MspInit+0x88>)
 80050f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050f6:	613b      	str	r3, [r7, #16]
 80050f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050fa:	2300      	movs	r3, #0
 80050fc:	60fb      	str	r3, [r7, #12]
 80050fe:	4b11      	ldr	r3, [pc, #68]	; (8005144 <HAL_SPI_MspInit+0x88>)
 8005100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005102:	4a10      	ldr	r2, [pc, #64]	; (8005144 <HAL_SPI_MspInit+0x88>)
 8005104:	f043 0302 	orr.w	r3, r3, #2
 8005108:	6313      	str	r3, [r2, #48]	; 0x30
 800510a:	4b0e      	ldr	r3, [pc, #56]	; (8005144 <HAL_SPI_MspInit+0x88>)
 800510c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	60fb      	str	r3, [r7, #12]
 8005114:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005116:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800511a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800511c:	2302      	movs	r3, #2
 800511e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005120:	2300      	movs	r3, #0
 8005122:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005124:	2303      	movs	r3, #3
 8005126:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005128:	2305      	movs	r3, #5
 800512a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800512c:	f107 0314 	add.w	r3, r7, #20
 8005130:	4619      	mov	r1, r3
 8005132:	4805      	ldr	r0, [pc, #20]	; (8005148 <HAL_SPI_MspInit+0x8c>)
 8005134:	f002 ff86 	bl	8008044 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005138:	bf00      	nop
 800513a:	3728      	adds	r7, #40	; 0x28
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}
 8005140:	40003800 	.word	0x40003800
 8005144:	40023800 	.word	0x40023800
 8005148:	40020400 	.word	0x40020400

0800514c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b08c      	sub	sp, #48	; 0x30
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005154:	f107 031c 	add.w	r3, r7, #28
 8005158:	2200      	movs	r2, #0
 800515a:	601a      	str	r2, [r3, #0]
 800515c:	605a      	str	r2, [r3, #4]
 800515e:	609a      	str	r2, [r3, #8]
 8005160:	60da      	str	r2, [r3, #12]
 8005162:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a2d      	ldr	r2, [pc, #180]	; (8005220 <HAL_TIM_PWM_MspInit+0xd4>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d12d      	bne.n	80051ca <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800516e:	2300      	movs	r3, #0
 8005170:	61bb      	str	r3, [r7, #24]
 8005172:	4b2c      	ldr	r3, [pc, #176]	; (8005224 <HAL_TIM_PWM_MspInit+0xd8>)
 8005174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005176:	4a2b      	ldr	r2, [pc, #172]	; (8005224 <HAL_TIM_PWM_MspInit+0xd8>)
 8005178:	f043 0301 	orr.w	r3, r3, #1
 800517c:	6453      	str	r3, [r2, #68]	; 0x44
 800517e:	4b29      	ldr	r3, [pc, #164]	; (8005224 <HAL_TIM_PWM_MspInit+0xd8>)
 8005180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	61bb      	str	r3, [r7, #24]
 8005188:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800518a:	2300      	movs	r3, #0
 800518c:	617b      	str	r3, [r7, #20]
 800518e:	4b25      	ldr	r3, [pc, #148]	; (8005224 <HAL_TIM_PWM_MspInit+0xd8>)
 8005190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005192:	4a24      	ldr	r2, [pc, #144]	; (8005224 <HAL_TIM_PWM_MspInit+0xd8>)
 8005194:	f043 0310 	orr.w	r3, r3, #16
 8005198:	6313      	str	r3, [r2, #48]	; 0x30
 800519a:	4b22      	ldr	r3, [pc, #136]	; (8005224 <HAL_TIM_PWM_MspInit+0xd8>)
 800519c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519e:	f003 0310 	and.w	r3, r3, #16
 80051a2:	617b      	str	r3, [r7, #20]
 80051a4:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80051a6:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80051aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051ac:	2302      	movs	r3, #2
 80051ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051b0:	2300      	movs	r3, #0
 80051b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051b4:	2300      	movs	r3, #0
 80051b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80051b8:	2301      	movs	r3, #1
 80051ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80051bc:	f107 031c 	add.w	r3, r7, #28
 80051c0:	4619      	mov	r1, r3
 80051c2:	4819      	ldr	r0, [pc, #100]	; (8005228 <HAL_TIM_PWM_MspInit+0xdc>)
 80051c4:	f002 ff3e 	bl	8008044 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80051c8:	e026      	b.n	8005218 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a17      	ldr	r2, [pc, #92]	; (800522c <HAL_TIM_PWM_MspInit+0xe0>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d10e      	bne.n	80051f2 <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80051d4:	2300      	movs	r3, #0
 80051d6:	613b      	str	r3, [r7, #16]
 80051d8:	4b12      	ldr	r3, [pc, #72]	; (8005224 <HAL_TIM_PWM_MspInit+0xd8>)
 80051da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051dc:	4a11      	ldr	r2, [pc, #68]	; (8005224 <HAL_TIM_PWM_MspInit+0xd8>)
 80051de:	f043 0302 	orr.w	r3, r3, #2
 80051e2:	6413      	str	r3, [r2, #64]	; 0x40
 80051e4:	4b0f      	ldr	r3, [pc, #60]	; (8005224 <HAL_TIM_PWM_MspInit+0xd8>)
 80051e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e8:	f003 0302 	and.w	r3, r3, #2
 80051ec:	613b      	str	r3, [r7, #16]
 80051ee:	693b      	ldr	r3, [r7, #16]
}
 80051f0:	e012      	b.n	8005218 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a0e      	ldr	r2, [pc, #56]	; (8005230 <HAL_TIM_PWM_MspInit+0xe4>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d10d      	bne.n	8005218 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80051fc:	2300      	movs	r3, #0
 80051fe:	60fb      	str	r3, [r7, #12]
 8005200:	4b08      	ldr	r3, [pc, #32]	; (8005224 <HAL_TIM_PWM_MspInit+0xd8>)
 8005202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005204:	4a07      	ldr	r2, [pc, #28]	; (8005224 <HAL_TIM_PWM_MspInit+0xd8>)
 8005206:	f043 0304 	orr.w	r3, r3, #4
 800520a:	6413      	str	r3, [r2, #64]	; 0x40
 800520c:	4b05      	ldr	r3, [pc, #20]	; (8005224 <HAL_TIM_PWM_MspInit+0xd8>)
 800520e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005210:	f003 0304 	and.w	r3, r3, #4
 8005214:	60fb      	str	r3, [r7, #12]
 8005216:	68fb      	ldr	r3, [r7, #12]
}
 8005218:	bf00      	nop
 800521a:	3730      	adds	r7, #48	; 0x30
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}
 8005220:	40010000 	.word	0x40010000
 8005224:	40023800 	.word	0x40023800
 8005228:	40021000 	.word	0x40021000
 800522c:	40000400 	.word	0x40000400
 8005230:	40000800 	.word	0x40000800

08005234 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b088      	sub	sp, #32
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a3e      	ldr	r2, [pc, #248]	; (800533c <HAL_TIM_Base_MspInit+0x108>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d116      	bne.n	8005274 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005246:	2300      	movs	r3, #0
 8005248:	61fb      	str	r3, [r7, #28]
 800524a:	4b3d      	ldr	r3, [pc, #244]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 800524c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524e:	4a3c      	ldr	r2, [pc, #240]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 8005250:	f043 0310 	orr.w	r3, r3, #16
 8005254:	6413      	str	r3, [r2, #64]	; 0x40
 8005256:	4b3a      	ldr	r3, [pc, #232]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 8005258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525a:	f003 0310 	and.w	r3, r3, #16
 800525e:	61fb      	str	r3, [r7, #28]
 8005260:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005262:	2200      	movs	r2, #0
 8005264:	2101      	movs	r1, #1
 8005266:	2036      	movs	r0, #54	; 0x36
 8005268:	f002 fb19 	bl	800789e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800526c:	2036      	movs	r0, #54	; 0x36
 800526e:	f002 fb32 	bl	80078d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8005272:	e05e      	b.n	8005332 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a32      	ldr	r2, [pc, #200]	; (8005344 <HAL_TIM_Base_MspInit+0x110>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d116      	bne.n	80052ac <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800527e:	2300      	movs	r3, #0
 8005280:	61bb      	str	r3, [r7, #24]
 8005282:	4b2f      	ldr	r3, [pc, #188]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 8005284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005286:	4a2e      	ldr	r2, [pc, #184]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 8005288:	f043 0320 	orr.w	r3, r3, #32
 800528c:	6413      	str	r3, [r2, #64]	; 0x40
 800528e:	4b2c      	ldr	r3, [pc, #176]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 8005290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005292:	f003 0320 	and.w	r3, r3, #32
 8005296:	61bb      	str	r3, [r7, #24]
 8005298:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800529a:	2200      	movs	r2, #0
 800529c:	2100      	movs	r1, #0
 800529e:	2037      	movs	r0, #55	; 0x37
 80052a0:	f002 fafd 	bl	800789e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80052a4:	2037      	movs	r0, #55	; 0x37
 80052a6:	f002 fb16 	bl	80078d6 <HAL_NVIC_EnableIRQ>
}
 80052aa:	e042      	b.n	8005332 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a25      	ldr	r2, [pc, #148]	; (8005348 <HAL_TIM_Base_MspInit+0x114>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d10e      	bne.n	80052d4 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80052b6:	2300      	movs	r3, #0
 80052b8:	617b      	str	r3, [r7, #20]
 80052ba:	4b21      	ldr	r3, [pc, #132]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 80052bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052be:	4a20      	ldr	r2, [pc, #128]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 80052c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052c4:	6453      	str	r3, [r2, #68]	; 0x44
 80052c6:	4b1e      	ldr	r3, [pc, #120]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 80052c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ce:	617b      	str	r3, [r7, #20]
 80052d0:	697b      	ldr	r3, [r7, #20]
}
 80052d2:	e02e      	b.n	8005332 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a1c      	ldr	r2, [pc, #112]	; (800534c <HAL_TIM_Base_MspInit+0x118>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d10e      	bne.n	80052fc <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80052de:	2300      	movs	r3, #0
 80052e0:	613b      	str	r3, [r7, #16]
 80052e2:	4b17      	ldr	r3, [pc, #92]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 80052e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052e6:	4a16      	ldr	r2, [pc, #88]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 80052e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052ec:	6453      	str	r3, [r2, #68]	; 0x44
 80052ee:	4b14      	ldr	r3, [pc, #80]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 80052f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052f6:	613b      	str	r3, [r7, #16]
 80052f8:	693b      	ldr	r3, [r7, #16]
}
 80052fa:	e01a      	b.n	8005332 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a13      	ldr	r2, [pc, #76]	; (8005350 <HAL_TIM_Base_MspInit+0x11c>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d115      	bne.n	8005332 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8005306:	2300      	movs	r3, #0
 8005308:	60fb      	str	r3, [r7, #12]
 800530a:	4b0d      	ldr	r3, [pc, #52]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 800530c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800530e:	4a0c      	ldr	r2, [pc, #48]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 8005310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005314:	6413      	str	r3, [r2, #64]	; 0x40
 8005316:	4b0a      	ldr	r3, [pc, #40]	; (8005340 <HAL_TIM_Base_MspInit+0x10c>)
 8005318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800531a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800531e:	60fb      	str	r3, [r7, #12]
 8005320:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8005322:	2200      	movs	r2, #0
 8005324:	2100      	movs	r1, #0
 8005326:	202c      	movs	r0, #44	; 0x2c
 8005328:	f002 fab9 	bl	800789e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800532c:	202c      	movs	r0, #44	; 0x2c
 800532e:	f002 fad2 	bl	80078d6 <HAL_NVIC_EnableIRQ>
}
 8005332:	bf00      	nop
 8005334:	3720      	adds	r7, #32
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	40001000 	.word	0x40001000
 8005340:	40023800 	.word	0x40023800
 8005344:	40001400 	.word	0x40001400
 8005348:	40014400 	.word	0x40014400
 800534c:	40014800 	.word	0x40014800
 8005350:	40001c00 	.word	0x40001c00

08005354 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b08a      	sub	sp, #40	; 0x28
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800535c:	f107 0314 	add.w	r3, r7, #20
 8005360:	2200      	movs	r2, #0
 8005362:	601a      	str	r2, [r3, #0]
 8005364:	605a      	str	r2, [r3, #4]
 8005366:	609a      	str	r2, [r3, #8]
 8005368:	60da      	str	r2, [r3, #12]
 800536a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a1d      	ldr	r2, [pc, #116]	; (80053e8 <HAL_TIM_Encoder_MspInit+0x94>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d133      	bne.n	80053de <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005376:	2300      	movs	r3, #0
 8005378:	613b      	str	r3, [r7, #16]
 800537a:	4b1c      	ldr	r3, [pc, #112]	; (80053ec <HAL_TIM_Encoder_MspInit+0x98>)
 800537c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800537e:	4a1b      	ldr	r2, [pc, #108]	; (80053ec <HAL_TIM_Encoder_MspInit+0x98>)
 8005380:	f043 0302 	orr.w	r3, r3, #2
 8005384:	6453      	str	r3, [r2, #68]	; 0x44
 8005386:	4b19      	ldr	r3, [pc, #100]	; (80053ec <HAL_TIM_Encoder_MspInit+0x98>)
 8005388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800538a:	f003 0302 	and.w	r3, r3, #2
 800538e:	613b      	str	r3, [r7, #16]
 8005390:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005392:	2300      	movs	r3, #0
 8005394:	60fb      	str	r3, [r7, #12]
 8005396:	4b15      	ldr	r3, [pc, #84]	; (80053ec <HAL_TIM_Encoder_MspInit+0x98>)
 8005398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800539a:	4a14      	ldr	r2, [pc, #80]	; (80053ec <HAL_TIM_Encoder_MspInit+0x98>)
 800539c:	f043 0304 	orr.w	r3, r3, #4
 80053a0:	6313      	str	r3, [r2, #48]	; 0x30
 80053a2:	4b12      	ldr	r3, [pc, #72]	; (80053ec <HAL_TIM_Encoder_MspInit+0x98>)
 80053a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a6:	f003 0304 	and.w	r3, r3, #4
 80053aa:	60fb      	str	r3, [r7, #12]
 80053ac:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80053ae:	23c0      	movs	r3, #192	; 0xc0
 80053b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053b2:	2302      	movs	r3, #2
 80053b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053b6:	2300      	movs	r3, #0
 80053b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053ba:	2300      	movs	r3, #0
 80053bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80053be:	2303      	movs	r3, #3
 80053c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80053c2:	f107 0314 	add.w	r3, r7, #20
 80053c6:	4619      	mov	r1, r3
 80053c8:	4809      	ldr	r0, [pc, #36]	; (80053f0 <HAL_TIM_Encoder_MspInit+0x9c>)
 80053ca:	f002 fe3b 	bl	8008044 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80053ce:	2200      	movs	r2, #0
 80053d0:	2100      	movs	r1, #0
 80053d2:	202c      	movs	r0, #44	; 0x2c
 80053d4:	f002 fa63 	bl	800789e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80053d8:	202c      	movs	r0, #44	; 0x2c
 80053da:	f002 fa7c 	bl	80078d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80053de:	bf00      	nop
 80053e0:	3728      	adds	r7, #40	; 0x28
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	40010400 	.word	0x40010400
 80053ec:	40023800 	.word	0x40023800
 80053f0:	40020800 	.word	0x40020800

080053f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b08c      	sub	sp, #48	; 0x30
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053fc:	f107 031c 	add.w	r3, r7, #28
 8005400:	2200      	movs	r2, #0
 8005402:	601a      	str	r2, [r3, #0]
 8005404:	605a      	str	r2, [r3, #4]
 8005406:	609a      	str	r2, [r3, #8]
 8005408:	60da      	str	r2, [r3, #12]
 800540a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a5c      	ldr	r2, [pc, #368]	; (8005584 <HAL_TIM_MspPostInit+0x190>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d11f      	bne.n	8005456 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005416:	2300      	movs	r3, #0
 8005418:	61bb      	str	r3, [r7, #24]
 800541a:	4b5b      	ldr	r3, [pc, #364]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 800541c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800541e:	4a5a      	ldr	r2, [pc, #360]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 8005420:	f043 0310 	orr.w	r3, r3, #16
 8005424:	6313      	str	r3, [r2, #48]	; 0x30
 8005426:	4b58      	ldr	r3, [pc, #352]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 8005428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800542a:	f003 0310 	and.w	r3, r3, #16
 800542e:	61bb      	str	r3, [r7, #24]
 8005430:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8005432:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005438:	2302      	movs	r3, #2
 800543a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800543c:	2300      	movs	r3, #0
 800543e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005440:	2300      	movs	r3, #0
 8005442:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005444:	2301      	movs	r3, #1
 8005446:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005448:	f107 031c 	add.w	r3, r7, #28
 800544c:	4619      	mov	r1, r3
 800544e:	484f      	ldr	r0, [pc, #316]	; (800558c <HAL_TIM_MspPostInit+0x198>)
 8005450:	f002 fdf8 	bl	8008044 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8005454:	e091      	b.n	800557a <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a4d      	ldr	r2, [pc, #308]	; (8005590 <HAL_TIM_MspPostInit+0x19c>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d11e      	bne.n	800549e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005460:	2300      	movs	r3, #0
 8005462:	617b      	str	r3, [r7, #20]
 8005464:	4b48      	ldr	r3, [pc, #288]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 8005466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005468:	4a47      	ldr	r2, [pc, #284]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 800546a:	f043 0302 	orr.w	r3, r3, #2
 800546e:	6313      	str	r3, [r2, #48]	; 0x30
 8005470:	4b45      	ldr	r3, [pc, #276]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 8005472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005474:	f003 0302 	and.w	r3, r3, #2
 8005478:	617b      	str	r3, [r7, #20]
 800547a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800547c:	2330      	movs	r3, #48	; 0x30
 800547e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005480:	2302      	movs	r3, #2
 8005482:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005484:	2300      	movs	r3, #0
 8005486:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005488:	2300      	movs	r3, #0
 800548a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800548c:	2302      	movs	r3, #2
 800548e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005490:	f107 031c 	add.w	r3, r7, #28
 8005494:	4619      	mov	r1, r3
 8005496:	483f      	ldr	r0, [pc, #252]	; (8005594 <HAL_TIM_MspPostInit+0x1a0>)
 8005498:	f002 fdd4 	bl	8008044 <HAL_GPIO_Init>
}
 800549c:	e06d      	b.n	800557a <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a3d      	ldr	r2, [pc, #244]	; (8005598 <HAL_TIM_MspPostInit+0x1a4>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d11f      	bne.n	80054e8 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80054a8:	2300      	movs	r3, #0
 80054aa:	613b      	str	r3, [r7, #16]
 80054ac:	4b36      	ldr	r3, [pc, #216]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 80054ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054b0:	4a35      	ldr	r2, [pc, #212]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 80054b2:	f043 0308 	orr.w	r3, r3, #8
 80054b6:	6313      	str	r3, [r2, #48]	; 0x30
 80054b8:	4b33      	ldr	r3, [pc, #204]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 80054ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054bc:	f003 0308 	and.w	r3, r3, #8
 80054c0:	613b      	str	r3, [r7, #16]
 80054c2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80054c4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80054c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054ca:	2302      	movs	r3, #2
 80054cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054ce:	2300      	movs	r3, #0
 80054d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054d2:	2300      	movs	r3, #0
 80054d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80054d6:	2302      	movs	r3, #2
 80054d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80054da:	f107 031c 	add.w	r3, r7, #28
 80054de:	4619      	mov	r1, r3
 80054e0:	482e      	ldr	r0, [pc, #184]	; (800559c <HAL_TIM_MspPostInit+0x1a8>)
 80054e2:	f002 fdaf 	bl	8008044 <HAL_GPIO_Init>
}
 80054e6:	e048      	b.n	800557a <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a2c      	ldr	r2, [pc, #176]	; (80055a0 <HAL_TIM_MspPostInit+0x1ac>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d11f      	bne.n	8005532 <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054f2:	2300      	movs	r3, #0
 80054f4:	60fb      	str	r3, [r7, #12]
 80054f6:	4b24      	ldr	r3, [pc, #144]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 80054f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fa:	4a23      	ldr	r2, [pc, #140]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 80054fc:	f043 0302 	orr.w	r3, r3, #2
 8005500:	6313      	str	r3, [r2, #48]	; 0x30
 8005502:	4b21      	ldr	r3, [pc, #132]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 8005504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005506:	f003 0302 	and.w	r3, r3, #2
 800550a:	60fb      	str	r3, [r7, #12]
 800550c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800550e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005514:	2302      	movs	r3, #2
 8005516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005518:	2300      	movs	r3, #0
 800551a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800551c:	2300      	movs	r3, #0
 800551e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8005520:	2303      	movs	r3, #3
 8005522:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005524:	f107 031c 	add.w	r3, r7, #28
 8005528:	4619      	mov	r1, r3
 800552a:	481a      	ldr	r0, [pc, #104]	; (8005594 <HAL_TIM_MspPostInit+0x1a0>)
 800552c:	f002 fd8a 	bl	8008044 <HAL_GPIO_Init>
}
 8005530:	e023      	b.n	800557a <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a1b      	ldr	r2, [pc, #108]	; (80055a4 <HAL_TIM_MspPostInit+0x1b0>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d11e      	bne.n	800557a <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800553c:	2300      	movs	r3, #0
 800553e:	60bb      	str	r3, [r7, #8]
 8005540:	4b11      	ldr	r3, [pc, #68]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 8005542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005544:	4a10      	ldr	r2, [pc, #64]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 8005546:	f043 0302 	orr.w	r3, r3, #2
 800554a:	6313      	str	r3, [r2, #48]	; 0x30
 800554c:	4b0e      	ldr	r3, [pc, #56]	; (8005588 <HAL_TIM_MspPostInit+0x194>)
 800554e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005550:	f003 0302 	and.w	r3, r3, #2
 8005554:	60bb      	str	r3, [r7, #8]
 8005556:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005558:	f44f 7300 	mov.w	r3, #512	; 0x200
 800555c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800555e:	2302      	movs	r3, #2
 8005560:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005562:	2300      	movs	r3, #0
 8005564:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005566:	2300      	movs	r3, #0
 8005568:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800556a:	2303      	movs	r3, #3
 800556c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800556e:	f107 031c 	add.w	r3, r7, #28
 8005572:	4619      	mov	r1, r3
 8005574:	4807      	ldr	r0, [pc, #28]	; (8005594 <HAL_TIM_MspPostInit+0x1a0>)
 8005576:	f002 fd65 	bl	8008044 <HAL_GPIO_Init>
}
 800557a:	bf00      	nop
 800557c:	3730      	adds	r7, #48	; 0x30
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	40010000 	.word	0x40010000
 8005588:	40023800 	.word	0x40023800
 800558c:	40021000 	.word	0x40021000
 8005590:	40000400 	.word	0x40000400
 8005594:	40020400 	.word	0x40020400
 8005598:	40000800 	.word	0x40000800
 800559c:	40020c00 	.word	0x40020c00
 80055a0:	40014400 	.word	0x40014400
 80055a4:	40014800 	.word	0x40014800

080055a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b08a      	sub	sp, #40	; 0x28
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055b0:	f107 0314 	add.w	r3, r7, #20
 80055b4:	2200      	movs	r2, #0
 80055b6:	601a      	str	r2, [r3, #0]
 80055b8:	605a      	str	r2, [r3, #4]
 80055ba:	609a      	str	r2, [r3, #8]
 80055bc:	60da      	str	r2, [r3, #12]
 80055be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a19      	ldr	r2, [pc, #100]	; (800562c <HAL_UART_MspInit+0x84>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d12b      	bne.n	8005622 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80055ca:	2300      	movs	r3, #0
 80055cc:	613b      	str	r3, [r7, #16]
 80055ce:	4b18      	ldr	r3, [pc, #96]	; (8005630 <HAL_UART_MspInit+0x88>)
 80055d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d2:	4a17      	ldr	r2, [pc, #92]	; (8005630 <HAL_UART_MspInit+0x88>)
 80055d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055d8:	6413      	str	r3, [r2, #64]	; 0x40
 80055da:	4b15      	ldr	r3, [pc, #84]	; (8005630 <HAL_UART_MspInit+0x88>)
 80055dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055e2:	613b      	str	r3, [r7, #16]
 80055e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80055e6:	2300      	movs	r3, #0
 80055e8:	60fb      	str	r3, [r7, #12]
 80055ea:	4b11      	ldr	r3, [pc, #68]	; (8005630 <HAL_UART_MspInit+0x88>)
 80055ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ee:	4a10      	ldr	r2, [pc, #64]	; (8005630 <HAL_UART_MspInit+0x88>)
 80055f0:	f043 0308 	orr.w	r3, r3, #8
 80055f4:	6313      	str	r3, [r2, #48]	; 0x30
 80055f6:	4b0e      	ldr	r3, [pc, #56]	; (8005630 <HAL_UART_MspInit+0x88>)
 80055f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055fa:	f003 0308 	and.w	r3, r3, #8
 80055fe:	60fb      	str	r3, [r7, #12]
 8005600:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8005602:	2360      	movs	r3, #96	; 0x60
 8005604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005606:	2302      	movs	r3, #2
 8005608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800560a:	2300      	movs	r3, #0
 800560c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800560e:	2303      	movs	r3, #3
 8005610:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005612:	2307      	movs	r3, #7
 8005614:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005616:	f107 0314 	add.w	r3, r7, #20
 800561a:	4619      	mov	r1, r3
 800561c:	4805      	ldr	r0, [pc, #20]	; (8005634 <HAL_UART_MspInit+0x8c>)
 800561e:	f002 fd11 	bl	8008044 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005622:	bf00      	nop
 8005624:	3728      	adds	r7, #40	; 0x28
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	40004400 	.word	0x40004400
 8005630:	40023800 	.word	0x40023800
 8005634:	40020c00 	.word	0x40020c00

08005638 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005638:	b480      	push	{r7}
 800563a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800563c:	e7fe      	b.n	800563c <NMI_Handler+0x4>

0800563e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800563e:	b480      	push	{r7}
 8005640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005642:	e7fe      	b.n	8005642 <HardFault_Handler+0x4>

08005644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005644:	b480      	push	{r7}
 8005646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005648:	e7fe      	b.n	8005648 <MemManage_Handler+0x4>

0800564a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800564a:	b480      	push	{r7}
 800564c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800564e:	e7fe      	b.n	800564e <BusFault_Handler+0x4>

08005650 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005650:	b480      	push	{r7}
 8005652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005654:	e7fe      	b.n	8005654 <UsageFault_Handler+0x4>

08005656 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005656:	b480      	push	{r7}
 8005658:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800565a:	bf00      	nop
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005664:	b480      	push	{r7}
 8005666:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005668:	bf00      	nop
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr

08005672 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005672:	b480      	push	{r7}
 8005674:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005676:	bf00      	nop
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005684:	f001 fbea 	bl	8006e5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005688:	bf00      	nop
 800568a:	bd80      	pop	{r7, pc}

0800568c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8005690:	2004      	movs	r0, #4
 8005692:	f002 feb3 	bl	80083fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8005696:	bf00      	nop
 8005698:	bd80      	pop	{r7, pc}

0800569a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800569a:	b580      	push	{r7, lr}
 800569c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800569e:	f44f 7080 	mov.w	r0, #256	; 0x100
 80056a2:	f002 feab 	bl	80083fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80056a6:	bf00      	nop
 80056a8:	bd80      	pop	{r7, pc}
	...

080056ac <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80056b0:	4803      	ldr	r0, [pc, #12]	; (80056c0 <TIM8_UP_TIM13_IRQHandler+0x14>)
 80056b2:	f006 fec2 	bl	800c43a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 80056b6:	4803      	ldr	r0, [pc, #12]	; (80056c4 <TIM8_UP_TIM13_IRQHandler+0x18>)
 80056b8:	f006 febf 	bl	800c43a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80056bc:	bf00      	nop
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	2002d528 	.word	0x2002d528
 80056c4:	2002d724 	.word	0x2002d724

080056c8 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80056cc:	4802      	ldr	r0, [pc, #8]	; (80056d8 <SDIO_IRQHandler+0x10>)
 80056ce:	f004 ff5b 	bl	800a588 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80056d2:	bf00      	nop
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop
 80056d8:	2002d884 	.word	0x2002d884

080056dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80056e0:	4802      	ldr	r0, [pc, #8]	; (80056ec <TIM6_DAC_IRQHandler+0x10>)
 80056e2:	f006 feaa 	bl	800c43a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80056e6:	bf00      	nop
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	2002d804 	.word	0x2002d804

080056f0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80056f4:	4802      	ldr	r0, [pc, #8]	; (8005700 <TIM7_IRQHandler+0x10>)
 80056f6:	f006 fea0 	bl	800c43a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80056fa:	bf00      	nop
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	2002d9a8 	.word	0x2002d9a8

08005704 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005708:	4802      	ldr	r0, [pc, #8]	; (8005714 <DMA2_Stream2_IRQHandler+0x10>)
 800570a:	f002 fa27 	bl	8007b5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800570e:	bf00      	nop
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	2002d948 	.word	0x2002d948

08005718 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800571c:	4802      	ldr	r0, [pc, #8]	; (8005728 <DMA2_Stream3_IRQHandler+0x10>)
 800571e:	f002 fa1d 	bl	8007b5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8005722:	bf00      	nop
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	2002d470 	.word	0x2002d470

0800572c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8005730:	4802      	ldr	r0, [pc, #8]	; (800573c <DMA2_Stream6_IRQHandler+0x10>)
 8005732:	f002 fa13 	bl	8007b5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8005736:	bf00      	nop
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	2002d7a4 	.word	0x2002d7a4

08005740 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b086      	sub	sp, #24
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800574c:	2300      	movs	r3, #0
 800574e:	617b      	str	r3, [r7, #20]
 8005750:	e00a      	b.n	8005768 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005752:	f3af 8000 	nop.w
 8005756:	4601      	mov	r1, r0
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	1c5a      	adds	r2, r3, #1
 800575c:	60ba      	str	r2, [r7, #8]
 800575e:	b2ca      	uxtb	r2, r1
 8005760:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	3301      	adds	r3, #1
 8005766:	617b      	str	r3, [r7, #20]
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	429a      	cmp	r2, r3
 800576e:	dbf0      	blt.n	8005752 <_read+0x12>
	}

return len;
 8005770:	687b      	ldr	r3, [r7, #4]
}
 8005772:	4618      	mov	r0, r3
 8005774:	3718      	adds	r7, #24
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}

0800577a <_close>:
	}
	return len;
}

int _close(int file)
{
 800577a:	b480      	push	{r7}
 800577c:	b083      	sub	sp, #12
 800577e:	af00      	add	r7, sp, #0
 8005780:	6078      	str	r0, [r7, #4]
	return -1;
 8005782:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005786:	4618      	mov	r0, r3
 8005788:	370c      	adds	r7, #12
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr

08005792 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005792:	b480      	push	{r7}
 8005794:	b083      	sub	sp, #12
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
 800579a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80057a2:	605a      	str	r2, [r3, #4]
	return 0;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	370c      	adds	r7, #12
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr

080057b2 <_isatty>:

int _isatty(int file)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b083      	sub	sp, #12
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
	return 1;
 80057ba:	2301      	movs	r3, #1
}
 80057bc:	4618      	mov	r0, r3
 80057be:	370c      	adds	r7, #12
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
	return 0;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3714      	adds	r7, #20
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
	...

080057e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b086      	sub	sp, #24
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80057ec:	4a14      	ldr	r2, [pc, #80]	; (8005840 <_sbrk+0x5c>)
 80057ee:	4b15      	ldr	r3, [pc, #84]	; (8005844 <_sbrk+0x60>)
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80057f8:	4b13      	ldr	r3, [pc, #76]	; (8005848 <_sbrk+0x64>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d102      	bne.n	8005806 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005800:	4b11      	ldr	r3, [pc, #68]	; (8005848 <_sbrk+0x64>)
 8005802:	4a12      	ldr	r2, [pc, #72]	; (800584c <_sbrk+0x68>)
 8005804:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005806:	4b10      	ldr	r3, [pc, #64]	; (8005848 <_sbrk+0x64>)
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4413      	add	r3, r2
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	429a      	cmp	r2, r3
 8005812:	d207      	bcs.n	8005824 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005814:	f00d f8a6 	bl	8012964 <__errno>
 8005818:	4602      	mov	r2, r0
 800581a:	230c      	movs	r3, #12
 800581c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800581e:	f04f 33ff 	mov.w	r3, #4294967295
 8005822:	e009      	b.n	8005838 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005824:	4b08      	ldr	r3, [pc, #32]	; (8005848 <_sbrk+0x64>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800582a:	4b07      	ldr	r3, [pc, #28]	; (8005848 <_sbrk+0x64>)
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4413      	add	r3, r2
 8005832:	4a05      	ldr	r2, [pc, #20]	; (8005848 <_sbrk+0x64>)
 8005834:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005836:	68fb      	ldr	r3, [r7, #12]
}
 8005838:	4618      	mov	r0, r3
 800583a:	3718      	adds	r7, #24
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}
 8005840:	20050000 	.word	0x20050000
 8005844:	00000800 	.word	0x00000800
 8005848:	20000244 	.word	0x20000244
 800584c:	2002faf8 	.word	0x2002faf8

08005850 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005850:	b480      	push	{r7}
 8005852:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005854:	4b08      	ldr	r3, [pc, #32]	; (8005878 <SystemInit+0x28>)
 8005856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800585a:	4a07      	ldr	r2, [pc, #28]	; (8005878 <SystemInit+0x28>)
 800585c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005860:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005864:	4b04      	ldr	r3, [pc, #16]	; (8005878 <SystemInit+0x28>)
 8005866:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800586a:	609a      	str	r2, [r3, #8]
#endif
}
 800586c:	bf00      	nop
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	e000ed00 	.word	0xe000ed00

0800587c <batteryLowMode>:
float mon_v, mon_w;
uint16_t mon_cnt;
float mon_zg;

void batteryLowMode()
{
 800587c:	b580      	push	{r7, lr}
 800587e:	af00      	add	r7, sp, #0
	lcd_clear();
 8005880:	f7fb fc0e 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8005884:	2100      	movs	r1, #0
 8005886:	2000      	movs	r0, #0
 8005888:	f7fb fc1a 	bl	80010c0 <lcd_locate>
	lcd_printf("Battery");
 800588c:	4814      	ldr	r0, [pc, #80]	; (80058e0 <batteryLowMode+0x64>)
 800588e:	f7fb fc41 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8005892:	2101      	movs	r1, #1
 8005894:	2000      	movs	r0, #0
 8005896:	f7fb fc13 	bl	80010c0 <lcd_locate>
	lcd_printf("Low");
 800589a:	4812      	ldr	r0, [pc, #72]	; (80058e4 <batteryLowMode+0x68>)
 800589c:	f7fb fc3a 	bl	8001114 <lcd_printf>

	while(1){
		led.fullColor('R');
 80058a0:	2152      	movs	r1, #82	; 0x52
 80058a2:	4811      	ldr	r0, [pc, #68]	; (80058e8 <batteryLowMode+0x6c>)
 80058a4:	f7fc fbe6 	bl	8002074 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 80058a8:	2064      	movs	r0, #100	; 0x64
 80058aa:	f001 faf7 	bl	8006e9c <HAL_Delay>
		led.fullColor('Y');
 80058ae:	2159      	movs	r1, #89	; 0x59
 80058b0:	480d      	ldr	r0, [pc, #52]	; (80058e8 <batteryLowMode+0x6c>)
 80058b2:	f7fc fbdf 	bl	8002074 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 80058b6:	2064      	movs	r0, #100	; 0x64
 80058b8:	f001 faf0 	bl	8006e9c <HAL_Delay>

		if(joy_stick.getValue() == JOY_C){
 80058bc:	480b      	ldr	r0, [pc, #44]	; (80058ec <batteryLowMode+0x70>)
 80058be:	f7fc fb75 	bl	8001fac <_ZN8JoyStick8getValueEv>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b02      	cmp	r3, #2
 80058c6:	bf0c      	ite	eq
 80058c8:	2301      	moveq	r3, #1
 80058ca:	2300      	movne	r3, #0
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d0e6      	beq.n	80058a0 <batteryLowMode+0x24>
			HAL_Delay(500);
 80058d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80058d6:	f001 fae1 	bl	8006e9c <HAL_Delay>
			break;
 80058da:	bf00      	nop
		}
	}
}
 80058dc:	bf00      	nop
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	08017a70 	.word	0x08017a70
 80058e4:	08017a78 	.word	0x08017a78
 80058e8:	20000550 	.word	0x20000550
 80058ec:	20000544 	.word	0x20000544

080058f0 <cppInit>:

void cppInit(void)
{
 80058f0:	b598      	push	{r3, r4, r7, lr}
 80058f2:	af00      	add	r7, sp, #0
	lcd_init();
 80058f4:	f7fb fb90 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 80058f8:	4840      	ldr	r0, [pc, #256]	; (80059fc <cppInit+0x10c>)
 80058fa:	f7fd fd57 	bl	80033ac <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 80058fe:	2064      	movs	r0, #100	; 0x64
 8005900:	f001 facc 	bl	8006e9c <HAL_Delay>
	power_sensor.updateValues();
 8005904:	483d      	ldr	r0, [pc, #244]	; (80059fc <cppInit+0x10c>)
 8005906:	f7fd fd5f 	bl	80033c8 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 800590a:	f7fb fbc9 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 800590e:	2100      	movs	r1, #0
 8005910:	2000      	movs	r0, #0
 8005912:	f7fb fbd5 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 8005916:	483a      	ldr	r0, [pc, #232]	; (8005a00 <cppInit+0x110>)
 8005918:	f7fb fbfc 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 800591c:	2101      	movs	r1, #1
 800591e:	2000      	movs	r0, #0
 8005920:	f7fb fbce 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 8005924:	4835      	ldr	r0, [pc, #212]	; (80059fc <cppInit+0x10c>)
 8005926:	f7fd fd79 	bl	800341c <_ZN11PowerSensor17getButteryVoltageEv>
 800592a:	ee10 3a10 	vmov	r3, s0
 800592e:	4618      	mov	r0, r3
 8005930:	f7fa fe22 	bl	8000578 <__aeabi_f2d>
 8005934:	4603      	mov	r3, r0
 8005936:	460c      	mov	r4, r1
 8005938:	461a      	mov	r2, r3
 800593a:	4623      	mov	r3, r4
 800593c:	4831      	ldr	r0, [pc, #196]	; (8005a04 <cppInit+0x114>)
 800593e:	f7fb fbe9 	bl	8001114 <lcd_printf>

	if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed
 8005942:	482e      	ldr	r0, [pc, #184]	; (80059fc <cppInit+0x10c>)
 8005944:	f7fd fd7c 	bl	8003440 <_ZN11PowerSensor12butteryCheckEv>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	d001      	beq.n	8005952 <cppInit+0x62>
 800594e:	f7ff ff95 	bl	800587c <batteryLowMode>

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 8005952:	482d      	ldr	r0, [pc, #180]	; (8005a08 <cppInit+0x118>)
 8005954:	f7fd f86e 	bl	8002a34 <_ZN6Logger10sdCardInitEv>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d007      	beq.n	800596e <cppInit+0x7e>
		led.fullColor('G');
 800595e:	2147      	movs	r1, #71	; 0x47
 8005960:	482a      	ldr	r0, [pc, #168]	; (8005a0c <cppInit+0x11c>)
 8005962:	f7fc fb87 	bl	8002074 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8005966:	2064      	movs	r0, #100	; 0x64
 8005968:	f001 fa98 	bl	8006e9c <HAL_Delay>
 800596c:	e006      	b.n	800597c <cppInit+0x8c>
	}
	else{ //sd mount fali
		led.fullColor('R');
 800596e:	2152      	movs	r1, #82	; 0x52
 8005970:	4826      	ldr	r0, [pc, #152]	; (8005a0c <cppInit+0x11c>)
 8005972:	f7fc fb7f 	bl	8002074 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8005976:	2064      	movs	r0, #100	; 0x64
 8005978:	f001 fa90 	bl	8006e9c <HAL_Delay>
	}

	line_sensor.ADCStart();
 800597c:	4824      	ldr	r0, [pc, #144]	; (8005a10 <cppInit+0x120>)
 800597e:	f7fc fcd5 	bl	800232c <_ZN10LineSensor8ADCStartEv>
	motor.init();
 8005982:	4824      	ldr	r0, [pc, #144]	; (8005a14 <cppInit+0x124>)
 8005984:	f7fd f93e 	bl	8002c04 <_ZN5Motor4initEv>
	encoder.init();
 8005988:	4823      	ldr	r0, [pc, #140]	; (8005a18 <cppInit+0x128>)
 800598a:	f7fb fc17 	bl	80011bc <_ZN7Encoder4initEv>
	imu.init();
 800598e:	4823      	ldr	r0, [pc, #140]	; (8005a1c <cppInit+0x12c>)
 8005990:	f7fc f8ea 	bl	8001b68 <_ZN3IMU4initEv>
	line_trace.init();
 8005994:	4822      	ldr	r0, [pc, #136]	; (8005a20 <cppInit+0x130>)
 8005996:	f7fc ff07 	bl	80027a8 <_ZN9LineTrace4initEv>

	//line_sensor.calibration();
	HAL_Delay(1000);
 800599a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800599e:	f001 fa7d 	bl	8006e9c <HAL_Delay>

	led.fullColor('M');
 80059a2:	214d      	movs	r1, #77	; 0x4d
 80059a4:	4819      	ldr	r0, [pc, #100]	; (8005a0c <cppInit+0x11c>)
 80059a6:	f7fc fb65 	bl	8002074 <_ZN3LED9fullColorEc>
	imu.calibration();
 80059aa:	481c      	ldr	r0, [pc, #112]	; (8005a1c <cppInit+0x12c>)
 80059ac:	f7fc f9fe 	bl	8001dac <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	line_trace.setGain(0.0005, 0.000002, 0);
 80059b0:	ed9f 1a1c 	vldr	s2, [pc, #112]	; 8005a24 <cppInit+0x134>
 80059b4:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8005a28 <cppInit+0x138>
 80059b8:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8005a2c <cppInit+0x13c>
 80059bc:	4818      	ldr	r0, [pc, #96]	; (8005a20 <cppInit+0x130>)
 80059be:	f7fc ff37 	bl	8002830 <_ZN9LineTrace7setGainEfff>

	velocity_ctrl.setVelocityGain(1.5, 0, 20);
 80059c2:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 80059c6:	eddf 0a17 	vldr	s1, [pc, #92]	; 8005a24 <cppInit+0x134>
 80059ca:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 80059ce:	4818      	ldr	r0, [pc, #96]	; (8005a30 <cppInit+0x140>)
 80059d0:	f7fe f8d6 	bl	8003b80 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setVelocityGain(0, 0, 0);
	velocity_ctrl.setOmegaGain(0.05, 7, 0);
 80059d4:	ed9f 1a13 	vldr	s2, [pc, #76]	; 8005a24 <cppInit+0x134>
 80059d8:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
 80059dc:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8005a34 <cppInit+0x144>
 80059e0:	4813      	ldr	r0, [pc, #76]	; (8005a30 <cppInit+0x140>)
 80059e2:	f7fe f8e6 	bl	8003bb2 <_ZN12VelocityCtrl12setOmegaGainEfff>
	//velocity_ctrl.setOmegaGain(0.51189, 8.724, 0.00);
	//velocity_ctrl.setOmegaGain(0.0, 0, 0);


	encoder.clearDistance();
 80059e6:	480c      	ldr	r0, [pc, #48]	; (8005a18 <cppInit+0x128>)
 80059e8:	f7fb fcd6 	bl	8001398 <_ZN7Encoder13clearDistanceEv>
	odometry.clearPotition();
 80059ec:	4812      	ldr	r0, [pc, #72]	; (8005a38 <cppInit+0x148>)
 80059ee:	f7fd fae8 	bl	8002fc2 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 80059f2:	4812      	ldr	r0, [pc, #72]	; (8005a3c <cppInit+0x14c>)
 80059f4:	f7fd fb80 	bl	80030f8 <_ZN13PathFollowing4initEv>

}
 80059f8:	bf00      	nop
 80059fa:	bd98      	pop	{r3, r4, r7, pc}
 80059fc:	20000554 	.word	0x20000554
 8005a00:	08017a7c 	.word	0x08017a7c
 8005a04:	08017a84 	.word	0x08017a84
 8005a08:	200005b4 	.word	0x200005b4
 8005a0c:	20000550 	.word	0x20000550
 8005a10:	20000248 	.word	0x20000248
 8005a14:	2000054c 	.word	0x2000054c
 8005a18:	20013670 	.word	0x20013670
 8005a1c:	20000560 	.word	0x20000560
 8005a20:	200136e0 	.word	0x200136e0
 8005a24:	00000000 	.word	0x00000000
 8005a28:	360637bd 	.word	0x360637bd
 8005a2c:	3a03126f 	.word	0x3a03126f
 8005a30:	200136a0 	.word	0x200136a0
 8005a34:	3d4ccccd 	.word	0x3d4ccccd
 8005a38:	20013748 	.word	0x20013748
 8005a3c:	20013988 	.word	0x20013988

08005a40 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8005a44:	4821      	ldr	r0, [pc, #132]	; (8005acc <cppFlip1ms+0x8c>)
 8005a46:	f7fc fccf 	bl	80023e8 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 8005a4a:	4821      	ldr	r0, [pc, #132]	; (8005ad0 <cppFlip1ms+0x90>)
 8005a4c:	f7fc f8e8 	bl	8001c20 <_ZN3IMU12updateValuesEv>
	mon_zg = imu.getOmega();
 8005a50:	481f      	ldr	r0, [pc, #124]	; (8005ad0 <cppFlip1ms+0x90>)
 8005a52:	f7fc f961 	bl	8001d18 <_ZN3IMU8getOmegaEv>
 8005a56:	eef0 7a40 	vmov.f32	s15, s0
 8005a5a:	4b1e      	ldr	r3, [pc, #120]	; (8005ad4 <cppFlip1ms+0x94>)
 8005a5c:	edc3 7a00 	vstr	s15, [r3]
	encoder.updateCnt();
 8005a60:	481d      	ldr	r0, [pc, #116]	; (8005ad8 <cppFlip1ms+0x98>)
 8005a62:	f7fb fbcd 	bl	8001200 <_ZN7Encoder9updateCntEv>

	line_trace.flip();
 8005a66:	481d      	ldr	r0, [pc, #116]	; (8005adc <cppFlip1ms+0x9c>)
 8005a68:	f7fc ff62 	bl	8002930 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 8005a6c:	481c      	ldr	r0, [pc, #112]	; (8005ae0 <cppFlip1ms+0xa0>)
 8005a6e:	f7fe f8b9 	bl	8003be4 <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 8005a72:	481c      	ldr	r0, [pc, #112]	; (8005ae4 <cppFlip1ms+0xa4>)
 8005a74:	f7fd fa9a 	bl	8002fac <_ZN8Odometry4flipEv>

	motor.motorCtrl();
 8005a78:	481b      	ldr	r0, [pc, #108]	; (8005ae8 <cppFlip1ms+0xa8>)
 8005a7a:	f7fd f8d5 	bl	8002c28 <_ZN5Motor9motorCtrlEv>

	logger.storeLog(imu.getOmega());
 8005a7e:	4814      	ldr	r0, [pc, #80]	; (8005ad0 <cppFlip1ms+0x90>)
 8005a80:	f7fc f94a 	bl	8001d18 <_ZN3IMU8getOmegaEv>
 8005a84:	eef0 7a40 	vmov.f32	s15, s0
 8005a88:	eeb0 0a67 	vmov.f32	s0, s15
 8005a8c:	4817      	ldr	r0, [pc, #92]	; (8005aec <cppFlip1ms+0xac>)
 8005a8e:	f7fd f819 	bl	8002ac4 <_ZN6Logger8storeLogEf>

	static uint16_t twice_cnt;
	twice_cnt++;
 8005a92:	4b17      	ldr	r3, [pc, #92]	; (8005af0 <cppFlip1ms+0xb0>)
 8005a94:	881b      	ldrh	r3, [r3, #0]
 8005a96:	3301      	adds	r3, #1
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	4b15      	ldr	r3, [pc, #84]	; (8005af0 <cppFlip1ms+0xb0>)
 8005a9c:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 4){
 8005a9e:	4b14      	ldr	r3, [pc, #80]	; (8005af0 <cppFlip1ms+0xb0>)
 8005aa0:	881b      	ldrh	r3, [r3, #0]
 8005aa2:	2b03      	cmp	r3, #3
 8005aa4:	d90c      	bls.n	8005ac0 <cppFlip1ms+0x80>
		sys_ident.outputStore(imu.getOmega());
 8005aa6:	480a      	ldr	r0, [pc, #40]	; (8005ad0 <cppFlip1ms+0x90>)
 8005aa8:	f7fc f936 	bl	8001d18 <_ZN3IMU8getOmegaEv>
 8005aac:	eef0 7a40 	vmov.f32	s15, s0
 8005ab0:	eeb0 0a67 	vmov.f32	s0, s15
 8005ab4:	480f      	ldr	r0, [pc, #60]	; (8005af4 <cppFlip1ms+0xb4>)
 8005ab6:	f7fd fddd 	bl	8003674 <_ZN20SystemIdentification11outputStoreEf>
		twice_cnt = 0;
 8005aba:	4b0d      	ldr	r3, [pc, #52]	; (8005af0 <cppFlip1ms+0xb0>)
 8005abc:	2200      	movs	r2, #0
 8005abe:	801a      	strh	r2, [r3, #0]
		encoder.clearTotalCnt();
		odometry.clearPotition();
	}
	*/

	encoder.clearCnt();
 8005ac0:	4805      	ldr	r0, [pc, #20]	; (8005ad8 <cppFlip1ms+0x98>)
 8005ac2:	f7fb fc79 	bl	80013b8 <_ZN7Encoder8clearCntEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8005ac6:	bf00      	nop
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop
 8005acc:	20000248 	.word	0x20000248
 8005ad0:	20000560 	.word	0x20000560
 8005ad4:	2002b0b4 	.word	0x2002b0b4
 8005ad8:	20013670 	.word	0x20013670
 8005adc:	200136e0 	.word	0x200136e0
 8005ae0:	200136a0 	.word	0x200136a0
 8005ae4:	20013748 	.word	0x20013748
 8005ae8:	2000054c 	.word	0x2000054c
 8005aec:	200005b4 	.word	0x200005b4
 8005af0:	2002b0b8 	.word	0x2002b0b8
 8005af4:	20013778 	.word	0x20013778

08005af8 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8005afc:	480a      	ldr	r0, [pc, #40]	; (8005b28 <cppFlip100ns+0x30>)
 8005afe:	f7fc fc25 	bl	800234c <_ZN10LineSensor17storeSensorValuesEv>

	static uint8_t cnt;
	cnt++;
 8005b02:	4b0a      	ldr	r3, [pc, #40]	; (8005b2c <cppFlip100ns+0x34>)
 8005b04:	781b      	ldrb	r3, [r3, #0]
 8005b06:	3301      	adds	r3, #1
 8005b08:	b2da      	uxtb	r2, r3
 8005b0a:	4b08      	ldr	r3, [pc, #32]	; (8005b2c <cppFlip100ns+0x34>)
 8005b0c:	701a      	strb	r2, [r3, #0]
	if(cnt >= 2){ //200ns
 8005b0e:	4b07      	ldr	r3, [pc, #28]	; (8005b2c <cppFlip100ns+0x34>)
 8005b10:	781b      	ldrb	r3, [r3, #0]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d905      	bls.n	8005b22 <cppFlip100ns+0x2a>
		cnt = 0;
 8005b16:	4b05      	ldr	r3, [pc, #20]	; (8005b2c <cppFlip100ns+0x34>)
 8005b18:	2200      	movs	r2, #0
 8005b1a:	701a      	strb	r2, [r3, #0]
		imu.storeValues();
 8005b1c:	4804      	ldr	r0, [pc, #16]	; (8005b30 <cppFlip100ns+0x38>)
 8005b1e:	f7fc f837 	bl	8001b90 <_ZN3IMU11storeValuesEv>
	}
}
 8005b22:	bf00      	nop
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	bf00      	nop
 8005b28:	20000248 	.word	0x20000248
 8005b2c:	2002b0ba 	.word	0x2002b0ba
 8005b30:	20000560 	.word	0x20000560

08005b34 <cppFlip10ms>:

void cppFlip10ms(void)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	af00      	add	r7, sp, #0
	static uint16_t twice_cnt;
	twice_cnt++;
 8005b38:	4b0a      	ldr	r3, [pc, #40]	; (8005b64 <cppFlip10ms+0x30>)
 8005b3a:	881b      	ldrh	r3, [r3, #0]
 8005b3c:	3301      	adds	r3, #1
 8005b3e:	b29a      	uxth	r2, r3
 8005b40:	4b08      	ldr	r3, [pc, #32]	; (8005b64 <cppFlip10ms+0x30>)
 8005b42:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 4){
 8005b44:	4b07      	ldr	r3, [pc, #28]	; (8005b64 <cppFlip10ms+0x30>)
 8005b46:	881b      	ldrh	r3, [r3, #0]
 8005b48:	2b03      	cmp	r3, #3
 8005b4a:	d905      	bls.n	8005b58 <cppFlip10ms+0x24>
		sys_ident.updateMsig();
 8005b4c:	4806      	ldr	r0, [pc, #24]	; (8005b68 <cppFlip10ms+0x34>)
 8005b4e:	f7fd fdbb 	bl	80036c8 <_ZN20SystemIdentification10updateMsigEv>
		twice_cnt = 0;
 8005b52:	4b04      	ldr	r3, [pc, #16]	; (8005b64 <cppFlip10ms+0x30>)
 8005b54:	2200      	movs	r2, #0
 8005b56:	801a      	strh	r2, [r3, #0]
	}

	mon_cnt = twice_cnt;
 8005b58:	4b02      	ldr	r3, [pc, #8]	; (8005b64 <cppFlip10ms+0x30>)
 8005b5a:	881a      	ldrh	r2, [r3, #0]
 8005b5c:	4b03      	ldr	r3, [pc, #12]	; (8005b6c <cppFlip10ms+0x38>)
 8005b5e:	801a      	strh	r2, [r3, #0]
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 8005b60:	bf00      	nop
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	2002b0bc 	.word	0x2002b0bc
 8005b68:	20013778 	.word	0x20013778
 8005b6c:	2002b0b0 	.word	0x2002b0b0

08005b70 <cppExit>:

void cppExit(uint16_t gpio_pin)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	4603      	mov	r3, r0
 8005b78:	80fb      	strh	r3, [r7, #6]
	side_sensor.updateStatus(gpio_pin);
 8005b7a:	88fb      	ldrh	r3, [r7, #6]
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	4803      	ldr	r0, [pc, #12]	; (8005b8c <cppExit+0x1c>)
 8005b80:	f7fd fcea 	bl	8003558 <_ZN10SideSensor12updateStatusEt>
}
 8005b84:	bf00      	nop
 8005b86:	3708      	adds	r7, #8
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}
 8005b8c:	20000540 	.word	0x20000540

08005b90 <cppLoop>:

void cppLoop(void)
{
 8005b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b92:	b091      	sub	sp, #68	; 0x44
 8005b94:	af02      	add	r7, sp, #8
	switch(rotary_switch.getValue()){
 8005b96:	48b8      	ldr	r0, [pc, #736]	; (8005e78 <cppLoop+0x2e8>)
 8005b98:	f7fd fc84 	bl	80034a4 <_ZN12RotarySwitch8getValueEv>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b0f      	cmp	r3, #15
 8005ba0:	f201 8050 	bhi.w	8006c44 <cppLoop+0x10b4>
 8005ba4:	a201      	add	r2, pc, #4	; (adr r2, 8005bac <cppLoop+0x1c>)
 8005ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005baa:	bf00      	nop
 8005bac:	08005bed 	.word	0x08005bed
 8005bb0:	080060c5 	.word	0x080060c5
 8005bb4:	08006199 	.word	0x08006199
 8005bb8:	0800620f 	.word	0x0800620f
 8005bbc:	080062c9 	.word	0x080062c9
 8005bc0:	08006357 	.word	0x08006357
 8005bc4:	08006425 	.word	0x08006425
 8005bc8:	08006549 	.word	0x08006549
 8005bcc:	0800661b 	.word	0x0800661b
 8005bd0:	08006ab7 	.word	0x08006ab7
 8005bd4:	08006bb5 	.word	0x08006bb5
 8005bd8:	08006c45 	.word	0x08006c45
 8005bdc:	08006c45 	.word	0x08006c45
 8005be0:	08006c45 	.word	0x08006c45
 8005be4:	08006c45 	.word	0x08006c45
 8005be8:	08006c45 	.word	0x08006c45
	static int16_t selector;

	case 0:
		lcd_clear();
 8005bec:	f7fb fa58 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8005bf0:	2100      	movs	r1, #0
 8005bf2:	2000      	movs	r0, #0
 8005bf4:	f7fb fa64 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", line_trace.getKpV()*1000);
 8005bf8:	48a0      	ldr	r0, [pc, #640]	; (8005e7c <cppLoop+0x2ec>)
 8005bfa:	f7fc fe4b 	bl	8002894 <_ZN9LineTrace6getKpVEv>
 8005bfe:	eeb0 7a40 	vmov.f32	s14, s0
 8005c02:	eddf 7a9f 	vldr	s15, [pc, #636]	; 8005e80 <cppLoop+0x2f0>
 8005c06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c0a:	ee17 0a90 	vmov	r0, s15
 8005c0e:	f7fa fcb3 	bl	8000578 <__aeabi_f2d>
 8005c12:	4603      	mov	r3, r0
 8005c14:	460c      	mov	r4, r1
 8005c16:	461a      	mov	r2, r3
 8005c18:	4623      	mov	r3, r4
 8005c1a:	489a      	ldr	r0, [pc, #616]	; (8005e84 <cppLoop+0x2f4>)
 8005c1c:	f7fb fa7a 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8005c20:	2101      	movs	r1, #1
 8005c22:	2000      	movs	r0, #0
 8005c24:	f7fb fa4c 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", line_trace.getKiV()*1000, line_trace.getKdV()*1000);
 8005c28:	4894      	ldr	r0, [pc, #592]	; (8005e7c <cppLoop+0x2ec>)
 8005c2a:	f7fc fe42 	bl	80028b2 <_ZN9LineTrace6getKiVEv>
 8005c2e:	eeb0 7a40 	vmov.f32	s14, s0
 8005c32:	eddf 7a93 	vldr	s15, [pc, #588]	; 8005e80 <cppLoop+0x2f0>
 8005c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c3a:	ee17 0a90 	vmov	r0, s15
 8005c3e:	f7fa fc9b 	bl	8000578 <__aeabi_f2d>
 8005c42:	4605      	mov	r5, r0
 8005c44:	460e      	mov	r6, r1
 8005c46:	488d      	ldr	r0, [pc, #564]	; (8005e7c <cppLoop+0x2ec>)
 8005c48:	f7fc fe42 	bl	80028d0 <_ZN9LineTrace6getKdVEv>
 8005c4c:	eeb0 7a40 	vmov.f32	s14, s0
 8005c50:	eddf 7a8b 	vldr	s15, [pc, #556]	; 8005e80 <cppLoop+0x2f0>
 8005c54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c58:	ee17 0a90 	vmov	r0, s15
 8005c5c:	f7fa fc8c 	bl	8000578 <__aeabi_f2d>
 8005c60:	4603      	mov	r3, r0
 8005c62:	460c      	mov	r4, r1
 8005c64:	e9cd 3400 	strd	r3, r4, [sp]
 8005c68:	462a      	mov	r2, r5
 8005c6a:	4633      	mov	r3, r6
 8005c6c:	4886      	ldr	r0, [pc, #536]	; (8005e88 <cppLoop+0x2f8>)
 8005c6e:	f7fb fa51 	bl	8001114 <lcd_printf>

		static double adj_kp_v = line_trace.getKpV();
 8005c72:	4b86      	ldr	r3, [pc, #536]	; (8005e8c <cppLoop+0x2fc>)
 8005c74:	781b      	ldrb	r3, [r3, #0]
 8005c76:	f3bf 8f5b 	dmb	ish
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	f003 0301 	and.w	r3, r3, #1
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	bf0c      	ite	eq
 8005c84:	2301      	moveq	r3, #1
 8005c86:	2300      	movne	r3, #0
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d01a      	beq.n	8005cc4 <cppLoop+0x134>
 8005c8e:	487f      	ldr	r0, [pc, #508]	; (8005e8c <cppLoop+0x2fc>)
 8005c90:	f00b fe01 	bl	8011896 <__cxa_guard_acquire>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	bf14      	ite	ne
 8005c9a:	2301      	movne	r3, #1
 8005c9c:	2300      	moveq	r3, #0
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d00f      	beq.n	8005cc4 <cppLoop+0x134>
 8005ca4:	4875      	ldr	r0, [pc, #468]	; (8005e7c <cppLoop+0x2ec>)
 8005ca6:	f7fc fdf5 	bl	8002894 <_ZN9LineTrace6getKpVEv>
 8005caa:	ee10 3a10 	vmov	r3, s0
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f7fa fc62 	bl	8000578 <__aeabi_f2d>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	460c      	mov	r4, r1
 8005cb8:	4a75      	ldr	r2, [pc, #468]	; (8005e90 <cppLoop+0x300>)
 8005cba:	e9c2 3400 	strd	r3, r4, [r2]
 8005cbe:	4873      	ldr	r0, [pc, #460]	; (8005e8c <cppLoop+0x2fc>)
 8005cc0:	f00b fdf5 	bl	80118ae <__cxa_guard_release>
		static double adj_ki_v = line_trace.getKiV();
 8005cc4:	4b73      	ldr	r3, [pc, #460]	; (8005e94 <cppLoop+0x304>)
 8005cc6:	781b      	ldrb	r3, [r3, #0]
 8005cc8:	f3bf 8f5b 	dmb	ish
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	bf0c      	ite	eq
 8005cd6:	2301      	moveq	r3, #1
 8005cd8:	2300      	movne	r3, #0
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d01a      	beq.n	8005d16 <cppLoop+0x186>
 8005ce0:	486c      	ldr	r0, [pc, #432]	; (8005e94 <cppLoop+0x304>)
 8005ce2:	f00b fdd8 	bl	8011896 <__cxa_guard_acquire>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	bf14      	ite	ne
 8005cec:	2301      	movne	r3, #1
 8005cee:	2300      	moveq	r3, #0
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d00f      	beq.n	8005d16 <cppLoop+0x186>
 8005cf6:	4861      	ldr	r0, [pc, #388]	; (8005e7c <cppLoop+0x2ec>)
 8005cf8:	f7fc fddb 	bl	80028b2 <_ZN9LineTrace6getKiVEv>
 8005cfc:	ee10 3a10 	vmov	r3, s0
 8005d00:	4618      	mov	r0, r3
 8005d02:	f7fa fc39 	bl	8000578 <__aeabi_f2d>
 8005d06:	4603      	mov	r3, r0
 8005d08:	460c      	mov	r4, r1
 8005d0a:	4a63      	ldr	r2, [pc, #396]	; (8005e98 <cppLoop+0x308>)
 8005d0c:	e9c2 3400 	strd	r3, r4, [r2]
 8005d10:	4860      	ldr	r0, [pc, #384]	; (8005e94 <cppLoop+0x304>)
 8005d12:	f00b fdcc 	bl	80118ae <__cxa_guard_release>
		static double adj_kd_v = line_trace.getKdV();
 8005d16:	4b61      	ldr	r3, [pc, #388]	; (8005e9c <cppLoop+0x30c>)
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	f3bf 8f5b 	dmb	ish
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	f003 0301 	and.w	r3, r3, #1
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	bf0c      	ite	eq
 8005d28:	2301      	moveq	r3, #1
 8005d2a:	2300      	movne	r3, #0
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d01a      	beq.n	8005d68 <cppLoop+0x1d8>
 8005d32:	485a      	ldr	r0, [pc, #360]	; (8005e9c <cppLoop+0x30c>)
 8005d34:	f00b fdaf 	bl	8011896 <__cxa_guard_acquire>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	bf14      	ite	ne
 8005d3e:	2301      	movne	r3, #1
 8005d40:	2300      	moveq	r3, #0
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d00f      	beq.n	8005d68 <cppLoop+0x1d8>
 8005d48:	484c      	ldr	r0, [pc, #304]	; (8005e7c <cppLoop+0x2ec>)
 8005d4a:	f7fc fdc1 	bl	80028d0 <_ZN9LineTrace6getKdVEv>
 8005d4e:	ee10 3a10 	vmov	r3, s0
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7fa fc10 	bl	8000578 <__aeabi_f2d>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	460c      	mov	r4, r1
 8005d5c:	4a50      	ldr	r2, [pc, #320]	; (8005ea0 <cppLoop+0x310>)
 8005d5e:	e9c2 3400 	strd	r3, r4, [r2]
 8005d62:	484e      	ldr	r0, [pc, #312]	; (8005e9c <cppLoop+0x30c>)
 8005d64:	f00b fda3 	bl	80118ae <__cxa_guard_release>

		if(joy_stick.getValue() == JOY_U){
 8005d68:	484e      	ldr	r0, [pc, #312]	; (8005ea4 <cppLoop+0x314>)
 8005d6a:	f7fc f91f 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b08      	cmp	r3, #8
 8005d72:	bf0c      	ite	eq
 8005d74:	2301      	moveq	r3, #1
 8005d76:	2300      	movne	r3, #0
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d022      	beq.n	8005dc4 <cppLoop+0x234>
			led.LR(-1, 1);
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f04f 31ff 	mov.w	r1, #4294967295
 8005d84:	4848      	ldr	r0, [pc, #288]	; (8005ea8 <cppLoop+0x318>)
 8005d86:	f7fc fa31 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8005d8a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005d8e:	f001 f885 	bl	8006e9c <HAL_Delay>

			selector++;
 8005d92:	4b46      	ldr	r3, [pc, #280]	; (8005eac <cppLoop+0x31c>)
 8005d94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	b21a      	sxth	r2, r3
 8005da0:	4b42      	ldr	r3, [pc, #264]	; (8005eac <cppLoop+0x31c>)
 8005da2:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8005da4:	4b41      	ldr	r3, [pc, #260]	; (8005eac <cppLoop+0x31c>)
 8005da6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	dd02      	ble.n	8005db4 <cppLoop+0x224>
 8005dae:	4b3f      	ldr	r3, [pc, #252]	; (8005eac <cppLoop+0x31c>)
 8005db0:	2200      	movs	r2, #0
 8005db2:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8005db4:	2200      	movs	r2, #0
 8005db6:	f04f 31ff 	mov.w	r1, #4294967295
 8005dba:	483b      	ldr	r0, [pc, #236]	; (8005ea8 <cppLoop+0x318>)
 8005dbc:	f7fc fa16 	bl	80021ec <_ZN3LED2LREaa>
			sd_write_array_double("Params", "kd_v.txt", 1, &adj_kd_v, OVER_WRITE);
			line_trace.setVeloGain(adj_kp_v, adj_ki_v, adj_kd_v);

			led.LR(-1, 0);
		}
		break;
 8005dc0:	f000 bf42 	b.w	8006c48 <cppLoop+0x10b8>
		else if(joy_stick.getValue() == JOY_R){
 8005dc4:	4837      	ldr	r0, [pc, #220]	; (8005ea4 <cppLoop+0x314>)
 8005dc6:	f7fc f8f1 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	2b10      	cmp	r3, #16
 8005dce:	bf0c      	ite	eq
 8005dd0:	2301      	moveq	r3, #1
 8005dd2:	2300      	movne	r3, #0
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d06a      	beq.n	8005eb0 <cppLoop+0x320>
			led.LR(-1, 1);
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f04f 31ff 	mov.w	r1, #4294967295
 8005de0:	4831      	ldr	r0, [pc, #196]	; (8005ea8 <cppLoop+0x318>)
 8005de2:	f7fc fa03 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8005de6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005dea:	f001 f857 	bl	8006e9c <HAL_Delay>
			if(selector == 0){
 8005dee:	4b2f      	ldr	r3, [pc, #188]	; (8005eac <cppLoop+0x31c>)
 8005df0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d10d      	bne.n	8005e14 <cppLoop+0x284>
				adj_kp_v = adj_kp_v + 0.00001;
 8005df8:	4b25      	ldr	r3, [pc, #148]	; (8005e90 <cppLoop+0x300>)
 8005dfa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005dfe:	a31c      	add	r3, pc, #112	; (adr r3, 8005e70 <cppLoop+0x2e0>)
 8005e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e04:	f7fa fa5a 	bl	80002bc <__adddf3>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	460c      	mov	r4, r1
 8005e0c:	4a20      	ldr	r2, [pc, #128]	; (8005e90 <cppLoop+0x300>)
 8005e0e:	e9c2 3400 	strd	r3, r4, [r2]
 8005e12:	e01f      	b.n	8005e54 <cppLoop+0x2c4>
			else if(selector == 1){
 8005e14:	4b25      	ldr	r3, [pc, #148]	; (8005eac <cppLoop+0x31c>)
 8005e16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d10d      	bne.n	8005e3a <cppLoop+0x2aa>
				adj_ki_v = adj_ki_v + 0.00001;
 8005e1e:	4b1e      	ldr	r3, [pc, #120]	; (8005e98 <cppLoop+0x308>)
 8005e20:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005e24:	a312      	add	r3, pc, #72	; (adr r3, 8005e70 <cppLoop+0x2e0>)
 8005e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e2a:	f7fa fa47 	bl	80002bc <__adddf3>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	460c      	mov	r4, r1
 8005e32:	4a19      	ldr	r2, [pc, #100]	; (8005e98 <cppLoop+0x308>)
 8005e34:	e9c2 3400 	strd	r3, r4, [r2]
 8005e38:	e00c      	b.n	8005e54 <cppLoop+0x2c4>
				adj_kd_v = adj_kd_v + 0.00001;
 8005e3a:	4b19      	ldr	r3, [pc, #100]	; (8005ea0 <cppLoop+0x310>)
 8005e3c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005e40:	a30b      	add	r3, pc, #44	; (adr r3, 8005e70 <cppLoop+0x2e0>)
 8005e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e46:	f7fa fa39 	bl	80002bc <__adddf3>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	460c      	mov	r4, r1
 8005e4e:	4a14      	ldr	r2, [pc, #80]	; (8005ea0 <cppLoop+0x310>)
 8005e50:	e9c2 3400 	strd	r3, r4, [r2]
			led.fullColor('R');
 8005e54:	2152      	movs	r1, #82	; 0x52
 8005e56:	4814      	ldr	r0, [pc, #80]	; (8005ea8 <cppLoop+0x318>)
 8005e58:	f7fc f90c 	bl	8002074 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f04f 31ff 	mov.w	r1, #4294967295
 8005e62:	4811      	ldr	r0, [pc, #68]	; (8005ea8 <cppLoop+0x318>)
 8005e64:	f7fc f9c2 	bl	80021ec <_ZN3LED2LREaa>
		break;
 8005e68:	f000 beee 	b.w	8006c48 <cppLoop+0x10b8>
 8005e6c:	f3af 8000 	nop.w
 8005e70:	88e368f1 	.word	0x88e368f1
 8005e74:	3ee4f8b5 	.word	0x3ee4f8b5
 8005e78:	20000548 	.word	0x20000548
 8005e7c:	200136e0 	.word	0x200136e0
 8005e80:	447a0000 	.word	0x447a0000
 8005e84:	08017a88 	.word	0x08017a88
 8005e88:	08017a94 	.word	0x08017a94
 8005e8c:	2002b0c8 	.word	0x2002b0c8
 8005e90:	2002b0c0 	.word	0x2002b0c0
 8005e94:	2002b0d8 	.word	0x2002b0d8
 8005e98:	2002b0d0 	.word	0x2002b0d0
 8005e9c:	2002b0e8 	.word	0x2002b0e8
 8005ea0:	2002b0e0 	.word	0x2002b0e0
 8005ea4:	20000544 	.word	0x20000544
 8005ea8:	20000550 	.word	0x20000550
 8005eac:	2002b0be 	.word	0x2002b0be
		else if(joy_stick.getValue() == JOY_L){
 8005eb0:	48a9      	ldr	r0, [pc, #676]	; (8006158 <cppLoop+0x5c8>)
 8005eb2:	f7fc f87b 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	bf0c      	ite	eq
 8005ebc:	2301      	moveq	r3, #1
 8005ebe:	2300      	movne	r3, #0
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d048      	beq.n	8005f58 <cppLoop+0x3c8>
			led.LR(-1, 1);
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8005ecc:	48a3      	ldr	r0, [pc, #652]	; (800615c <cppLoop+0x5cc>)
 8005ece:	f7fc f98d 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8005ed2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005ed6:	f000 ffe1 	bl	8006e9c <HAL_Delay>
			if(selector == 0){
 8005eda:	4ba1      	ldr	r3, [pc, #644]	; (8006160 <cppLoop+0x5d0>)
 8005edc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d10d      	bne.n	8005f00 <cppLoop+0x370>
				adj_kp_v = adj_kp_v - 0.00001;
 8005ee4:	4b9f      	ldr	r3, [pc, #636]	; (8006164 <cppLoop+0x5d4>)
 8005ee6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005eea:	a399      	add	r3, pc, #612	; (adr r3, 8006150 <cppLoop+0x5c0>)
 8005eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef0:	f7fa f9e2 	bl	80002b8 <__aeabi_dsub>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	460c      	mov	r4, r1
 8005ef8:	4a9a      	ldr	r2, [pc, #616]	; (8006164 <cppLoop+0x5d4>)
 8005efa:	e9c2 3400 	strd	r3, r4, [r2]
 8005efe:	e01f      	b.n	8005f40 <cppLoop+0x3b0>
			else if(selector == 1){
 8005f00:	4b97      	ldr	r3, [pc, #604]	; (8006160 <cppLoop+0x5d0>)
 8005f02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d10d      	bne.n	8005f26 <cppLoop+0x396>
				adj_ki_v = adj_ki_v - 0.00001;
 8005f0a:	4b97      	ldr	r3, [pc, #604]	; (8006168 <cppLoop+0x5d8>)
 8005f0c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005f10:	a38f      	add	r3, pc, #572	; (adr r3, 8006150 <cppLoop+0x5c0>)
 8005f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f16:	f7fa f9cf 	bl	80002b8 <__aeabi_dsub>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	460c      	mov	r4, r1
 8005f1e:	4a92      	ldr	r2, [pc, #584]	; (8006168 <cppLoop+0x5d8>)
 8005f20:	e9c2 3400 	strd	r3, r4, [r2]
 8005f24:	e00c      	b.n	8005f40 <cppLoop+0x3b0>
				adj_kd_v = adj_kd_v - 0.00001;
 8005f26:	4b91      	ldr	r3, [pc, #580]	; (800616c <cppLoop+0x5dc>)
 8005f28:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005f2c:	a388      	add	r3, pc, #544	; (adr r3, 8006150 <cppLoop+0x5c0>)
 8005f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f32:	f7fa f9c1 	bl	80002b8 <__aeabi_dsub>
 8005f36:	4603      	mov	r3, r0
 8005f38:	460c      	mov	r4, r1
 8005f3a:	4a8c      	ldr	r2, [pc, #560]	; (800616c <cppLoop+0x5dc>)
 8005f3c:	e9c2 3400 	strd	r3, r4, [r2]
			led.fullColor('R');
 8005f40:	2152      	movs	r1, #82	; 0x52
 8005f42:	4886      	ldr	r0, [pc, #536]	; (800615c <cppLoop+0x5cc>)
 8005f44:	f7fc f896 	bl	8002074 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f04f 31ff 	mov.w	r1, #4294967295
 8005f4e:	4883      	ldr	r0, [pc, #524]	; (800615c <cppLoop+0x5cc>)
 8005f50:	f7fc f94c 	bl	80021ec <_ZN3LED2LREaa>
		break;
 8005f54:	f000 be78 	b.w	8006c48 <cppLoop+0x10b8>
		else if(joy_stick.getValue() == JOY_D){
 8005f58:	487f      	ldr	r0, [pc, #508]	; (8006158 <cppLoop+0x5c8>)
 8005f5a:	f7fc f827 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b04      	cmp	r3, #4
 8005f62:	bf0c      	ite	eq
 8005f64:	2301      	moveq	r3, #1
 8005f66:	2300      	movne	r3, #0
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d053      	beq.n	8006016 <cppLoop+0x486>
			led.LR(-1, 1);
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f04f 31ff 	mov.w	r1, #4294967295
 8005f74:	4879      	ldr	r0, [pc, #484]	; (800615c <cppLoop+0x5cc>)
 8005f76:	f7fc f939 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8005f7a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005f7e:	f000 ff8d 	bl	8006e9c <HAL_Delay>
			sd_read_array_double("Params", "kp_v.txt", 1, &temp_kp_v);
 8005f82:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005f86:	2201      	movs	r2, #1
 8005f88:	4979      	ldr	r1, [pc, #484]	; (8006170 <cppLoop+0x5e0>)
 8005f8a:	487a      	ldr	r0, [pc, #488]	; (8006174 <cppLoop+0x5e4>)
 8005f8c:	f7fb fb98 	bl	80016c0 <sd_read_array_double>
			sd_read_array_double("Params", "ki_v.txt", 1, &temp_ki_v);
 8005f90:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005f94:	2201      	movs	r2, #1
 8005f96:	4978      	ldr	r1, [pc, #480]	; (8006178 <cppLoop+0x5e8>)
 8005f98:	4876      	ldr	r0, [pc, #472]	; (8006174 <cppLoop+0x5e4>)
 8005f9a:	f7fb fb91 	bl	80016c0 <sd_read_array_double>
			sd_read_array_double("Params", "kd_v.txt", 1, &temp_kd_v);
 8005f9e:	f107 0320 	add.w	r3, r7, #32
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	4975      	ldr	r1, [pc, #468]	; (800617c <cppLoop+0x5ec>)
 8005fa6:	4873      	ldr	r0, [pc, #460]	; (8006174 <cppLoop+0x5e4>)
 8005fa8:	f7fb fb8a 	bl	80016c0 <sd_read_array_double>
			line_trace.setVeloGain(temp_kp_v, temp_ki_v, temp_kd_v);
 8005fac:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	4621      	mov	r1, r4
 8005fb4:	f7fa fe30 	bl	8000c18 <__aeabi_d2f>
 8005fb8:	4605      	mov	r5, r0
 8005fba:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	4621      	mov	r1, r4
 8005fc2:	f7fa fe29 	bl	8000c18 <__aeabi_d2f>
 8005fc6:	4606      	mov	r6, r0
 8005fc8:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8005fcc:	4618      	mov	r0, r3
 8005fce:	4621      	mov	r1, r4
 8005fd0:	f7fa fe22 	bl	8000c18 <__aeabi_d2f>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	ee01 3a10 	vmov	s2, r3
 8005fda:	ee00 6a90 	vmov	s1, r6
 8005fde:	ee00 5a10 	vmov	s0, r5
 8005fe2:	4867      	ldr	r0, [pc, #412]	; (8006180 <cppLoop+0x5f0>)
 8005fe4:	f7fc fc3d 	bl	8002862 <_ZN9LineTrace11setVeloGainEfff>
			adj_kp_v = temp_kp_v;
 8005fe8:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005fec:	4a5d      	ldr	r2, [pc, #372]	; (8006164 <cppLoop+0x5d4>)
 8005fee:	e9c2 3400 	strd	r3, r4, [r2]
			adj_ki_v = temp_kp_v;
 8005ff2:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005ff6:	4a5c      	ldr	r2, [pc, #368]	; (8006168 <cppLoop+0x5d8>)
 8005ff8:	e9c2 3400 	strd	r3, r4, [r2]
			adj_kd_v = temp_kp_v;
 8005ffc:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8006000:	4a5a      	ldr	r2, [pc, #360]	; (800616c <cppLoop+0x5dc>)
 8006002:	e9c2 3400 	strd	r3, r4, [r2]
			led.LR(-1, 0);
 8006006:	2200      	movs	r2, #0
 8006008:	f04f 31ff 	mov.w	r1, #4294967295
 800600c:	4853      	ldr	r0, [pc, #332]	; (800615c <cppLoop+0x5cc>)
 800600e:	f7fc f8ed 	bl	80021ec <_ZN3LED2LREaa>
		break;
 8006012:	f000 be19 	b.w	8006c48 <cppLoop+0x10b8>
		else if(joy_stick.getValue() == JOY_C){
 8006016:	4850      	ldr	r0, [pc, #320]	; (8006158 <cppLoop+0x5c8>)
 8006018:	f7fb ffc8 	bl	8001fac <_ZN8JoyStick8getValueEv>
 800601c:	4603      	mov	r3, r0
 800601e:	2b02      	cmp	r3, #2
 8006020:	bf0c      	ite	eq
 8006022:	2301      	moveq	r3, #1
 8006024:	2300      	movne	r3, #0
 8006026:	b2db      	uxtb	r3, r3
 8006028:	2b00      	cmp	r3, #0
 800602a:	f000 860d 	beq.w	8006c48 <cppLoop+0x10b8>
			led.LR(-1, 1);
 800602e:	2201      	movs	r2, #1
 8006030:	f04f 31ff 	mov.w	r1, #4294967295
 8006034:	4849      	ldr	r0, [pc, #292]	; (800615c <cppLoop+0x5cc>)
 8006036:	f7fc f8d9 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 800603a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800603e:	f000 ff2d 	bl	8006e9c <HAL_Delay>
			sd_write_array_double("Params", "kp_v.txt", 1, &adj_kp_v, OVER_WRITE);
 8006042:	2300      	movs	r3, #0
 8006044:	9300      	str	r3, [sp, #0]
 8006046:	4b47      	ldr	r3, [pc, #284]	; (8006164 <cppLoop+0x5d4>)
 8006048:	2201      	movs	r2, #1
 800604a:	4949      	ldr	r1, [pc, #292]	; (8006170 <cppLoop+0x5e0>)
 800604c:	4849      	ldr	r0, [pc, #292]	; (8006174 <cppLoop+0x5e4>)
 800604e:	f7fb fad5 	bl	80015fc <sd_write_array_double>
			sd_write_array_double("Params", "ki_v.txt", 1, &adj_ki_v, OVER_WRITE);
 8006052:	2300      	movs	r3, #0
 8006054:	9300      	str	r3, [sp, #0]
 8006056:	4b44      	ldr	r3, [pc, #272]	; (8006168 <cppLoop+0x5d8>)
 8006058:	2201      	movs	r2, #1
 800605a:	4947      	ldr	r1, [pc, #284]	; (8006178 <cppLoop+0x5e8>)
 800605c:	4845      	ldr	r0, [pc, #276]	; (8006174 <cppLoop+0x5e4>)
 800605e:	f7fb facd 	bl	80015fc <sd_write_array_double>
			sd_write_array_double("Params", "kd_v.txt", 1, &adj_kd_v, OVER_WRITE);
 8006062:	2300      	movs	r3, #0
 8006064:	9300      	str	r3, [sp, #0]
 8006066:	4b41      	ldr	r3, [pc, #260]	; (800616c <cppLoop+0x5dc>)
 8006068:	2201      	movs	r2, #1
 800606a:	4944      	ldr	r1, [pc, #272]	; (800617c <cppLoop+0x5ec>)
 800606c:	4841      	ldr	r0, [pc, #260]	; (8006174 <cppLoop+0x5e4>)
 800606e:	f7fb fac5 	bl	80015fc <sd_write_array_double>
			line_trace.setVeloGain(adj_kp_v, adj_ki_v, adj_kd_v);
 8006072:	4b3c      	ldr	r3, [pc, #240]	; (8006164 <cppLoop+0x5d4>)
 8006074:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006078:	4618      	mov	r0, r3
 800607a:	4621      	mov	r1, r4
 800607c:	f7fa fdcc 	bl	8000c18 <__aeabi_d2f>
 8006080:	4605      	mov	r5, r0
 8006082:	4b39      	ldr	r3, [pc, #228]	; (8006168 <cppLoop+0x5d8>)
 8006084:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006088:	4618      	mov	r0, r3
 800608a:	4621      	mov	r1, r4
 800608c:	f7fa fdc4 	bl	8000c18 <__aeabi_d2f>
 8006090:	4606      	mov	r6, r0
 8006092:	4b36      	ldr	r3, [pc, #216]	; (800616c <cppLoop+0x5dc>)
 8006094:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006098:	4618      	mov	r0, r3
 800609a:	4621      	mov	r1, r4
 800609c:	f7fa fdbc 	bl	8000c18 <__aeabi_d2f>
 80060a0:	4603      	mov	r3, r0
 80060a2:	ee01 3a10 	vmov	s2, r3
 80060a6:	ee00 6a90 	vmov	s1, r6
 80060aa:	ee00 5a10 	vmov	s0, r5
 80060ae:	4834      	ldr	r0, [pc, #208]	; (8006180 <cppLoop+0x5f0>)
 80060b0:	f7fc fbd7 	bl	8002862 <_ZN9LineTrace11setVeloGainEfff>
			led.LR(-1, 0);
 80060b4:	2200      	movs	r2, #0
 80060b6:	f04f 31ff 	mov.w	r1, #4294967295
 80060ba:	4828      	ldr	r0, [pc, #160]	; (800615c <cppLoop+0x5cc>)
 80060bc:	f7fc f896 	bl	80021ec <_ZN3LED2LREaa>
		break;
 80060c0:	f000 bdc2 	b.w	8006c48 <cppLoop+0x10b8>

	case 1:
		lcd_clear();
 80060c4:	f7fa ffec 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80060c8:	2100      	movs	r1, #0
 80060ca:	2000      	movs	r0, #0
 80060cc:	f7fa fff8 	bl	80010c0 <lcd_locate>
		lcd_printf("velocity");
 80060d0:	482c      	ldr	r0, [pc, #176]	; (8006184 <cppLoop+0x5f4>)
 80060d2:	f7fb f81f 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80060d6:	2101      	movs	r1, #1
 80060d8:	2000      	movs	r0, #0
 80060da:	f7fa fff1 	bl	80010c0 <lcd_locate>
		lcd_printf("trace");
 80060de:	482a      	ldr	r0, [pc, #168]	; (8006188 <cppLoop+0x5f8>)
 80060e0:	f7fb f818 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80060e4:	481c      	ldr	r0, [pc, #112]	; (8006158 <cppLoop+0x5c8>)
 80060e6:	f7fb ff61 	bl	8001fac <_ZN8JoyStick8getValueEv>
 80060ea:	4603      	mov	r3, r0
 80060ec:	2b02      	cmp	r3, #2
 80060ee:	bf0c      	ite	eq
 80060f0:	2301      	moveq	r3, #1
 80060f2:	2300      	movne	r3, #0
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	f000 85a8 	beq.w	8006c4c <cppLoop+0x10bc>
			HAL_Delay(500);
 80060fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006100:	f000 fecc 	bl	8006e9c <HAL_Delay>

			velocity_ctrl.start();
 8006104:	4821      	ldr	r0, [pc, #132]	; (800618c <cppLoop+0x5fc>)
 8006106:	f7fd fd80 	bl	8003c0a <_ZN12VelocityCtrl5startEv>
			line_trace.start();
 800610a:	481d      	ldr	r0, [pc, #116]	; (8006180 <cppLoop+0x5f0>)
 800610c:	f7fc fc48 	bl	80029a0 <_ZN9LineTrace5startEv>
			line_trace.setTargetVelocity(0.8);
 8006110:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 8006190 <cppLoop+0x600>
 8006114:	481a      	ldr	r0, [pc, #104]	; (8006180 <cppLoop+0x5f0>)
 8006116:	f7fc fbf9 	bl	800290c <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 800611a:	f04f 32ff 	mov.w	r2, #4294967295
 800611e:	2101      	movs	r1, #1
 8006120:	480e      	ldr	r0, [pc, #56]	; (800615c <cppLoop+0x5cc>)
 8006122:	f7fc f863 	bl	80021ec <_ZN3LED2LREaa>

			HAL_Delay(3000);
 8006126:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800612a:	f000 feb7 	bl	8006e9c <HAL_Delay>

			velocity_ctrl.stop();
 800612e:	4817      	ldr	r0, [pc, #92]	; (800618c <cppLoop+0x5fc>)
 8006130:	f7fd fd7a 	bl	8003c28 <_ZN12VelocityCtrl4stopEv>
			led.LR(0, -1);
 8006134:	f04f 32ff 	mov.w	r2, #4294967295
 8006138:	2100      	movs	r1, #0
 800613a:	4808      	ldr	r0, [pc, #32]	; (800615c <cppLoop+0x5cc>)
 800613c:	f7fc f856 	bl	80021ec <_ZN3LED2LREaa>

			logger.stop();
 8006140:	4814      	ldr	r0, [pc, #80]	; (8006194 <cppLoop+0x604>)
 8006142:	f7fc fd3e 	bl	8002bc2 <_ZN6Logger4stopEv>
		}

		break;
 8006146:	f000 bd81 	b.w	8006c4c <cppLoop+0x10bc>
 800614a:	bf00      	nop
 800614c:	f3af 8000 	nop.w
 8006150:	88e368f1 	.word	0x88e368f1
 8006154:	3ee4f8b5 	.word	0x3ee4f8b5
 8006158:	20000544 	.word	0x20000544
 800615c:	20000550 	.word	0x20000550
 8006160:	2002b0be 	.word	0x2002b0be
 8006164:	2002b0c0 	.word	0x2002b0c0
 8006168:	2002b0d0 	.word	0x2002b0d0
 800616c:	2002b0e0 	.word	0x2002b0e0
 8006170:	08017aa4 	.word	0x08017aa4
 8006174:	08017ab0 	.word	0x08017ab0
 8006178:	08017ab8 	.word	0x08017ab8
 800617c:	08017ac4 	.word	0x08017ac4
 8006180:	200136e0 	.word	0x200136e0
 8006184:	08017ad0 	.word	0x08017ad0
 8006188:	08017adc 	.word	0x08017adc
 800618c:	200136a0 	.word	0x200136a0
 8006190:	3f4ccccd 	.word	0x3f4ccccd
 8006194:	200005b4 	.word	0x200005b4

	case 2:
		lcd_clear();
 8006198:	f7fa ff82 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800619c:	2100      	movs	r1, #0
 800619e:	2000      	movs	r0, #0
 80061a0:	f7fa ff8e 	bl	80010c0 <lcd_locate>
		lcd_printf("Msig");
 80061a4:	48ce      	ldr	r0, [pc, #824]	; (80064e0 <cppLoop+0x950>)
 80061a6:	f7fa ffb5 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80061aa:	2101      	movs	r1, #1
 80061ac:	2000      	movs	r0, #0
 80061ae:	f7fa ff87 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 80061b2:	48cc      	ldr	r0, [pc, #816]	; (80064e4 <cppLoop+0x954>)
 80061b4:	f7fa ffae 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80061b8:	48cb      	ldr	r0, [pc, #812]	; (80064e8 <cppLoop+0x958>)
 80061ba:	f7fb fef7 	bl	8001fac <_ZN8JoyStick8getValueEv>
 80061be:	4603      	mov	r3, r0
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	bf0c      	ite	eq
 80061c4:	2301      	moveq	r3, #1
 80061c6:	2300      	movne	r3, #0
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	f000 8540 	beq.w	8006c50 <cppLoop+0x10c0>
			led.LR(-1, 1);
 80061d0:	2201      	movs	r2, #1
 80061d2:	f04f 31ff 	mov.w	r1, #4294967295
 80061d6:	48c5      	ldr	r0, [pc, #788]	; (80064ec <cppLoop+0x95c>)
 80061d8:	f7fc f808 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(1000);
 80061dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80061e0:	f000 fe5c 	bl	8006e9c <HAL_Delay>

			sys_ident.start();
 80061e4:	48c2      	ldr	r0, [pc, #776]	; (80064f0 <cppLoop+0x960>)
 80061e6:	f7fd fac7 	bl	8003778 <_ZN20SystemIdentification5startEv>
			HAL_Delay(10000);
 80061ea:	f242 7010 	movw	r0, #10000	; 0x2710
 80061ee:	f000 fe55 	bl	8006e9c <HAL_Delay>
			sys_ident.stop();
 80061f2:	48bf      	ldr	r0, [pc, #764]	; (80064f0 <cppLoop+0x960>)
 80061f4:	f7fd fad4 	bl	80037a0 <_ZN20SystemIdentification4stopEv>
			sys_ident.outputSave();
 80061f8:	48bd      	ldr	r0, [pc, #756]	; (80064f0 <cppLoop+0x960>)
 80061fa:	f7fd fa51 	bl	80036a0 <_ZN20SystemIdentification10outputSaveEv>

			led.LR(-1, 0);
 80061fe:	2200      	movs	r2, #0
 8006200:	f04f 31ff 	mov.w	r1, #4294967295
 8006204:	48b9      	ldr	r0, [pc, #740]	; (80064ec <cppLoop+0x95c>)
 8006206:	f7fb fff1 	bl	80021ec <_ZN3LED2LREaa>
		}
		break;
 800620a:	f000 bd21 	b.w	8006c50 <cppLoop+0x10c0>

	case 3:
		led.fullColor('C');
 800620e:	2143      	movs	r1, #67	; 0x43
 8006210:	48b6      	ldr	r0, [pc, #728]	; (80064ec <cppLoop+0x95c>)
 8006212:	f7fb ff2f 	bl	8002074 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006216:	f7fa ff43 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800621a:	2100      	movs	r1, #0
 800621c:	2000      	movs	r0, #0
 800621e:	f7fa ff4f 	bl	80010c0 <lcd_locate>
		lcd_printf("Line");
 8006222:	48b4      	ldr	r0, [pc, #720]	; (80064f4 <cppLoop+0x964>)
 8006224:	f7fa ff76 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006228:	2101      	movs	r1, #1
 800622a:	2000      	movs	r0, #0
 800622c:	f7fa ff48 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 8006230:	48b1      	ldr	r0, [pc, #708]	; (80064f8 <cppLoop+0x968>)
 8006232:	f7fa ff6f 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006236:	48ac      	ldr	r0, [pc, #688]	; (80064e8 <cppLoop+0x958>)
 8006238:	f7fb feb8 	bl	8001fac <_ZN8JoyStick8getValueEv>
 800623c:	4603      	mov	r3, r0
 800623e:	2b02      	cmp	r3, #2
 8006240:	bf0c      	ite	eq
 8006242:	2301      	moveq	r3, #1
 8006244:	2300      	movne	r3, #0
 8006246:	b2db      	uxtb	r3, r3
 8006248:	2b00      	cmp	r3, #0
 800624a:	f000 8503 	beq.w	8006c54 <cppLoop+0x10c4>
			led.LR(-1, 1);
 800624e:	2201      	movs	r2, #1
 8006250:	f04f 31ff 	mov.w	r1, #4294967295
 8006254:	48a5      	ldr	r0, [pc, #660]	; (80064ec <cppLoop+0x95c>)
 8006256:	f7fb ffc9 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(500);
 800625a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800625e:	f000 fe1d 	bl	8006e9c <HAL_Delay>

			logger.start();
 8006262:	48a6      	ldr	r0, [pc, #664]	; (80064fc <cppLoop+0x96c>)
 8006264:	f7fc fc9d 	bl	8002ba2 <_ZN6Logger5startEv>
			line_trace.setNormalRatio(0.1);
 8006268:	ed9f 0aa5 	vldr	s0, [pc, #660]	; 8006500 <cppLoop+0x970>
 800626c:	48a5      	ldr	r0, [pc, #660]	; (8006504 <cppLoop+0x974>)
 800626e:	f7fc fb3e 	bl	80028ee <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006272:	48a4      	ldr	r0, [pc, #656]	; (8006504 <cppLoop+0x974>)
 8006274:	f7fc fb94 	bl	80029a0 <_ZN9LineTrace5startEv>

			HAL_Delay(5000);
 8006278:	f241 3088 	movw	r0, #5000	; 0x1388
 800627c:	f000 fe0e 	bl	8006e9c <HAL_Delay>

			logger.stop();
 8006280:	489e      	ldr	r0, [pc, #632]	; (80064fc <cppLoop+0x96c>)
 8006282:	f7fc fc9e 	bl	8002bc2 <_ZN6Logger4stopEv>
			line_trace.setNormalRatio(0.1);
 8006286:	ed9f 0a9e 	vldr	s0, [pc, #632]	; 8006500 <cppLoop+0x970>
 800628a:	489e      	ldr	r0, [pc, #632]	; (8006504 <cppLoop+0x974>)
 800628c:	f7fc fb2f 	bl	80028ee <_ZN9LineTrace14setNormalRatioEf>
			line_trace.stop();
 8006290:	489c      	ldr	r0, [pc, #624]	; (8006504 <cppLoop+0x974>)
 8006292:	f7fc fb95 	bl	80029c0 <_ZN9LineTrace4stopEv>

			led.LR(1, -1);
 8006296:	f04f 32ff 	mov.w	r2, #4294967295
 800629a:	2101      	movs	r1, #1
 800629c:	4893      	ldr	r0, [pc, #588]	; (80064ec <cppLoop+0x95c>)
 800629e:	f7fb ffa5 	bl	80021ec <_ZN3LED2LREaa>
			logger.saveLogs("line_sensors", "sensor7.csv");
 80062a2:	4a99      	ldr	r2, [pc, #612]	; (8006508 <cppLoop+0x978>)
 80062a4:	4999      	ldr	r1, [pc, #612]	; (800650c <cppLoop+0x97c>)
 80062a6:	4895      	ldr	r0, [pc, #596]	; (80064fc <cppLoop+0x96c>)
 80062a8:	f7fc fc44 	bl	8002b34 <_ZN6Logger8saveLogsEPKcS1_>
			led.LR(0, -1);
 80062ac:	f04f 32ff 	mov.w	r2, #4294967295
 80062b0:	2100      	movs	r1, #0
 80062b2:	488e      	ldr	r0, [pc, #568]	; (80064ec <cppLoop+0x95c>)
 80062b4:	f7fb ff9a 	bl	80021ec <_ZN3LED2LREaa>

			led.LR(-1, 0);
 80062b8:	2200      	movs	r2, #0
 80062ba:	f04f 31ff 	mov.w	r1, #4294967295
 80062be:	488b      	ldr	r0, [pc, #556]	; (80064ec <cppLoop+0x95c>)
 80062c0:	f7fb ff94 	bl	80021ec <_ZN3LED2LREaa>
		}

		break;
 80062c4:	f000 bcc6 	b.w	8006c54 <cppLoop+0x10c4>

	case 4:
		led.fullColor('M');
 80062c8:	214d      	movs	r1, #77	; 0x4d
 80062ca:	4888      	ldr	r0, [pc, #544]	; (80064ec <cppLoop+0x95c>)
 80062cc:	f7fb fed2 	bl	8002074 <_ZN3LED9fullColorEc>

		lcd_clear();
 80062d0:	f7fa fee6 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80062d4:	2100      	movs	r1, #0
 80062d6:	2000      	movs	r0, #0
 80062d8:	f7fa fef2 	bl	80010c0 <lcd_locate>
		lcd_printf("Steering");
 80062dc:	488c      	ldr	r0, [pc, #560]	; (8006510 <cppLoop+0x980>)
 80062de:	f7fa ff19 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80062e2:	2101      	movs	r1, #1
 80062e4:	2000      	movs	r0, #0
 80062e6:	f7fa feeb 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 80062ea:	4883      	ldr	r0, [pc, #524]	; (80064f8 <cppLoop+0x968>)
 80062ec:	f7fa ff12 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80062f0:	487d      	ldr	r0, [pc, #500]	; (80064e8 <cppLoop+0x958>)
 80062f2:	f7fb fe5b 	bl	8001fac <_ZN8JoyStick8getValueEv>
 80062f6:	4603      	mov	r3, r0
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	bf0c      	ite	eq
 80062fc:	2301      	moveq	r3, #1
 80062fe:	2300      	movne	r3, #0
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2b00      	cmp	r3, #0
 8006304:	f000 84a8 	beq.w	8006c58 <cppLoop+0x10c8>
			led.LR(-1, 1);
 8006308:	2201      	movs	r2, #1
 800630a:	f04f 31ff 	mov.w	r1, #4294967295
 800630e:	4877      	ldr	r0, [pc, #476]	; (80064ec <cppLoop+0x95c>)
 8006310:	f7fb ff6c 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006314:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006318:	f000 fdc0 	bl	8006e9c <HAL_Delay>

			line_trace.setTargetVelocity(0.1);
 800631c:	ed9f 0a78 	vldr	s0, [pc, #480]	; 8006500 <cppLoop+0x970>
 8006320:	4878      	ldr	r0, [pc, #480]	; (8006504 <cppLoop+0x974>)
 8006322:	f7fc faf3 	bl	800290c <_ZN9LineTrace17setTargetVelocityEf>
			velocity_ctrl.start();
 8006326:	487b      	ldr	r0, [pc, #492]	; (8006514 <cppLoop+0x984>)
 8006328:	f7fd fc6f 	bl	8003c0a <_ZN12VelocityCtrl5startEv>
			line_trace.start();
 800632c:	4875      	ldr	r0, [pc, #468]	; (8006504 <cppLoop+0x974>)
 800632e:	f7fc fb37 	bl	80029a0 <_ZN9LineTrace5startEv>

			HAL_Delay(10000);
 8006332:	f242 7010 	movw	r0, #10000	; 0x2710
 8006336:	f000 fdb1 	bl	8006e9c <HAL_Delay>

			line_trace.stop();
 800633a:	4872      	ldr	r0, [pc, #456]	; (8006504 <cppLoop+0x974>)
 800633c:	f7fc fb40 	bl	80029c0 <_ZN9LineTrace4stopEv>
			velocity_ctrl.stop();
 8006340:	4874      	ldr	r0, [pc, #464]	; (8006514 <cppLoop+0x984>)
 8006342:	f7fd fc71 	bl	8003c28 <_ZN12VelocityCtrl4stopEv>


			led.LR(-1, 0);
 8006346:	2200      	movs	r2, #0
 8006348:	f04f 31ff 	mov.w	r1, #4294967295
 800634c:	4867      	ldr	r0, [pc, #412]	; (80064ec <cppLoop+0x95c>)
 800634e:	f7fb ff4d 	bl	80021ec <_ZN3LED2LREaa>
		}
		break;
 8006352:	f000 bc81 	b.w	8006c58 <cppLoop+0x10c8>

	case 5:
		led.fullColor('Y');
 8006356:	2159      	movs	r1, #89	; 0x59
 8006358:	4864      	ldr	r0, [pc, #400]	; (80064ec <cppLoop+0x95c>)
 800635a:	f7fb fe8b 	bl	8002074 <_ZN3LED9fullColorEc>

		lcd_clear();
 800635e:	f7fa fe9f 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006362:	2100      	movs	r1, #0
 8006364:	2000      	movs	r0, #0
 8006366:	f7fa feab 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 800636a:	486b      	ldr	r0, [pc, #428]	; (8006518 <cppLoop+0x988>)
 800636c:	f7fa fed2 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006370:	2101      	movs	r1, #1
 8006372:	2000      	movs	r0, #0
 8006374:	f7fa fea4 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 8006378:	4868      	ldr	r0, [pc, #416]	; (800651c <cppLoop+0x98c>)
 800637a:	f7fa fecb 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800637e:	485a      	ldr	r0, [pc, #360]	; (80064e8 <cppLoop+0x958>)
 8006380:	f7fb fe14 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8006384:	4603      	mov	r3, r0
 8006386:	2b02      	cmp	r3, #2
 8006388:	bf0c      	ite	eq
 800638a:	2301      	moveq	r3, #1
 800638c:	2300      	movne	r3, #0
 800638e:	b2db      	uxtb	r3, r3
 8006390:	2b00      	cmp	r3, #0
 8006392:	f000 8463 	beq.w	8006c5c <cppLoop+0x10cc>
			led.LR(-1, 1);
 8006396:	2201      	movs	r2, #1
 8006398:	f04f 31ff 	mov.w	r1, #4294967295
 800639c:	4853      	ldr	r0, [pc, #332]	; (80064ec <cppLoop+0x95c>)
 800639e:	f7fb ff25 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(500);
 80063a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80063a6:	f000 fd79 	bl	8006e9c <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 80063aa:	ed9f 0a5d 	vldr	s0, [pc, #372]	; 8006520 <cppLoop+0x990>
 80063ae:	4855      	ldr	r0, [pc, #340]	; (8006504 <cppLoop+0x974>)
 80063b0:	f7fc fa9d 	bl	80028ee <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 80063b4:	4853      	ldr	r0, [pc, #332]	; (8006504 <cppLoop+0x974>)
 80063b6:	f7fc faf3 	bl	80029a0 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 80063ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80063be:	f000 fd6d 	bl	8006e9c <HAL_Delay>

			led.fullColor('R');
 80063c2:	2152      	movs	r1, #82	; 0x52
 80063c4:	4849      	ldr	r0, [pc, #292]	; (80064ec <cppLoop+0x95c>)
 80063c6:	f7fb fe55 	bl	8002074 <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 80063ca:	4856      	ldr	r0, [pc, #344]	; (8006524 <cppLoop+0x994>)
 80063cc:	f7fb f81e 	bl	800140c <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 80063d0:	4854      	ldr	r0, [pc, #336]	; (8006524 <cppLoop+0x994>)
 80063d2:	f7fa ffe1 	bl	8001398 <_ZN7Encoder13clearDistanceEv>

			HAL_Delay(10000);
 80063d6:	f242 7010 	movw	r0, #10000	; 0x2710
 80063da:	f000 fd5f 	bl	8006e9c <HAL_Delay>

			line_trace.stop();
 80063de:	4849      	ldr	r0, [pc, #292]	; (8006504 <cppLoop+0x974>)
 80063e0:	f7fc faee 	bl	80029c0 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 80063e4:	4950      	ldr	r1, [pc, #320]	; (8006528 <cppLoop+0x998>)
 80063e6:	4851      	ldr	r0, [pc, #324]	; (800652c <cppLoop+0x99c>)
 80063e8:	f7fb f82e 	bl	8001448 <user_fopen>
			float d = encoder.getDistance();
 80063ec:	484d      	ldr	r0, [pc, #308]	; (8006524 <cppLoop+0x994>)
 80063ee:	f7fa ffc2 	bl	8001376 <_ZN7Encoder11getDistanceEv>
 80063f2:	ec54 3b10 	vmov	r3, r4, d0
 80063f6:	4618      	mov	r0, r3
 80063f8:	4621      	mov	r1, r4
 80063fa:	f7fa fc0d 	bl	8000c18 <__aeabi_d2f>
 80063fe:	4603      	mov	r3, r0
 8006400:	61fb      	str	r3, [r7, #28]
			sd_write_float(1, &d, ADD_WRITE);
 8006402:	f107 031c 	add.w	r3, r7, #28
 8006406:	2201      	movs	r2, #1
 8006408:	4619      	mov	r1, r3
 800640a:	2001      	movs	r0, #1
 800640c:	f7fb f83e 	bl	800148c <sd_write_float>
			user_fclose();
 8006410:	f7fb f82c 	bl	800146c <user_fclose>

			led.LR(-1, 0);
 8006414:	2200      	movs	r2, #0
 8006416:	f04f 31ff 	mov.w	r1, #4294967295
 800641a:	4834      	ldr	r0, [pc, #208]	; (80064ec <cppLoop+0x95c>)
 800641c:	f7fb fee6 	bl	80021ec <_ZN3LED2LREaa>
		}

		break;
 8006420:	f000 bc1c 	b.w	8006c5c <cppLoop+0x10cc>

	case 6:
		led.fullColor('C');
 8006424:	2143      	movs	r1, #67	; 0x43
 8006426:	4831      	ldr	r0, [pc, #196]	; (80064ec <cppLoop+0x95c>)
 8006428:	f7fb fe24 	bl	8002074 <_ZN3LED9fullColorEc>

		lcd_clear();
 800642c:	f7fa fe38 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006430:	2100      	movs	r1, #0
 8006432:	2000      	movs	r0, #0
 8006434:	f7fa fe44 	bl	80010c0 <lcd_locate>
		lcd_printf("Position");
 8006438:	483d      	ldr	r0, [pc, #244]	; (8006530 <cppLoop+0x9a0>)
 800643a:	f7fa fe6b 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800643e:	2101      	movs	r1, #1
 8006440:	2000      	movs	r0, #0
 8006442:	f7fa fe3d 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8006446:	4827      	ldr	r0, [pc, #156]	; (80064e4 <cppLoop+0x954>)
 8006448:	f7fa fe64 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800644c:	4826      	ldr	r0, [pc, #152]	; (80064e8 <cppLoop+0x958>)
 800644e:	f7fb fdad 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8006452:	4603      	mov	r3, r0
 8006454:	2b02      	cmp	r3, #2
 8006456:	bf0c      	ite	eq
 8006458:	2301      	moveq	r3, #1
 800645a:	2300      	movne	r3, #0
 800645c:	b2db      	uxtb	r3, r3
 800645e:	2b00      	cmp	r3, #0
 8006460:	f000 83fe 	beq.w	8006c60 <cppLoop+0x10d0>
			HAL_Delay(500);
 8006464:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006468:	f000 fd18 	bl	8006e9c <HAL_Delay>
			led.LR(-1, 1);
 800646c:	2201      	movs	r2, #1
 800646e:	f04f 31ff 	mov.w	r1, #4294967295
 8006472:	481e      	ldr	r0, [pc, #120]	; (80064ec <cppLoop+0x95c>)
 8006474:	f7fb feba 	bl	80021ec <_ZN3LED2LREaa>

			line_trace.setNormalRatio(0.07);
 8006478:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 8006534 <cppLoop+0x9a4>
 800647c:	4821      	ldr	r0, [pc, #132]	; (8006504 <cppLoop+0x974>)
 800647e:	f7fc fa36 	bl	80028ee <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006482:	4820      	ldr	r0, [pc, #128]	; (8006504 <cppLoop+0x974>)
 8006484:	f7fc fa8c 	bl	80029a0 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8006488:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800648c:	f000 fd06 	bl	8006e9c <HAL_Delay>

			led.fullColor('R');
 8006490:	2152      	movs	r1, #82	; 0x52
 8006492:	4816      	ldr	r0, [pc, #88]	; (80064ec <cppLoop+0x95c>)
 8006494:	f7fb fdee 	bl	8002074 <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 8006498:	4822      	ldr	r0, [pc, #136]	; (8006524 <cppLoop+0x994>)
 800649a:	f7fa ffb7 	bl	800140c <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 800649e:	4821      	ldr	r0, [pc, #132]	; (8006524 <cppLoop+0x994>)
 80064a0:	f7fa ff7a 	bl	8001398 <_ZN7Encoder13clearDistanceEv>
			odometry.clearPotition();
 80064a4:	4824      	ldr	r0, [pc, #144]	; (8006538 <cppLoop+0x9a8>)
 80064a6:	f7fc fd8c 	bl	8002fc2 <_ZN8Odometry13clearPotitionEv>
			logger.start();
 80064aa:	4814      	ldr	r0, [pc, #80]	; (80064fc <cppLoop+0x96c>)
 80064ac:	f7fc fb79 	bl	8002ba2 <_ZN6Logger5startEv>

			HAL_Delay(3000);
 80064b0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80064b4:	f000 fcf2 	bl	8006e9c <HAL_Delay>

			line_trace.stop();
 80064b8:	4812      	ldr	r0, [pc, #72]	; (8006504 <cppLoop+0x974>)
 80064ba:	f7fc fa81 	bl	80029c0 <_ZN9LineTrace4stopEv>
			logger.stop();
 80064be:	480f      	ldr	r0, [pc, #60]	; (80064fc <cppLoop+0x96c>)
 80064c0:	f7fc fb7f 	bl	8002bc2 <_ZN6Logger4stopEv>

			logger.saveDistanceAndTheta("Pos", "dis_s2.txt", "th_s2.txt");
 80064c4:	4b1d      	ldr	r3, [pc, #116]	; (800653c <cppLoop+0x9ac>)
 80064c6:	4a1e      	ldr	r2, [pc, #120]	; (8006540 <cppLoop+0x9b0>)
 80064c8:	491e      	ldr	r1, [pc, #120]	; (8006544 <cppLoop+0x9b4>)
 80064ca:	480c      	ldr	r0, [pc, #48]	; (80064fc <cppLoop+0x96c>)
 80064cc:	f7fc fb46 	bl	8002b5c <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>

			led.LR(-1, 0);
 80064d0:	2200      	movs	r2, #0
 80064d2:	f04f 31ff 	mov.w	r1, #4294967295
 80064d6:	4805      	ldr	r0, [pc, #20]	; (80064ec <cppLoop+0x95c>)
 80064d8:	f7fb fe88 	bl	80021ec <_ZN3LED2LREaa>
		}

		break;
 80064dc:	e3c0      	b.n	8006c60 <cppLoop+0x10d0>
 80064de:	bf00      	nop
 80064e0:	08017ae4 	.word	0x08017ae4
 80064e4:	08017aec 	.word	0x08017aec
 80064e8:	20000544 	.word	0x20000544
 80064ec:	20000550 	.word	0x20000550
 80064f0:	20013778 	.word	0x20013778
 80064f4:	08017af4 	.word	0x08017af4
 80064f8:	08017afc 	.word	0x08017afc
 80064fc:	200005b4 	.word	0x200005b4
 8006500:	3dcccccd 	.word	0x3dcccccd
 8006504:	200136e0 	.word	0x200136e0
 8006508:	08017b04 	.word	0x08017b04
 800650c:	08017b10 	.word	0x08017b10
 8006510:	08017b20 	.word	0x08017b20
 8006514:	200136a0 	.word	0x200136a0
 8006518:	08017b2c 	.word	0x08017b2c
 800651c:	08017b34 	.word	0x08017b34
 8006520:	00000000 	.word	0x00000000
 8006524:	20013670 	.word	0x20013670
 8006528:	08017b40 	.word	0x08017b40
 800652c:	08017b48 	.word	0x08017b48
 8006530:	08017b54 	.word	0x08017b54
 8006534:	3d8f5c29 	.word	0x3d8f5c29
 8006538:	20013748 	.word	0x20013748
 800653c:	08017b60 	.word	0x08017b60
 8006540:	08017b6c 	.word	0x08017b6c
 8006544:	08017b78 	.word	0x08017b78

	case 7:
		led.fullColor('M');
 8006548:	214d      	movs	r1, #77	; 0x4d
 800654a:	48b9      	ldr	r0, [pc, #740]	; (8006830 <cppLoop+0xca0>)
 800654c:	f7fb fd92 	bl	8002074 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006550:	f7fa fda6 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006554:	2100      	movs	r1, #0
 8006556:	2000      	movs	r0, #0
 8006558:	f7fa fdb2 	bl	80010c0 <lcd_locate>
		lcd_printf("Path");
 800655c:	48b5      	ldr	r0, [pc, #724]	; (8006834 <cppLoop+0xca4>)
 800655e:	f7fa fdd9 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006562:	2101      	movs	r1, #1
 8006564:	2000      	movs	r0, #0
 8006566:	f7fa fdab 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 800656a:	48b3      	ldr	r0, [pc, #716]	; (8006838 <cppLoop+0xca8>)
 800656c:	f7fa fdd2 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_D){
 8006570:	48b2      	ldr	r0, [pc, #712]	; (800683c <cppLoop+0xcac>)
 8006572:	f7fb fd1b 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8006576:	4603      	mov	r3, r0
 8006578:	2b04      	cmp	r3, #4
 800657a:	bf0c      	ite	eq
 800657c:	2301      	moveq	r3, #1
 800657e:	2300      	movne	r3, #0
 8006580:	b2db      	uxtb	r3, r3
 8006582:	2b00      	cmp	r3, #0
 8006584:	d00f      	beq.n	80065a6 <cppLoop+0xa16>
			led.LR(-1, 1);
 8006586:	2201      	movs	r2, #1
 8006588:	f04f 31ff 	mov.w	r1, #4294967295
 800658c:	48a8      	ldr	r0, [pc, #672]	; (8006830 <cppLoop+0xca0>)
 800658e:	f7fb fe2d 	bl	80021ec <_ZN3LED2LREaa>
			path_following.setTargetPathMulti();
 8006592:	48ab      	ldr	r0, [pc, #684]	; (8006840 <cppLoop+0xcb0>)
 8006594:	f7fc fe48 	bl	8003228 <_ZN13PathFollowing18setTargetPathMultiEv>
			led.LR(-1, 0);
 8006598:	2200      	movs	r2, #0
 800659a:	f04f 31ff 	mov.w	r1, #4294967295
 800659e:	48a4      	ldr	r0, [pc, #656]	; (8006830 <cppLoop+0xca0>)
 80065a0:	f7fb fe24 	bl	80021ec <_ZN3LED2LREaa>
			path_following.stop();
			velocity_ctrl.stop();

			led.LR(-1, 0);
		}
		break;
 80065a4:	e35e      	b.n	8006c64 <cppLoop+0x10d4>
		else if(joy_stick.getValue() == JOY_C){
 80065a6:	48a5      	ldr	r0, [pc, #660]	; (800683c <cppLoop+0xcac>)
 80065a8:	f7fb fd00 	bl	8001fac <_ZN8JoyStick8getValueEv>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b02      	cmp	r3, #2
 80065b0:	bf0c      	ite	eq
 80065b2:	2301      	moveq	r3, #1
 80065b4:	2300      	movne	r3, #0
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	f000 8353 	beq.w	8006c64 <cppLoop+0x10d4>
			led.LR(-1, 1);
 80065be:	2201      	movs	r2, #1
 80065c0:	f04f 31ff 	mov.w	r1, #4294967295
 80065c4:	489a      	ldr	r0, [pc, #616]	; (8006830 <cppLoop+0xca0>)
 80065c6:	f7fb fe11 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(500);
 80065ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80065ce:	f000 fc65 	bl	8006e9c <HAL_Delay>
			led.fullColor('R');
 80065d2:	2152      	movs	r1, #82	; 0x52
 80065d4:	4896      	ldr	r0, [pc, #600]	; (8006830 <cppLoop+0xca0>)
 80065d6:	f7fb fd4d 	bl	8002074 <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 80065da:	489a      	ldr	r0, [pc, #616]	; (8006844 <cppLoop+0xcb4>)
 80065dc:	f7fa ff16 	bl	800140c <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 80065e0:	4898      	ldr	r0, [pc, #608]	; (8006844 <cppLoop+0xcb4>)
 80065e2:	f7fa fed9 	bl	8001398 <_ZN7Encoder13clearDistanceEv>
			odometry.clearPotition();
 80065e6:	4898      	ldr	r0, [pc, #608]	; (8006848 <cppLoop+0xcb8>)
 80065e8:	f7fc fceb 	bl	8002fc2 <_ZN8Odometry13clearPotitionEv>
			path_following.start();
 80065ec:	4894      	ldr	r0, [pc, #592]	; (8006840 <cppLoop+0xcb0>)
 80065ee:	f7fc fe4f 	bl	8003290 <_ZN13PathFollowing5startEv>
			velocity_ctrl.start();
 80065f2:	4896      	ldr	r0, [pc, #600]	; (800684c <cppLoop+0xcbc>)
 80065f4:	f7fd fb09 	bl	8003c0a <_ZN12VelocityCtrl5startEv>
			HAL_Delay(4000);
 80065f8:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80065fc:	f000 fc4e 	bl	8006e9c <HAL_Delay>
			path_following.stop();
 8006600:	488f      	ldr	r0, [pc, #572]	; (8006840 <cppLoop+0xcb0>)
 8006602:	f7fc fe53 	bl	80032ac <_ZN13PathFollowing4stopEv>
			velocity_ctrl.stop();
 8006606:	4891      	ldr	r0, [pc, #580]	; (800684c <cppLoop+0xcbc>)
 8006608:	f7fd fb0e 	bl	8003c28 <_ZN12VelocityCtrl4stopEv>
			led.LR(-1, 0);
 800660c:	2200      	movs	r2, #0
 800660e:	f04f 31ff 	mov.w	r1, #4294967295
 8006612:	4887      	ldr	r0, [pc, #540]	; (8006830 <cppLoop+0xca0>)
 8006614:	f7fb fdea 	bl	80021ec <_ZN3LED2LREaa>
		break;
 8006618:	e324      	b.n	8006c64 <cppLoop+0x10d4>

	case 8:
		led.fullColor('M');
 800661a:	214d      	movs	r1, #77	; 0x4d
 800661c:	4884      	ldr	r0, [pc, #528]	; (8006830 <cppLoop+0xca0>)
 800661e:	f7fb fd29 	bl	8002074 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006622:	f7fa fd3d 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006626:	2100      	movs	r1, #0
 8006628:	2000      	movs	r0, #0
 800662a:	f7fa fd49 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", path_following.getKxVal()*1000);
 800662e:	4884      	ldr	r0, [pc, #528]	; (8006840 <cppLoop+0xcb0>)
 8006630:	f7fc fdbe 	bl	80031b0 <_ZN13PathFollowing8getKxValEv>
 8006634:	ec51 0b10 	vmov	r0, r1, d0
 8006638:	f04f 0200 	mov.w	r2, #0
 800663c:	4b84      	ldr	r3, [pc, #528]	; (8006850 <cppLoop+0xcc0>)
 800663e:	f7f9 fff3 	bl	8000628 <__aeabi_dmul>
 8006642:	4603      	mov	r3, r0
 8006644:	460c      	mov	r4, r1
 8006646:	461a      	mov	r2, r3
 8006648:	4623      	mov	r3, r4
 800664a:	4882      	ldr	r0, [pc, #520]	; (8006854 <cppLoop+0xcc4>)
 800664c:	f7fa fd62 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006650:	2101      	movs	r1, #1
 8006652:	2000      	movs	r0, #0
 8006654:	f7fa fd34 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", path_following.getKyVal()*1000, path_following.getKtVal()*1000);
 8006658:	4879      	ldr	r0, [pc, #484]	; (8006840 <cppLoop+0xcb0>)
 800665a:	f7fc fdbd 	bl	80031d8 <_ZN13PathFollowing8getKyValEv>
 800665e:	ec51 0b10 	vmov	r0, r1, d0
 8006662:	f04f 0200 	mov.w	r2, #0
 8006666:	4b7a      	ldr	r3, [pc, #488]	; (8006850 <cppLoop+0xcc0>)
 8006668:	f7f9 ffde 	bl	8000628 <__aeabi_dmul>
 800666c:	4603      	mov	r3, r0
 800666e:	460c      	mov	r4, r1
 8006670:	461d      	mov	r5, r3
 8006672:	4626      	mov	r6, r4
 8006674:	4872      	ldr	r0, [pc, #456]	; (8006840 <cppLoop+0xcb0>)
 8006676:	f7fc fdc3 	bl	8003200 <_ZN13PathFollowing8getKtValEv>
 800667a:	ec51 0b10 	vmov	r0, r1, d0
 800667e:	f04f 0200 	mov.w	r2, #0
 8006682:	4b73      	ldr	r3, [pc, #460]	; (8006850 <cppLoop+0xcc0>)
 8006684:	f7f9 ffd0 	bl	8000628 <__aeabi_dmul>
 8006688:	4603      	mov	r3, r0
 800668a:	460c      	mov	r4, r1
 800668c:	e9cd 3400 	strd	r3, r4, [sp]
 8006690:	462a      	mov	r2, r5
 8006692:	4633      	mov	r3, r6
 8006694:	4870      	ldr	r0, [pc, #448]	; (8006858 <cppLoop+0xcc8>)
 8006696:	f7fa fd3d 	bl	8001114 <lcd_printf>

		static double adj_kx = path_following.getKxVal();
 800669a:	4b70      	ldr	r3, [pc, #448]	; (800685c <cppLoop+0xccc>)
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	f3bf 8f5b 	dmb	ish
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	f003 0301 	and.w	r3, r3, #1
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	bf0c      	ite	eq
 80066ac:	2301      	moveq	r3, #1
 80066ae:	2300      	movne	r3, #0
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d017      	beq.n	80066e6 <cppLoop+0xb56>
 80066b6:	4869      	ldr	r0, [pc, #420]	; (800685c <cppLoop+0xccc>)
 80066b8:	f00b f8ed 	bl	8011896 <__cxa_guard_acquire>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	bf14      	ite	ne
 80066c2:	2301      	movne	r3, #1
 80066c4:	2300      	moveq	r3, #0
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d00c      	beq.n	80066e6 <cppLoop+0xb56>
 80066cc:	485c      	ldr	r0, [pc, #368]	; (8006840 <cppLoop+0xcb0>)
 80066ce:	f7fc fd6f 	bl	80031b0 <_ZN13PathFollowing8getKxValEv>
 80066d2:	eeb0 7a40 	vmov.f32	s14, s0
 80066d6:	eef0 7a60 	vmov.f32	s15, s1
 80066da:	4b61      	ldr	r3, [pc, #388]	; (8006860 <cppLoop+0xcd0>)
 80066dc:	ed83 7b00 	vstr	d7, [r3]
 80066e0:	485e      	ldr	r0, [pc, #376]	; (800685c <cppLoop+0xccc>)
 80066e2:	f00b f8e4 	bl	80118ae <__cxa_guard_release>
		static double adj_ky = path_following.getKyVal();
 80066e6:	4b5f      	ldr	r3, [pc, #380]	; (8006864 <cppLoop+0xcd4>)
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	f3bf 8f5b 	dmb	ish
 80066ee:	b2db      	uxtb	r3, r3
 80066f0:	f003 0301 	and.w	r3, r3, #1
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	bf0c      	ite	eq
 80066f8:	2301      	moveq	r3, #1
 80066fa:	2300      	movne	r3, #0
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d017      	beq.n	8006732 <cppLoop+0xba2>
 8006702:	4858      	ldr	r0, [pc, #352]	; (8006864 <cppLoop+0xcd4>)
 8006704:	f00b f8c7 	bl	8011896 <__cxa_guard_acquire>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	bf14      	ite	ne
 800670e:	2301      	movne	r3, #1
 8006710:	2300      	moveq	r3, #0
 8006712:	b2db      	uxtb	r3, r3
 8006714:	2b00      	cmp	r3, #0
 8006716:	d00c      	beq.n	8006732 <cppLoop+0xba2>
 8006718:	4849      	ldr	r0, [pc, #292]	; (8006840 <cppLoop+0xcb0>)
 800671a:	f7fc fd5d 	bl	80031d8 <_ZN13PathFollowing8getKyValEv>
 800671e:	eeb0 7a40 	vmov.f32	s14, s0
 8006722:	eef0 7a60 	vmov.f32	s15, s1
 8006726:	4b50      	ldr	r3, [pc, #320]	; (8006868 <cppLoop+0xcd8>)
 8006728:	ed83 7b00 	vstr	d7, [r3]
 800672c:	484d      	ldr	r0, [pc, #308]	; (8006864 <cppLoop+0xcd4>)
 800672e:	f00b f8be 	bl	80118ae <__cxa_guard_release>
		static double adj_kt = path_following.getKtVal();
 8006732:	4b4e      	ldr	r3, [pc, #312]	; (800686c <cppLoop+0xcdc>)
 8006734:	781b      	ldrb	r3, [r3, #0]
 8006736:	f3bf 8f5b 	dmb	ish
 800673a:	b2db      	uxtb	r3, r3
 800673c:	f003 0301 	and.w	r3, r3, #1
 8006740:	2b00      	cmp	r3, #0
 8006742:	bf0c      	ite	eq
 8006744:	2301      	moveq	r3, #1
 8006746:	2300      	movne	r3, #0
 8006748:	b2db      	uxtb	r3, r3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d017      	beq.n	800677e <cppLoop+0xbee>
 800674e:	4847      	ldr	r0, [pc, #284]	; (800686c <cppLoop+0xcdc>)
 8006750:	f00b f8a1 	bl	8011896 <__cxa_guard_acquire>
 8006754:	4603      	mov	r3, r0
 8006756:	2b00      	cmp	r3, #0
 8006758:	bf14      	ite	ne
 800675a:	2301      	movne	r3, #1
 800675c:	2300      	moveq	r3, #0
 800675e:	b2db      	uxtb	r3, r3
 8006760:	2b00      	cmp	r3, #0
 8006762:	d00c      	beq.n	800677e <cppLoop+0xbee>
 8006764:	4836      	ldr	r0, [pc, #216]	; (8006840 <cppLoop+0xcb0>)
 8006766:	f7fc fd4b 	bl	8003200 <_ZN13PathFollowing8getKtValEv>
 800676a:	eeb0 7a40 	vmov.f32	s14, s0
 800676e:	eef0 7a60 	vmov.f32	s15, s1
 8006772:	4b3f      	ldr	r3, [pc, #252]	; (8006870 <cppLoop+0xce0>)
 8006774:	ed83 7b00 	vstr	d7, [r3]
 8006778:	483c      	ldr	r0, [pc, #240]	; (800686c <cppLoop+0xcdc>)
 800677a:	f00b f898 	bl	80118ae <__cxa_guard_release>

		if(joy_stick.getValue() == JOY_U){
 800677e:	482f      	ldr	r0, [pc, #188]	; (800683c <cppLoop+0xcac>)
 8006780:	f7fb fc14 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8006784:	4603      	mov	r3, r0
 8006786:	2b08      	cmp	r3, #8
 8006788:	bf0c      	ite	eq
 800678a:	2301      	moveq	r3, #1
 800678c:	2300      	movne	r3, #0
 800678e:	b2db      	uxtb	r3, r3
 8006790:	2b00      	cmp	r3, #0
 8006792:	d021      	beq.n	80067d8 <cppLoop+0xc48>
			led.LR(-1, 1);
 8006794:	2201      	movs	r2, #1
 8006796:	f04f 31ff 	mov.w	r1, #4294967295
 800679a:	4825      	ldr	r0, [pc, #148]	; (8006830 <cppLoop+0xca0>)
 800679c:	f7fb fd26 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 80067a0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80067a4:	f000 fb7a 	bl	8006e9c <HAL_Delay>

			selector++;
 80067a8:	4b32      	ldr	r3, [pc, #200]	; (8006874 <cppLoop+0xce4>)
 80067aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	3301      	adds	r3, #1
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	b21a      	sxth	r2, r3
 80067b6:	4b2f      	ldr	r3, [pc, #188]	; (8006874 <cppLoop+0xce4>)
 80067b8:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 80067ba:	4b2e      	ldr	r3, [pc, #184]	; (8006874 <cppLoop+0xce4>)
 80067bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	dd02      	ble.n	80067ca <cppLoop+0xc3a>
 80067c4:	4b2b      	ldr	r3, [pc, #172]	; (8006874 <cppLoop+0xce4>)
 80067c6:	2200      	movs	r2, #0
 80067c8:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 80067ca:	2200      	movs	r2, #0
 80067cc:	f04f 31ff 	mov.w	r1, #4294967295
 80067d0:	4817      	ldr	r0, [pc, #92]	; (8006830 <cppLoop+0xca0>)
 80067d2:	f7fb fd0b 	bl	80021ec <_ZN3LED2LREaa>

			led.LR(-1, 0);
		}


		break;
 80067d6:	e247      	b.n	8006c68 <cppLoop+0x10d8>
		else if(joy_stick.getValue() == JOY_R){
 80067d8:	4818      	ldr	r0, [pc, #96]	; (800683c <cppLoop+0xcac>)
 80067da:	f7fb fbe7 	bl	8001fac <_ZN8JoyStick8getValueEv>
 80067de:	4603      	mov	r3, r0
 80067e0:	2b10      	cmp	r3, #16
 80067e2:	bf0c      	ite	eq
 80067e4:	2301      	moveq	r3, #1
 80067e6:	2300      	movne	r3, #0
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d06f      	beq.n	80068ce <cppLoop+0xd3e>
			led.LR(-1, 1);
 80067ee:	2201      	movs	r2, #1
 80067f0:	f04f 31ff 	mov.w	r1, #4294967295
 80067f4:	480e      	ldr	r0, [pc, #56]	; (8006830 <cppLoop+0xca0>)
 80067f6:	f7fb fcf9 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 80067fa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80067fe:	f000 fb4d 	bl	8006e9c <HAL_Delay>
			if(selector == 0){
 8006802:	4b1c      	ldr	r3, [pc, #112]	; (8006874 <cppLoop+0xce4>)
 8006804:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d135      	bne.n	8006878 <cppLoop+0xce8>
				adj_kx = adj_kx + 0.00001;
 800680c:	4b14      	ldr	r3, [pc, #80]	; (8006860 <cppLoop+0xcd0>)
 800680e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006812:	a305      	add	r3, pc, #20	; (adr r3, 8006828 <cppLoop+0xc98>)
 8006814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006818:	f7f9 fd50 	bl	80002bc <__adddf3>
 800681c:	4603      	mov	r3, r0
 800681e:	460c      	mov	r4, r1
 8006820:	4a0f      	ldr	r2, [pc, #60]	; (8006860 <cppLoop+0xcd0>)
 8006822:	e9c2 3400 	strd	r3, r4, [r2]
 8006826:	e047      	b.n	80068b8 <cppLoop+0xd28>
 8006828:	88e368f1 	.word	0x88e368f1
 800682c:	3ee4f8b5 	.word	0x3ee4f8b5
 8006830:	20000550 	.word	0x20000550
 8006834:	08017b7c 	.word	0x08017b7c
 8006838:	08017b34 	.word	0x08017b34
 800683c:	20000544 	.word	0x20000544
 8006840:	20013988 	.word	0x20013988
 8006844:	20013670 	.word	0x20013670
 8006848:	20013748 	.word	0x20013748
 800684c:	200136a0 	.word	0x200136a0
 8006850:	408f4000 	.word	0x408f4000
 8006854:	08017a88 	.word	0x08017a88
 8006858:	08017a94 	.word	0x08017a94
 800685c:	2002b0f8 	.word	0x2002b0f8
 8006860:	2002b0f0 	.word	0x2002b0f0
 8006864:	2002b108 	.word	0x2002b108
 8006868:	2002b100 	.word	0x2002b100
 800686c:	2002b118 	.word	0x2002b118
 8006870:	2002b110 	.word	0x2002b110
 8006874:	2002b0be 	.word	0x2002b0be
			else if(selector == 1){
 8006878:	4bbd      	ldr	r3, [pc, #756]	; (8006b70 <cppLoop+0xfe0>)
 800687a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800687e:	2b01      	cmp	r3, #1
 8006880:	d10d      	bne.n	800689e <cppLoop+0xd0e>
				adj_ky = adj_ky + 0.00001;
 8006882:	4bbc      	ldr	r3, [pc, #752]	; (8006b74 <cppLoop+0xfe4>)
 8006884:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006888:	a3b1      	add	r3, pc, #708	; (adr r3, 8006b50 <cppLoop+0xfc0>)
 800688a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800688e:	f7f9 fd15 	bl	80002bc <__adddf3>
 8006892:	4603      	mov	r3, r0
 8006894:	460c      	mov	r4, r1
 8006896:	4ab7      	ldr	r2, [pc, #732]	; (8006b74 <cppLoop+0xfe4>)
 8006898:	e9c2 3400 	strd	r3, r4, [r2]
 800689c:	e00c      	b.n	80068b8 <cppLoop+0xd28>
				adj_kt = adj_kt + 0.00001;
 800689e:	4bb6      	ldr	r3, [pc, #728]	; (8006b78 <cppLoop+0xfe8>)
 80068a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80068a4:	a3aa      	add	r3, pc, #680	; (adr r3, 8006b50 <cppLoop+0xfc0>)
 80068a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068aa:	f7f9 fd07 	bl	80002bc <__adddf3>
 80068ae:	4603      	mov	r3, r0
 80068b0:	460c      	mov	r4, r1
 80068b2:	4ab1      	ldr	r2, [pc, #708]	; (8006b78 <cppLoop+0xfe8>)
 80068b4:	e9c2 3400 	strd	r3, r4, [r2]
			led.fullColor('R');
 80068b8:	2152      	movs	r1, #82	; 0x52
 80068ba:	48b0      	ldr	r0, [pc, #704]	; (8006b7c <cppLoop+0xfec>)
 80068bc:	f7fb fbda 	bl	8002074 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 80068c0:	2200      	movs	r2, #0
 80068c2:	f04f 31ff 	mov.w	r1, #4294967295
 80068c6:	48ad      	ldr	r0, [pc, #692]	; (8006b7c <cppLoop+0xfec>)
 80068c8:	f7fb fc90 	bl	80021ec <_ZN3LED2LREaa>
		break;
 80068cc:	e1cc      	b.n	8006c68 <cppLoop+0x10d8>
		else if(joy_stick.getValue() == JOY_L){
 80068ce:	48ac      	ldr	r0, [pc, #688]	; (8006b80 <cppLoop+0xff0>)
 80068d0:	f7fb fb6c 	bl	8001fac <_ZN8JoyStick8getValueEv>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	bf0c      	ite	eq
 80068da:	2301      	moveq	r3, #1
 80068dc:	2300      	movne	r3, #0
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d047      	beq.n	8006974 <cppLoop+0xde4>
			led.LR(-1, 1);
 80068e4:	2201      	movs	r2, #1
 80068e6:	f04f 31ff 	mov.w	r1, #4294967295
 80068ea:	48a4      	ldr	r0, [pc, #656]	; (8006b7c <cppLoop+0xfec>)
 80068ec:	f7fb fc7e 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 80068f0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80068f4:	f000 fad2 	bl	8006e9c <HAL_Delay>
			if(selector == 0){
 80068f8:	4b9d      	ldr	r3, [pc, #628]	; (8006b70 <cppLoop+0xfe0>)
 80068fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d10d      	bne.n	800691e <cppLoop+0xd8e>
				adj_kx = adj_kx - 0.00001;
 8006902:	4ba0      	ldr	r3, [pc, #640]	; (8006b84 <cppLoop+0xff4>)
 8006904:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006908:	a391      	add	r3, pc, #580	; (adr r3, 8006b50 <cppLoop+0xfc0>)
 800690a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800690e:	f7f9 fcd3 	bl	80002b8 <__aeabi_dsub>
 8006912:	4603      	mov	r3, r0
 8006914:	460c      	mov	r4, r1
 8006916:	4a9b      	ldr	r2, [pc, #620]	; (8006b84 <cppLoop+0xff4>)
 8006918:	e9c2 3400 	strd	r3, r4, [r2]
 800691c:	e01f      	b.n	800695e <cppLoop+0xdce>
			else if(selector == 1){
 800691e:	4b94      	ldr	r3, [pc, #592]	; (8006b70 <cppLoop+0xfe0>)
 8006920:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006924:	2b01      	cmp	r3, #1
 8006926:	d10d      	bne.n	8006944 <cppLoop+0xdb4>
				adj_ky = adj_ky - 0.00001;
 8006928:	4b92      	ldr	r3, [pc, #584]	; (8006b74 <cppLoop+0xfe4>)
 800692a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800692e:	a388      	add	r3, pc, #544	; (adr r3, 8006b50 <cppLoop+0xfc0>)
 8006930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006934:	f7f9 fcc0 	bl	80002b8 <__aeabi_dsub>
 8006938:	4603      	mov	r3, r0
 800693a:	460c      	mov	r4, r1
 800693c:	4a8d      	ldr	r2, [pc, #564]	; (8006b74 <cppLoop+0xfe4>)
 800693e:	e9c2 3400 	strd	r3, r4, [r2]
 8006942:	e00c      	b.n	800695e <cppLoop+0xdce>
				adj_kt = adj_kt - 0.00001;
 8006944:	4b8c      	ldr	r3, [pc, #560]	; (8006b78 <cppLoop+0xfe8>)
 8006946:	e9d3 0100 	ldrd	r0, r1, [r3]
 800694a:	a381      	add	r3, pc, #516	; (adr r3, 8006b50 <cppLoop+0xfc0>)
 800694c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006950:	f7f9 fcb2 	bl	80002b8 <__aeabi_dsub>
 8006954:	4603      	mov	r3, r0
 8006956:	460c      	mov	r4, r1
 8006958:	4a87      	ldr	r2, [pc, #540]	; (8006b78 <cppLoop+0xfe8>)
 800695a:	e9c2 3400 	strd	r3, r4, [r2]
			led.fullColor('R');
 800695e:	2152      	movs	r1, #82	; 0x52
 8006960:	4886      	ldr	r0, [pc, #536]	; (8006b7c <cppLoop+0xfec>)
 8006962:	f7fb fb87 	bl	8002074 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006966:	2200      	movs	r2, #0
 8006968:	f04f 31ff 	mov.w	r1, #4294967295
 800696c:	4883      	ldr	r0, [pc, #524]	; (8006b7c <cppLoop+0xfec>)
 800696e:	f7fb fc3d 	bl	80021ec <_ZN3LED2LREaa>
		break;
 8006972:	e179      	b.n	8006c68 <cppLoop+0x10d8>
		else if(joy_stick.getValue() == JOY_D){
 8006974:	4882      	ldr	r0, [pc, #520]	; (8006b80 <cppLoop+0xff0>)
 8006976:	f7fb fb19 	bl	8001fac <_ZN8JoyStick8getValueEv>
 800697a:	4603      	mov	r3, r0
 800697c:	2b04      	cmp	r3, #4
 800697e:	bf0c      	ite	eq
 8006980:	2301      	moveq	r3, #1
 8006982:	2300      	movne	r3, #0
 8006984:	b2db      	uxtb	r3, r3
 8006986:	2b00      	cmp	r3, #0
 8006988:	d048      	beq.n	8006a1c <cppLoop+0xe8c>
			led.LR(-1, 1);
 800698a:	2201      	movs	r2, #1
 800698c:	f04f 31ff 	mov.w	r1, #4294967295
 8006990:	487a      	ldr	r0, [pc, #488]	; (8006b7c <cppLoop+0xfec>)
 8006992:	f7fb fc2b 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006996:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800699a:	f000 fa7f 	bl	8006e9c <HAL_Delay>
			sd_read_array_double("Params", "kx.txt", 1, &temp_kx);
 800699e:	f107 0310 	add.w	r3, r7, #16
 80069a2:	2201      	movs	r2, #1
 80069a4:	4978      	ldr	r1, [pc, #480]	; (8006b88 <cppLoop+0xff8>)
 80069a6:	4879      	ldr	r0, [pc, #484]	; (8006b8c <cppLoop+0xffc>)
 80069a8:	f7fa fe8a 	bl	80016c0 <sd_read_array_double>
			sd_read_array_double("Params", "ky.txt", 1, &temp_ky);
 80069ac:	f107 0308 	add.w	r3, r7, #8
 80069b0:	2201      	movs	r2, #1
 80069b2:	4977      	ldr	r1, [pc, #476]	; (8006b90 <cppLoop+0x1000>)
 80069b4:	4875      	ldr	r0, [pc, #468]	; (8006b8c <cppLoop+0xffc>)
 80069b6:	f7fa fe83 	bl	80016c0 <sd_read_array_double>
			sd_read_array_double("Params", "kt.txt", 1, &temp_kt);
 80069ba:	463b      	mov	r3, r7
 80069bc:	2201      	movs	r2, #1
 80069be:	4975      	ldr	r1, [pc, #468]	; (8006b94 <cppLoop+0x1004>)
 80069c0:	4872      	ldr	r0, [pc, #456]	; (8006b8c <cppLoop+0xffc>)
 80069c2:	f7fa fe7d 	bl	80016c0 <sd_read_array_double>
			path_following.setGain(temp_kx, temp_ky, temp_kt);
 80069c6:	ed97 7b04 	vldr	d7, [r7, #16]
 80069ca:	ed97 6b02 	vldr	d6, [r7, #8]
 80069ce:	ed97 5b00 	vldr	d5, [r7]
 80069d2:	eeb0 2a45 	vmov.f32	s4, s10
 80069d6:	eef0 2a65 	vmov.f32	s5, s11
 80069da:	eeb0 1a46 	vmov.f32	s2, s12
 80069de:	eef0 1a66 	vmov.f32	s3, s13
 80069e2:	eeb0 0a47 	vmov.f32	s0, s14
 80069e6:	eef0 0a67 	vmov.f32	s1, s15
 80069ea:	486b      	ldr	r0, [pc, #428]	; (8006b98 <cppLoop+0x1008>)
 80069ec:	f7fc fbc0 	bl	8003170 <_ZN13PathFollowing7setGainEddd>
			adj_kx = temp_kx;
 80069f0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80069f4:	4a63      	ldr	r2, [pc, #396]	; (8006b84 <cppLoop+0xff4>)
 80069f6:	e9c2 3400 	strd	r3, r4, [r2]
			adj_ky = temp_ky;
 80069fa:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80069fe:	4a5d      	ldr	r2, [pc, #372]	; (8006b74 <cppLoop+0xfe4>)
 8006a00:	e9c2 3400 	strd	r3, r4, [r2]
			adj_kt = temp_kt;
 8006a04:	e9d7 3400 	ldrd	r3, r4, [r7]
 8006a08:	4a5b      	ldr	r2, [pc, #364]	; (8006b78 <cppLoop+0xfe8>)
 8006a0a:	e9c2 3400 	strd	r3, r4, [r2]
			led.LR(-1, 0);
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f04f 31ff 	mov.w	r1, #4294967295
 8006a14:	4859      	ldr	r0, [pc, #356]	; (8006b7c <cppLoop+0xfec>)
 8006a16:	f7fb fbe9 	bl	80021ec <_ZN3LED2LREaa>
		break;
 8006a1a:	e125      	b.n	8006c68 <cppLoop+0x10d8>
		else if(joy_stick.getValue() == JOY_C){
 8006a1c:	4858      	ldr	r0, [pc, #352]	; (8006b80 <cppLoop+0xff0>)
 8006a1e:	f7fb fac5 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8006a22:	4603      	mov	r3, r0
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	bf0c      	ite	eq
 8006a28:	2301      	moveq	r3, #1
 8006a2a:	2300      	movne	r3, #0
 8006a2c:	b2db      	uxtb	r3, r3
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	f000 811a 	beq.w	8006c68 <cppLoop+0x10d8>
			led.LR(-1, 1);
 8006a34:	2201      	movs	r2, #1
 8006a36:	f04f 31ff 	mov.w	r1, #4294967295
 8006a3a:	4850      	ldr	r0, [pc, #320]	; (8006b7c <cppLoop+0xfec>)
 8006a3c:	f7fb fbd6 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006a40:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006a44:	f000 fa2a 	bl	8006e9c <HAL_Delay>
			sd_write_array_double("Params", "kx.txt", 1, &adj_kx, OVER_WRITE);
 8006a48:	2300      	movs	r3, #0
 8006a4a:	9300      	str	r3, [sp, #0]
 8006a4c:	4b4d      	ldr	r3, [pc, #308]	; (8006b84 <cppLoop+0xff4>)
 8006a4e:	2201      	movs	r2, #1
 8006a50:	494d      	ldr	r1, [pc, #308]	; (8006b88 <cppLoop+0xff8>)
 8006a52:	484e      	ldr	r0, [pc, #312]	; (8006b8c <cppLoop+0xffc>)
 8006a54:	f7fa fdd2 	bl	80015fc <sd_write_array_double>
			sd_write_array_double("Params", "ky.txt", 1, &adj_ky, OVER_WRITE);
 8006a58:	2300      	movs	r3, #0
 8006a5a:	9300      	str	r3, [sp, #0]
 8006a5c:	4b45      	ldr	r3, [pc, #276]	; (8006b74 <cppLoop+0xfe4>)
 8006a5e:	2201      	movs	r2, #1
 8006a60:	494b      	ldr	r1, [pc, #300]	; (8006b90 <cppLoop+0x1000>)
 8006a62:	484a      	ldr	r0, [pc, #296]	; (8006b8c <cppLoop+0xffc>)
 8006a64:	f7fa fdca 	bl	80015fc <sd_write_array_double>
			sd_write_array_double("Params", "kt.txt", 1, &adj_kt, OVER_WRITE);
 8006a68:	2300      	movs	r3, #0
 8006a6a:	9300      	str	r3, [sp, #0]
 8006a6c:	4b42      	ldr	r3, [pc, #264]	; (8006b78 <cppLoop+0xfe8>)
 8006a6e:	2201      	movs	r2, #1
 8006a70:	4948      	ldr	r1, [pc, #288]	; (8006b94 <cppLoop+0x1004>)
 8006a72:	4846      	ldr	r0, [pc, #280]	; (8006b8c <cppLoop+0xffc>)
 8006a74:	f7fa fdc2 	bl	80015fc <sd_write_array_double>
			path_following.setGain(adj_kx, adj_ky, adj_kt);
 8006a78:	4b42      	ldr	r3, [pc, #264]	; (8006b84 <cppLoop+0xff4>)
 8006a7a:	ed93 7b00 	vldr	d7, [r3]
 8006a7e:	4b3d      	ldr	r3, [pc, #244]	; (8006b74 <cppLoop+0xfe4>)
 8006a80:	ed93 6b00 	vldr	d6, [r3]
 8006a84:	4b3c      	ldr	r3, [pc, #240]	; (8006b78 <cppLoop+0xfe8>)
 8006a86:	ed93 5b00 	vldr	d5, [r3]
 8006a8a:	eeb0 2a45 	vmov.f32	s4, s10
 8006a8e:	eef0 2a65 	vmov.f32	s5, s11
 8006a92:	eeb0 1a46 	vmov.f32	s2, s12
 8006a96:	eef0 1a66 	vmov.f32	s3, s13
 8006a9a:	eeb0 0a47 	vmov.f32	s0, s14
 8006a9e:	eef0 0a67 	vmov.f32	s1, s15
 8006aa2:	483d      	ldr	r0, [pc, #244]	; (8006b98 <cppLoop+0x1008>)
 8006aa4:	f7fc fb64 	bl	8003170 <_ZN13PathFollowing7setGainEddd>
			led.LR(-1, 0);
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f04f 31ff 	mov.w	r1, #4294967295
 8006aae:	4833      	ldr	r0, [pc, #204]	; (8006b7c <cppLoop+0xfec>)
 8006ab0:	f7fb fb9c 	bl	80021ec <_ZN3LED2LREaa>
		break;
 8006ab4:	e0d8      	b.n	8006c68 <cppLoop+0x10d8>

	case 9:
		lcd_clear();
 8006ab6:	f7fa faf3 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006aba:	2100      	movs	r1, #0
 8006abc:	2000      	movs	r0, #0
 8006abe:	f7fa faff 	bl	80010c0 <lcd_locate>
		lcd_printf("Step");
 8006ac2:	4836      	ldr	r0, [pc, #216]	; (8006b9c <cppLoop+0x100c>)
 8006ac4:	f7fa fb26 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006ac8:	2101      	movs	r1, #1
 8006aca:	2000      	movs	r0, #0
 8006acc:	f7fa faf8 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8006ad0:	4833      	ldr	r0, [pc, #204]	; (8006ba0 <cppLoop+0x1010>)
 8006ad2:	f7fa fb1f 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006ad6:	482a      	ldr	r0, [pc, #168]	; (8006b80 <cppLoop+0xff0>)
 8006ad8:	f7fb fa68 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b02      	cmp	r3, #2
 8006ae0:	bf0c      	ite	eq
 8006ae2:	2301      	moveq	r3, #1
 8006ae4:	2300      	movne	r3, #0
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f000 80bf 	beq.w	8006c6c <cppLoop+0x10dc>
			HAL_Delay(500);
 8006aee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006af2:	f000 f9d3 	bl	8006e9c <HAL_Delay>
			led.LR(-1, 1);
 8006af6:	2201      	movs	r2, #1
 8006af8:	f04f 31ff 	mov.w	r1, #4294967295
 8006afc:	481f      	ldr	r0, [pc, #124]	; (8006b7c <cppLoop+0xfec>)
 8006afe:	f7fb fb75 	bl	80021ec <_ZN3LED2LREaa>

			logger.start();
 8006b02:	4828      	ldr	r0, [pc, #160]	; (8006ba4 <cppLoop+0x1014>)
 8006b04:	f7fc f84d 	bl	8002ba2 <_ZN6Logger5startEv>
			motor.setRatio(0.3, -0.3);
 8006b08:	ed9f 1b13 	vldr	d1, [pc, #76]	; 8006b58 <cppLoop+0xfc8>
 8006b0c:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8006b60 <cppLoop+0xfd0>
 8006b10:	4825      	ldr	r0, [pc, #148]	; (8006ba8 <cppLoop+0x1018>)
 8006b12:	f7fc f8d9 	bl	8002cc8 <_ZN5Motor8setRatioEdd>

			HAL_Delay(1000);
 8006b16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006b1a:	f000 f9bf 	bl	8006e9c <HAL_Delay>

			logger.stop();
 8006b1e:	4821      	ldr	r0, [pc, #132]	; (8006ba4 <cppLoop+0x1014>)
 8006b20:	f7fc f84f 	bl	8002bc2 <_ZN6Logger4stopEv>
			motor.setRatio(0.0, 0.0);
 8006b24:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8006b68 <cppLoop+0xfd8>
 8006b28:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 8006b68 <cppLoop+0xfd8>
 8006b2c:	481e      	ldr	r0, [pc, #120]	; (8006ba8 <cppLoop+0x1018>)
 8006b2e:	f7fc f8cb 	bl	8002cc8 <_ZN5Motor8setRatioEdd>

			logger.saveLogs("SYSIDENT", "STEPRES.txt");
 8006b32:	4a1e      	ldr	r2, [pc, #120]	; (8006bac <cppLoop+0x101c>)
 8006b34:	491e      	ldr	r1, [pc, #120]	; (8006bb0 <cppLoop+0x1020>)
 8006b36:	481b      	ldr	r0, [pc, #108]	; (8006ba4 <cppLoop+0x1014>)
 8006b38:	f7fb fffc 	bl	8002b34 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	f04f 31ff 	mov.w	r1, #4294967295
 8006b42:	480e      	ldr	r0, [pc, #56]	; (8006b7c <cppLoop+0xfec>)
 8006b44:	f7fb fb52 	bl	80021ec <_ZN3LED2LREaa>
		}
		break;
 8006b48:	e090      	b.n	8006c6c <cppLoop+0x10dc>
 8006b4a:	bf00      	nop
 8006b4c:	f3af 8000 	nop.w
 8006b50:	88e368f1 	.word	0x88e368f1
 8006b54:	3ee4f8b5 	.word	0x3ee4f8b5
 8006b58:	33333333 	.word	0x33333333
 8006b5c:	bfd33333 	.word	0xbfd33333
 8006b60:	33333333 	.word	0x33333333
 8006b64:	3fd33333 	.word	0x3fd33333
	...
 8006b70:	2002b0be 	.word	0x2002b0be
 8006b74:	2002b100 	.word	0x2002b100
 8006b78:	2002b110 	.word	0x2002b110
 8006b7c:	20000550 	.word	0x20000550
 8006b80:	20000544 	.word	0x20000544
 8006b84:	2002b0f0 	.word	0x2002b0f0
 8006b88:	08017b84 	.word	0x08017b84
 8006b8c:	08017ab0 	.word	0x08017ab0
 8006b90:	08017b8c 	.word	0x08017b8c
 8006b94:	08017b94 	.word	0x08017b94
 8006b98:	20013988 	.word	0x20013988
 8006b9c:	08017b9c 	.word	0x08017b9c
 8006ba0:	08017aec 	.word	0x08017aec
 8006ba4:	200005b4 	.word	0x200005b4
 8006ba8:	2000054c 	.word	0x2000054c
 8006bac:	08017ba4 	.word	0x08017ba4
 8006bb0:	08017bb0 	.word	0x08017bb0

	case 10:
		lcd_clear();
 8006bb4:	f7fa fa74 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006bb8:	2100      	movs	r1, #0
 8006bba:	2000      	movs	r0, #0
 8006bbc:	f7fa fa80 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 8006bc0:	482f      	ldr	r0, [pc, #188]	; (8006c80 <cppLoop+0x10f0>)
 8006bc2:	f7fa faa7 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006bc6:	2101      	movs	r1, #1
 8006bc8:	2000      	movs	r0, #0
 8006bca:	f7fa fa79 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 8006bce:	482d      	ldr	r0, [pc, #180]	; (8006c84 <cppLoop+0x10f4>)
 8006bd0:	f7fa faa0 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006bd4:	482c      	ldr	r0, [pc, #176]	; (8006c88 <cppLoop+0x10f8>)
 8006bd6:	f7fb f9e9 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	bf0c      	ite	eq
 8006be0:	2301      	moveq	r3, #1
 8006be2:	2300      	movne	r3, #0
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d042      	beq.n	8006c70 <cppLoop+0x10e0>
			HAL_Delay(500);
 8006bea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006bee:	f000 f955 	bl	8006e9c <HAL_Delay>
			led.LR(-1, 1);
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8006bf8:	4824      	ldr	r0, [pc, #144]	; (8006c8c <cppLoop+0x10fc>)
 8006bfa:	f7fb faf7 	bl	80021ec <_ZN3LED2LREaa>

			logger.start();
 8006bfe:	4824      	ldr	r0, [pc, #144]	; (8006c90 <cppLoop+0x1100>)
 8006c00:	f7fb ffcf 	bl	8002ba2 <_ZN6Logger5startEv>
			velocity_ctrl.start();
 8006c04:	4823      	ldr	r0, [pc, #140]	; (8006c94 <cppLoop+0x1104>)
 8006c06:	f7fd f800 	bl	8003c0a <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(0, 1);
 8006c0a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8006c0e:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8006c98 <cppLoop+0x1108>
 8006c12:	4820      	ldr	r0, [pc, #128]	; (8006c94 <cppLoop+0x1104>)
 8006c14:	f7fc ffa0 	bl	8003b58 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 8006c18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006c1c:	f000 f93e 	bl	8006e9c <HAL_Delay>

			logger.stop();
 8006c20:	481b      	ldr	r0, [pc, #108]	; (8006c90 <cppLoop+0x1100>)
 8006c22:	f7fb ffce 	bl	8002bc2 <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 8006c26:	481b      	ldr	r0, [pc, #108]	; (8006c94 <cppLoop+0x1104>)
 8006c28:	f7fc fffe 	bl	8003c28 <_ZN12VelocityCtrl4stopEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 8006c2c:	4a1b      	ldr	r2, [pc, #108]	; (8006c9c <cppLoop+0x110c>)
 8006c2e:	491c      	ldr	r1, [pc, #112]	; (8006ca0 <cppLoop+0x1110>)
 8006c30:	4817      	ldr	r0, [pc, #92]	; (8006c90 <cppLoop+0x1100>)
 8006c32:	f7fb ff7f 	bl	8002b34 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8006c36:	2200      	movs	r2, #0
 8006c38:	f04f 31ff 	mov.w	r1, #4294967295
 8006c3c:	4813      	ldr	r0, [pc, #76]	; (8006c8c <cppLoop+0x10fc>)
 8006c3e:	f7fb fad5 	bl	80021ec <_ZN3LED2LREaa>
		}

		break;
 8006c42:	e015      	b.n	8006c70 <cppLoop+0x10e0>
	case 15:

		break;

	default:
		break;
 8006c44:	bf00      	nop
 8006c46:	e014      	b.n	8006c72 <cppLoop+0x10e2>
		break;
 8006c48:	bf00      	nop
 8006c4a:	e012      	b.n	8006c72 <cppLoop+0x10e2>
		break;
 8006c4c:	bf00      	nop
 8006c4e:	e010      	b.n	8006c72 <cppLoop+0x10e2>
		break;
 8006c50:	bf00      	nop
 8006c52:	e00e      	b.n	8006c72 <cppLoop+0x10e2>
		break;
 8006c54:	bf00      	nop
 8006c56:	e00c      	b.n	8006c72 <cppLoop+0x10e2>
		break;
 8006c58:	bf00      	nop
 8006c5a:	e00a      	b.n	8006c72 <cppLoop+0x10e2>
		break;
 8006c5c:	bf00      	nop
 8006c5e:	e008      	b.n	8006c72 <cppLoop+0x10e2>
		break;
 8006c60:	bf00      	nop
 8006c62:	e006      	b.n	8006c72 <cppLoop+0x10e2>
		break;
 8006c64:	bf00      	nop
 8006c66:	e004      	b.n	8006c72 <cppLoop+0x10e2>
		break;
 8006c68:	bf00      	nop
 8006c6a:	e002      	b.n	8006c72 <cppLoop+0x10e2>
		break;
 8006c6c:	bf00      	nop
 8006c6e:	e000      	b.n	8006c72 <cppLoop+0x10e2>
		break;
 8006c70:	bf00      	nop

	}

	HAL_Delay(10);
 8006c72:	200a      	movs	r0, #10
 8006c74:	f000 f912 	bl	8006e9c <HAL_Delay>

}
 8006c78:	bf00      	nop
 8006c7a:	373c      	adds	r7, #60	; 0x3c
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c80:	08017bbc 	.word	0x08017bbc
 8006c84:	08017bc0 	.word	0x08017bc0
 8006c88:	20000544 	.word	0x20000544
 8006c8c:	20000550 	.word	0x20000550
 8006c90:	200005b4 	.word	0x200005b4
 8006c94:	200136a0 	.word	0x200136a0
 8006c98:	00000000 	.word	0x00000000
 8006c9c:	08017bcc 	.word	0x08017bcc
 8006ca0:	08017bb0 	.word	0x08017bb0

08006ca4 <_Z41__static_initialization_and_destruction_0ii>:
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2b01      	cmp	r3, #1
 8006cb2:	d133      	bne.n	8006d1c <_Z41__static_initialization_and_destruction_0ii+0x78>
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d12e      	bne.n	8006d1c <_Z41__static_initialization_and_destruction_0ii+0x78>
LineSensor line_sensor;
 8006cbe:	4819      	ldr	r0, [pc, #100]	; (8006d24 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8006cc0:	f7fb facc 	bl	800225c <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 8006cc4:	4818      	ldr	r0, [pc, #96]	; (8006d28 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8006cc6:	f7fc fc3b 	bl	8003540 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8006cca:	4818      	ldr	r0, [pc, #96]	; (8006d2c <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8006ccc:	f7fb f962 	bl	8001f94 <_ZN8JoyStickC1Ev>
Motor motor;
 8006cd0:	4817      	ldr	r0, [pc, #92]	; (8006d30 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006cd2:	f7fb ff86 	bl	8002be2 <_ZN5MotorC1Ev>
IMU imu;
 8006cd6:	4817      	ldr	r0, [pc, #92]	; (8006d34 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006cd8:	f7fa ff02 	bl	8001ae0 <_ZN3IMUC1Ev>
Logger logger;
 8006cdc:	4816      	ldr	r0, [pc, #88]	; (8006d38 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8006cde:	f7fb fe8b 	bl	80029f8 <_ZN6LoggerC1Ev>
Encoder encoder;
 8006ce2:	4816      	ldr	r0, [pc, #88]	; (8006d3c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8006ce4:	f7fa fa36 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8006ce8:	4b12      	ldr	r3, [pc, #72]	; (8006d34 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006cea:	4a14      	ldr	r2, [pc, #80]	; (8006d3c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8006cec:	4910      	ldr	r1, [pc, #64]	; (8006d30 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006cee:	4814      	ldr	r0, [pc, #80]	; (8006d40 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8006cf0:	f7fc fd88 	bl	8003804 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl);
 8006cf4:	4b12      	ldr	r3, [pc, #72]	; (8006d40 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8006cf6:	4a0b      	ldr	r2, [pc, #44]	; (8006d24 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8006cf8:	490d      	ldr	r1, [pc, #52]	; (8006d30 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006cfa:	4812      	ldr	r0, [pc, #72]	; (8006d44 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8006cfc:	f7fb fc44 	bl	8002588 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrl>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 8006d00:	4b0f      	ldr	r3, [pc, #60]	; (8006d40 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8006d02:	4a0c      	ldr	r2, [pc, #48]	; (8006d34 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006d04:	490d      	ldr	r1, [pc, #52]	; (8006d3c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8006d06:	4810      	ldr	r0, [pc, #64]	; (8006d48 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8006d08:	f7fc f850 	bl	8002dac <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
SystemIdentification sys_ident(&logger, &motor);
 8006d0c:	4a08      	ldr	r2, [pc, #32]	; (8006d30 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006d0e:	490a      	ldr	r1, [pc, #40]	; (8006d38 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8006d10:	480e      	ldr	r0, [pc, #56]	; (8006d4c <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8006d12:	f7fc fc7f 	bl	8003614 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 8006d16:	480e      	ldr	r0, [pc, #56]	; (8006d50 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8006d18:	f7fc f972 	bl	8003000 <_ZN13PathFollowingC1Ev>
}
 8006d1c:	bf00      	nop
 8006d1e:	3708      	adds	r7, #8
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	20000248 	.word	0x20000248
 8006d28:	20000540 	.word	0x20000540
 8006d2c:	20000544 	.word	0x20000544
 8006d30:	2000054c 	.word	0x2000054c
 8006d34:	20000560 	.word	0x20000560
 8006d38:	200005b4 	.word	0x200005b4
 8006d3c:	20013670 	.word	0x20013670
 8006d40:	200136a0 	.word	0x200136a0
 8006d44:	200136e0 	.word	0x200136e0
 8006d48:	20013748 	.word	0x20013748
 8006d4c:	20013778 	.word	0x20013778
 8006d50:	20013988 	.word	0x20013988

08006d54 <_GLOBAL__sub_I_line_sensor>:
 8006d54:	b580      	push	{r7, lr}
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006d5c:	2001      	movs	r0, #1
 8006d5e:	f7ff ffa1 	bl	8006ca4 <_Z41__static_initialization_and_destruction_0ii>
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006d64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006d9c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006d68:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006d6a:	e003      	b.n	8006d74 <LoopCopyDataInit>

08006d6c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006d6c:	4b0c      	ldr	r3, [pc, #48]	; (8006da0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006d6e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006d70:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006d72:	3104      	adds	r1, #4

08006d74 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006d74:	480b      	ldr	r0, [pc, #44]	; (8006da4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006d76:	4b0c      	ldr	r3, [pc, #48]	; (8006da8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006d78:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006d7a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006d7c:	d3f6      	bcc.n	8006d6c <CopyDataInit>
  ldr  r2, =_sbss
 8006d7e:	4a0b      	ldr	r2, [pc, #44]	; (8006dac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006d80:	e002      	b.n	8006d88 <LoopFillZerobss>

08006d82 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006d82:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006d84:	f842 3b04 	str.w	r3, [r2], #4

08006d88 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006d88:	4b09      	ldr	r3, [pc, #36]	; (8006db0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006d8a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006d8c:	d3f9      	bcc.n	8006d82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006d8e:	f7fe fd5f 	bl	8005850 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006d92:	f00b fded 	bl	8012970 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006d96:	f7fd f823 	bl	8003de0 <main>
  bx  lr    
 8006d9a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006d9c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8006da0:	080181d0 	.word	0x080181d0
  ldr  r0, =_sdata
 8006da4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006da8:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8006dac:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8006db0:	2002faf8 	.word	0x2002faf8

08006db4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006db4:	e7fe      	b.n	8006db4 <ADC_IRQHandler>
	...

08006db8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006dbc:	4b0e      	ldr	r3, [pc, #56]	; (8006df8 <HAL_Init+0x40>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a0d      	ldr	r2, [pc, #52]	; (8006df8 <HAL_Init+0x40>)
 8006dc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006dc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006dc8:	4b0b      	ldr	r3, [pc, #44]	; (8006df8 <HAL_Init+0x40>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a0a      	ldr	r2, [pc, #40]	; (8006df8 <HAL_Init+0x40>)
 8006dce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006dd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006dd4:	4b08      	ldr	r3, [pc, #32]	; (8006df8 <HAL_Init+0x40>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a07      	ldr	r2, [pc, #28]	; (8006df8 <HAL_Init+0x40>)
 8006dda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006de0:	2003      	movs	r0, #3
 8006de2:	f000 fd51 	bl	8007888 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006de6:	2000      	movs	r0, #0
 8006de8:	f000 f808 	bl	8006dfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006dec:	f7fd ff1e 	bl	8004c2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006df0:	2300      	movs	r3, #0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	40023c00 	.word	0x40023c00

08006dfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b082      	sub	sp, #8
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006e04:	4b12      	ldr	r3, [pc, #72]	; (8006e50 <HAL_InitTick+0x54>)
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	4b12      	ldr	r3, [pc, #72]	; (8006e54 <HAL_InitTick+0x58>)
 8006e0a:	781b      	ldrb	r3, [r3, #0]
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e12:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f000 fd69 	bl	80078f2 <HAL_SYSTICK_Config>
 8006e20:	4603      	mov	r3, r0
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d001      	beq.n	8006e2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e00e      	b.n	8006e48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2b0f      	cmp	r3, #15
 8006e2e:	d80a      	bhi.n	8006e46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006e30:	2200      	movs	r2, #0
 8006e32:	6879      	ldr	r1, [r7, #4]
 8006e34:	f04f 30ff 	mov.w	r0, #4294967295
 8006e38:	f000 fd31 	bl	800789e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006e3c:	4a06      	ldr	r2, [pc, #24]	; (8006e58 <HAL_InitTick+0x5c>)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006e42:	2300      	movs	r3, #0
 8006e44:	e000      	b.n	8006e48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3708      	adds	r7, #8
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	20000000 	.word	0x20000000
 8006e54:	20000008 	.word	0x20000008
 8006e58:	20000004 	.word	0x20000004

08006e5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006e60:	4b06      	ldr	r3, [pc, #24]	; (8006e7c <HAL_IncTick+0x20>)
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	461a      	mov	r2, r3
 8006e66:	4b06      	ldr	r3, [pc, #24]	; (8006e80 <HAL_IncTick+0x24>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4413      	add	r3, r2
 8006e6c:	4a04      	ldr	r2, [pc, #16]	; (8006e80 <HAL_IncTick+0x24>)
 8006e6e:	6013      	str	r3, [r2, #0]
}
 8006e70:	bf00      	nop
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	20000008 	.word	0x20000008
 8006e80:	2002da80 	.word	0x2002da80

08006e84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006e84:	b480      	push	{r7}
 8006e86:	af00      	add	r7, sp, #0
  return uwTick;
 8006e88:	4b03      	ldr	r3, [pc, #12]	; (8006e98 <HAL_GetTick+0x14>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop
 8006e98:	2002da80 	.word	0x2002da80

08006e9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b084      	sub	sp, #16
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ea4:	f7ff ffee 	bl	8006e84 <HAL_GetTick>
 8006ea8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb4:	d005      	beq.n	8006ec2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006eb6:	4b09      	ldr	r3, [pc, #36]	; (8006edc <HAL_Delay+0x40>)
 8006eb8:	781b      	ldrb	r3, [r3, #0]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	4413      	add	r3, r2
 8006ec0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006ec2:	bf00      	nop
 8006ec4:	f7ff ffde 	bl	8006e84 <HAL_GetTick>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	68fa      	ldr	r2, [r7, #12]
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d8f7      	bhi.n	8006ec4 <HAL_Delay+0x28>
  {
  }
}
 8006ed4:	bf00      	nop
 8006ed6:	3710      	adds	r7, #16
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}
 8006edc:	20000008 	.word	0x20000008

08006ee0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b084      	sub	sp, #16
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d101      	bne.n	8006ef6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e033      	b.n	8006f5e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d109      	bne.n	8006f12 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f7fd febc 	bl	8004c7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2200      	movs	r2, #0
 8006f08:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f16:	f003 0310 	and.w	r3, r3, #16
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d118      	bne.n	8006f50 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f22:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006f26:	f023 0302 	bic.w	r3, r3, #2
 8006f2a:	f043 0202 	orr.w	r2, r3, #2
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f000 fa5a 	bl	80073ec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f42:	f023 0303 	bic.w	r3, r3, #3
 8006f46:	f043 0201 	orr.w	r2, r3, #1
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	641a      	str	r2, [r3, #64]	; 0x40
 8006f4e:	e001      	b.n	8006f54 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3710      	adds	r7, #16
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
	...

08006f68 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b086      	sub	sp, #24
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006f74:	2300      	movs	r3, #0
 8006f76:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d101      	bne.n	8006f86 <HAL_ADC_Start_DMA+0x1e>
 8006f82:	2302      	movs	r3, #2
 8006f84:	e0cc      	b.n	8007120 <HAL_ADC_Start_DMA+0x1b8>
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2201      	movs	r2, #1
 8006f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	f003 0301 	and.w	r3, r3, #1
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d018      	beq.n	8006fce <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	689a      	ldr	r2, [r3, #8]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f042 0201 	orr.w	r2, r2, #1
 8006faa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006fac:	4b5e      	ldr	r3, [pc, #376]	; (8007128 <HAL_ADC_Start_DMA+0x1c0>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a5e      	ldr	r2, [pc, #376]	; (800712c <HAL_ADC_Start_DMA+0x1c4>)
 8006fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb6:	0c9a      	lsrs	r2, r3, #18
 8006fb8:	4613      	mov	r3, r2
 8006fba:	005b      	lsls	r3, r3, #1
 8006fbc:	4413      	add	r3, r2
 8006fbe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006fc0:	e002      	b.n	8006fc8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	3b01      	subs	r3, #1
 8006fc6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d1f9      	bne.n	8006fc2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	f003 0301 	and.w	r3, r3, #1
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	f040 80a0 	bne.w	800711e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006fe6:	f023 0301 	bic.w	r3, r3, #1
 8006fea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d007      	beq.n	8007010 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007004:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007008:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007014:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007018:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800701c:	d106      	bne.n	800702c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007022:	f023 0206 	bic.w	r2, r3, #6
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	645a      	str	r2, [r3, #68]	; 0x44
 800702a:	e002      	b.n	8007032 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2200      	movs	r2, #0
 8007030:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2200      	movs	r2, #0
 8007036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800703a:	4b3d      	ldr	r3, [pc, #244]	; (8007130 <HAL_ADC_Start_DMA+0x1c8>)
 800703c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007042:	4a3c      	ldr	r2, [pc, #240]	; (8007134 <HAL_ADC_Start_DMA+0x1cc>)
 8007044:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800704a:	4a3b      	ldr	r2, [pc, #236]	; (8007138 <HAL_ADC_Start_DMA+0x1d0>)
 800704c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007052:	4a3a      	ldr	r2, [pc, #232]	; (800713c <HAL_ADC_Start_DMA+0x1d4>)
 8007054:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800705e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	685a      	ldr	r2, [r3, #4]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800706e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	689a      	ldr	r2, [r3, #8]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800707e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	334c      	adds	r3, #76	; 0x4c
 800708a:	4619      	mov	r1, r3
 800708c:	68ba      	ldr	r2, [r7, #8]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f000 fcea 	bl	8007a68 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	f003 031f 	and.w	r3, r3, #31
 800709c:	2b00      	cmp	r3, #0
 800709e:	d12a      	bne.n	80070f6 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a26      	ldr	r2, [pc, #152]	; (8007140 <HAL_ADC_Start_DMA+0x1d8>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d015      	beq.n	80070d6 <HAL_ADC_Start_DMA+0x16e>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a25      	ldr	r2, [pc, #148]	; (8007144 <HAL_ADC_Start_DMA+0x1dc>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d105      	bne.n	80070c0 <HAL_ADC_Start_DMA+0x158>
 80070b4:	4b1e      	ldr	r3, [pc, #120]	; (8007130 <HAL_ADC_Start_DMA+0x1c8>)
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	f003 031f 	and.w	r3, r3, #31
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d00a      	beq.n	80070d6 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a20      	ldr	r2, [pc, #128]	; (8007148 <HAL_ADC_Start_DMA+0x1e0>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d129      	bne.n	800711e <HAL_ADC_Start_DMA+0x1b6>
 80070ca:	4b19      	ldr	r3, [pc, #100]	; (8007130 <HAL_ADC_Start_DMA+0x1c8>)
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	f003 031f 	and.w	r3, r3, #31
 80070d2:	2b0f      	cmp	r3, #15
 80070d4:	d823      	bhi.n	800711e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d11c      	bne.n	800711e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	689a      	ldr	r2, [r3, #8]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80070f2:	609a      	str	r2, [r3, #8]
 80070f4:	e013      	b.n	800711e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a11      	ldr	r2, [pc, #68]	; (8007140 <HAL_ADC_Start_DMA+0x1d8>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d10e      	bne.n	800711e <HAL_ADC_Start_DMA+0x1b6>
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800710a:	2b00      	cmp	r3, #0
 800710c:	d107      	bne.n	800711e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	689a      	ldr	r2, [r3, #8]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800711c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800711e:	2300      	movs	r3, #0
}
 8007120:	4618      	mov	r0, r3
 8007122:	3718      	adds	r7, #24
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	20000000 	.word	0x20000000
 800712c:	431bde83 	.word	0x431bde83
 8007130:	40012300 	.word	0x40012300
 8007134:	080075e5 	.word	0x080075e5
 8007138:	0800769f 	.word	0x0800769f
 800713c:	080076bb 	.word	0x080076bb
 8007140:	40012000 	.word	0x40012000
 8007144:	40012100 	.word	0x40012100
 8007148:	40012200 	.word	0x40012200

0800714c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8007154:	bf00      	nop
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8007168:	bf00      	nop
 800716a:	370c      	adds	r7, #12
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007174:	b480      	push	{r7}
 8007176:	b083      	sub	sp, #12
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800717c:	bf00      	nop
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr

08007188 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007188:	b480      	push	{r7}
 800718a:	b085      	sub	sp, #20
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007192:	2300      	movs	r3, #0
 8007194:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800719c:	2b01      	cmp	r3, #1
 800719e:	d101      	bne.n	80071a4 <HAL_ADC_ConfigChannel+0x1c>
 80071a0:	2302      	movs	r3, #2
 80071a2:	e113      	b.n	80073cc <HAL_ADC_ConfigChannel+0x244>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2b09      	cmp	r3, #9
 80071b2:	d925      	bls.n	8007200 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68d9      	ldr	r1, [r3, #12]
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	b29b      	uxth	r3, r3
 80071c0:	461a      	mov	r2, r3
 80071c2:	4613      	mov	r3, r2
 80071c4:	005b      	lsls	r3, r3, #1
 80071c6:	4413      	add	r3, r2
 80071c8:	3b1e      	subs	r3, #30
 80071ca:	2207      	movs	r2, #7
 80071cc:	fa02 f303 	lsl.w	r3, r2, r3
 80071d0:	43da      	mvns	r2, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	400a      	ands	r2, r1
 80071d8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	68d9      	ldr	r1, [r3, #12]
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	689a      	ldr	r2, [r3, #8]
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	b29b      	uxth	r3, r3
 80071ea:	4618      	mov	r0, r3
 80071ec:	4603      	mov	r3, r0
 80071ee:	005b      	lsls	r3, r3, #1
 80071f0:	4403      	add	r3, r0
 80071f2:	3b1e      	subs	r3, #30
 80071f4:	409a      	lsls	r2, r3
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	430a      	orrs	r2, r1
 80071fc:	60da      	str	r2, [r3, #12]
 80071fe:	e022      	b.n	8007246 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	6919      	ldr	r1, [r3, #16]
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	b29b      	uxth	r3, r3
 800720c:	461a      	mov	r2, r3
 800720e:	4613      	mov	r3, r2
 8007210:	005b      	lsls	r3, r3, #1
 8007212:	4413      	add	r3, r2
 8007214:	2207      	movs	r2, #7
 8007216:	fa02 f303 	lsl.w	r3, r2, r3
 800721a:	43da      	mvns	r2, r3
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	400a      	ands	r2, r1
 8007222:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	6919      	ldr	r1, [r3, #16]
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	689a      	ldr	r2, [r3, #8]
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	b29b      	uxth	r3, r3
 8007234:	4618      	mov	r0, r3
 8007236:	4603      	mov	r3, r0
 8007238:	005b      	lsls	r3, r3, #1
 800723a:	4403      	add	r3, r0
 800723c:	409a      	lsls	r2, r3
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	430a      	orrs	r2, r1
 8007244:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	2b06      	cmp	r3, #6
 800724c:	d824      	bhi.n	8007298 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	685a      	ldr	r2, [r3, #4]
 8007258:	4613      	mov	r3, r2
 800725a:	009b      	lsls	r3, r3, #2
 800725c:	4413      	add	r3, r2
 800725e:	3b05      	subs	r3, #5
 8007260:	221f      	movs	r2, #31
 8007262:	fa02 f303 	lsl.w	r3, r2, r3
 8007266:	43da      	mvns	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	400a      	ands	r2, r1
 800726e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	b29b      	uxth	r3, r3
 800727c:	4618      	mov	r0, r3
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	685a      	ldr	r2, [r3, #4]
 8007282:	4613      	mov	r3, r2
 8007284:	009b      	lsls	r3, r3, #2
 8007286:	4413      	add	r3, r2
 8007288:	3b05      	subs	r3, #5
 800728a:	fa00 f203 	lsl.w	r2, r0, r3
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	430a      	orrs	r2, r1
 8007294:	635a      	str	r2, [r3, #52]	; 0x34
 8007296:	e04c      	b.n	8007332 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	2b0c      	cmp	r3, #12
 800729e:	d824      	bhi.n	80072ea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	685a      	ldr	r2, [r3, #4]
 80072aa:	4613      	mov	r3, r2
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	4413      	add	r3, r2
 80072b0:	3b23      	subs	r3, #35	; 0x23
 80072b2:	221f      	movs	r2, #31
 80072b4:	fa02 f303 	lsl.w	r3, r2, r3
 80072b8:	43da      	mvns	r2, r3
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	400a      	ands	r2, r1
 80072c0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	4618      	mov	r0, r3
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	685a      	ldr	r2, [r3, #4]
 80072d4:	4613      	mov	r3, r2
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	4413      	add	r3, r2
 80072da:	3b23      	subs	r3, #35	; 0x23
 80072dc:	fa00 f203 	lsl.w	r2, r0, r3
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	430a      	orrs	r2, r1
 80072e6:	631a      	str	r2, [r3, #48]	; 0x30
 80072e8:	e023      	b.n	8007332 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	685a      	ldr	r2, [r3, #4]
 80072f4:	4613      	mov	r3, r2
 80072f6:	009b      	lsls	r3, r3, #2
 80072f8:	4413      	add	r3, r2
 80072fa:	3b41      	subs	r3, #65	; 0x41
 80072fc:	221f      	movs	r2, #31
 80072fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007302:	43da      	mvns	r2, r3
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	400a      	ands	r2, r1
 800730a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	b29b      	uxth	r3, r3
 8007318:	4618      	mov	r0, r3
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	685a      	ldr	r2, [r3, #4]
 800731e:	4613      	mov	r3, r2
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	4413      	add	r3, r2
 8007324:	3b41      	subs	r3, #65	; 0x41
 8007326:	fa00 f203 	lsl.w	r2, r0, r3
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	430a      	orrs	r2, r1
 8007330:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007332:	4b29      	ldr	r3, [pc, #164]	; (80073d8 <HAL_ADC_ConfigChannel+0x250>)
 8007334:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a28      	ldr	r2, [pc, #160]	; (80073dc <HAL_ADC_ConfigChannel+0x254>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d10f      	bne.n	8007360 <HAL_ADC_ConfigChannel+0x1d8>
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	2b12      	cmp	r3, #18
 8007346:	d10b      	bne.n	8007360 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a1d      	ldr	r2, [pc, #116]	; (80073dc <HAL_ADC_ConfigChannel+0x254>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d12b      	bne.n	80073c2 <HAL_ADC_ConfigChannel+0x23a>
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a1c      	ldr	r2, [pc, #112]	; (80073e0 <HAL_ADC_ConfigChannel+0x258>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d003      	beq.n	800737c <HAL_ADC_ConfigChannel+0x1f4>
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	2b11      	cmp	r3, #17
 800737a:	d122      	bne.n	80073c2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a11      	ldr	r2, [pc, #68]	; (80073e0 <HAL_ADC_ConfigChannel+0x258>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d111      	bne.n	80073c2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800739e:	4b11      	ldr	r3, [pc, #68]	; (80073e4 <HAL_ADC_ConfigChannel+0x25c>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a11      	ldr	r2, [pc, #68]	; (80073e8 <HAL_ADC_ConfigChannel+0x260>)
 80073a4:	fba2 2303 	umull	r2, r3, r2, r3
 80073a8:	0c9a      	lsrs	r2, r3, #18
 80073aa:	4613      	mov	r3, r2
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	4413      	add	r3, r2
 80073b0:	005b      	lsls	r3, r3, #1
 80073b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80073b4:	e002      	b.n	80073bc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	3b01      	subs	r3, #1
 80073ba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d1f9      	bne.n	80073b6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2200      	movs	r2, #0
 80073c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80073ca:	2300      	movs	r3, #0
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	3714      	adds	r7, #20
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr
 80073d8:	40012300 	.word	0x40012300
 80073dc:	40012000 	.word	0x40012000
 80073e0:	10000012 	.word	0x10000012
 80073e4:	20000000 	.word	0x20000000
 80073e8:	431bde83 	.word	0x431bde83

080073ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b085      	sub	sp, #20
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80073f4:	4b79      	ldr	r3, [pc, #484]	; (80075dc <ADC_Init+0x1f0>)
 80073f6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	685a      	ldr	r2, [r3, #4]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	431a      	orrs	r2, r3
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	685a      	ldr	r2, [r3, #4]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007420:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	6859      	ldr	r1, [r3, #4]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	021a      	lsls	r2, r3, #8
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	430a      	orrs	r2, r1
 8007434:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	685a      	ldr	r2, [r3, #4]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007444:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	6859      	ldr	r1, [r3, #4]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	689a      	ldr	r2, [r3, #8]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	430a      	orrs	r2, r1
 8007456:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	689a      	ldr	r2, [r3, #8]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007466:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	6899      	ldr	r1, [r3, #8]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	68da      	ldr	r2, [r3, #12]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	430a      	orrs	r2, r1
 8007478:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800747e:	4a58      	ldr	r2, [pc, #352]	; (80075e0 <ADC_Init+0x1f4>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d022      	beq.n	80074ca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	689a      	ldr	r2, [r3, #8]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007492:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	6899      	ldr	r1, [r3, #8]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	430a      	orrs	r2, r1
 80074a4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	689a      	ldr	r2, [r3, #8]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80074b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	6899      	ldr	r1, [r3, #8]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	430a      	orrs	r2, r1
 80074c6:	609a      	str	r2, [r3, #8]
 80074c8:	e00f      	b.n	80074ea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	689a      	ldr	r2, [r3, #8]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80074d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	689a      	ldr	r2, [r3, #8]
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80074e8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	689a      	ldr	r2, [r3, #8]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f022 0202 	bic.w	r2, r2, #2
 80074f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	6899      	ldr	r1, [r3, #8]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	7e1b      	ldrb	r3, [r3, #24]
 8007504:	005a      	lsls	r2, r3, #1
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	430a      	orrs	r2, r1
 800750c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d01b      	beq.n	8007550 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	685a      	ldr	r2, [r3, #4]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007526:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	685a      	ldr	r2, [r3, #4]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007536:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	6859      	ldr	r1, [r3, #4]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007542:	3b01      	subs	r3, #1
 8007544:	035a      	lsls	r2, r3, #13
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	605a      	str	r2, [r3, #4]
 800754e:	e007      	b.n	8007560 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	685a      	ldr	r2, [r3, #4]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800755e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800756e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	69db      	ldr	r3, [r3, #28]
 800757a:	3b01      	subs	r3, #1
 800757c:	051a      	lsls	r2, r3, #20
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	430a      	orrs	r2, r1
 8007584:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	689a      	ldr	r2, [r3, #8]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007594:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	6899      	ldr	r1, [r3, #8]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80075a2:	025a      	lsls	r2, r3, #9
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	430a      	orrs	r2, r1
 80075aa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	689a      	ldr	r2, [r3, #8]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	6899      	ldr	r1, [r3, #8]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	695b      	ldr	r3, [r3, #20]
 80075c6:	029a      	lsls	r2, r3, #10
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	430a      	orrs	r2, r1
 80075ce:	609a      	str	r2, [r3, #8]
}
 80075d0:	bf00      	nop
 80075d2:	3714      	adds	r7, #20
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr
 80075dc:	40012300 	.word	0x40012300
 80075e0:	0f000001 	.word	0x0f000001

080075e4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075f0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d13c      	bne.n	8007678 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007602:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007614:	2b00      	cmp	r3, #0
 8007616:	d12b      	bne.n	8007670 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800761c:	2b00      	cmp	r3, #0
 800761e:	d127      	bne.n	8007670 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007626:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800762a:	2b00      	cmp	r3, #0
 800762c:	d006      	beq.n	800763c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007638:	2b00      	cmp	r3, #0
 800763a:	d119      	bne.n	8007670 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f022 0220 	bic.w	r2, r2, #32
 800764a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007650:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800765c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007660:	2b00      	cmp	r3, #0
 8007662:	d105      	bne.n	8007670 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007668:	f043 0201 	orr.w	r2, r3, #1
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f7ff fd6b 	bl	800714c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8007676:	e00e      	b.n	8007696 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800767c:	f003 0310 	and.w	r3, r3, #16
 8007680:	2b00      	cmp	r3, #0
 8007682:	d003      	beq.n	800768c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f7ff fd75 	bl	8007174 <HAL_ADC_ErrorCallback>
}
 800768a:	e004      	b.n	8007696 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	4798      	blx	r3
}
 8007696:	bf00      	nop
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800769e:	b580      	push	{r7, lr}
 80076a0:	b084      	sub	sp, #16
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076aa:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80076ac:	68f8      	ldr	r0, [r7, #12]
 80076ae:	f7ff fd57 	bl	8007160 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80076b2:	bf00      	nop
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}

080076ba <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80076ba:	b580      	push	{r7, lr}
 80076bc:	b084      	sub	sp, #16
 80076be:	af00      	add	r7, sp, #0
 80076c0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2240      	movs	r2, #64	; 0x40
 80076cc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076d2:	f043 0204 	orr.w	r2, r3, #4
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f7ff fd4a 	bl	8007174 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80076e0:	bf00      	nop
 80076e2:	3710      	adds	r7, #16
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <__NVIC_SetPriorityGrouping>:
{
 80076e8:	b480      	push	{r7}
 80076ea:	b085      	sub	sp, #20
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f003 0307 	and.w	r3, r3, #7
 80076f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80076f8:	4b0c      	ldr	r3, [pc, #48]	; (800772c <__NVIC_SetPriorityGrouping+0x44>)
 80076fa:	68db      	ldr	r3, [r3, #12]
 80076fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80076fe:	68ba      	ldr	r2, [r7, #8]
 8007700:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007704:	4013      	ands	r3, r2
 8007706:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007710:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800771a:	4a04      	ldr	r2, [pc, #16]	; (800772c <__NVIC_SetPriorityGrouping+0x44>)
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	60d3      	str	r3, [r2, #12]
}
 8007720:	bf00      	nop
 8007722:	3714      	adds	r7, #20
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr
 800772c:	e000ed00 	.word	0xe000ed00

08007730 <__NVIC_GetPriorityGrouping>:
{
 8007730:	b480      	push	{r7}
 8007732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007734:	4b04      	ldr	r3, [pc, #16]	; (8007748 <__NVIC_GetPriorityGrouping+0x18>)
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	0a1b      	lsrs	r3, r3, #8
 800773a:	f003 0307 	and.w	r3, r3, #7
}
 800773e:	4618      	mov	r0, r3
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr
 8007748:	e000ed00 	.word	0xe000ed00

0800774c <__NVIC_EnableIRQ>:
{
 800774c:	b480      	push	{r7}
 800774e:	b083      	sub	sp, #12
 8007750:	af00      	add	r7, sp, #0
 8007752:	4603      	mov	r3, r0
 8007754:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800775a:	2b00      	cmp	r3, #0
 800775c:	db0b      	blt.n	8007776 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800775e:	79fb      	ldrb	r3, [r7, #7]
 8007760:	f003 021f 	and.w	r2, r3, #31
 8007764:	4907      	ldr	r1, [pc, #28]	; (8007784 <__NVIC_EnableIRQ+0x38>)
 8007766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800776a:	095b      	lsrs	r3, r3, #5
 800776c:	2001      	movs	r0, #1
 800776e:	fa00 f202 	lsl.w	r2, r0, r2
 8007772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007776:	bf00      	nop
 8007778:	370c      	adds	r7, #12
 800777a:	46bd      	mov	sp, r7
 800777c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007780:	4770      	bx	lr
 8007782:	bf00      	nop
 8007784:	e000e100 	.word	0xe000e100

08007788 <__NVIC_SetPriority>:
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
 800778e:	4603      	mov	r3, r0
 8007790:	6039      	str	r1, [r7, #0]
 8007792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007798:	2b00      	cmp	r3, #0
 800779a:	db0a      	blt.n	80077b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	b2da      	uxtb	r2, r3
 80077a0:	490c      	ldr	r1, [pc, #48]	; (80077d4 <__NVIC_SetPriority+0x4c>)
 80077a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077a6:	0112      	lsls	r2, r2, #4
 80077a8:	b2d2      	uxtb	r2, r2
 80077aa:	440b      	add	r3, r1
 80077ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80077b0:	e00a      	b.n	80077c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	b2da      	uxtb	r2, r3
 80077b6:	4908      	ldr	r1, [pc, #32]	; (80077d8 <__NVIC_SetPriority+0x50>)
 80077b8:	79fb      	ldrb	r3, [r7, #7]
 80077ba:	f003 030f 	and.w	r3, r3, #15
 80077be:	3b04      	subs	r3, #4
 80077c0:	0112      	lsls	r2, r2, #4
 80077c2:	b2d2      	uxtb	r2, r2
 80077c4:	440b      	add	r3, r1
 80077c6:	761a      	strb	r2, [r3, #24]
}
 80077c8:	bf00      	nop
 80077ca:	370c      	adds	r7, #12
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr
 80077d4:	e000e100 	.word	0xe000e100
 80077d8:	e000ed00 	.word	0xe000ed00

080077dc <NVIC_EncodePriority>:
{
 80077dc:	b480      	push	{r7}
 80077de:	b089      	sub	sp, #36	; 0x24
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	60f8      	str	r0, [r7, #12]
 80077e4:	60b9      	str	r1, [r7, #8]
 80077e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f003 0307 	and.w	r3, r3, #7
 80077ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	f1c3 0307 	rsb	r3, r3, #7
 80077f6:	2b04      	cmp	r3, #4
 80077f8:	bf28      	it	cs
 80077fa:	2304      	movcs	r3, #4
 80077fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80077fe:	69fb      	ldr	r3, [r7, #28]
 8007800:	3304      	adds	r3, #4
 8007802:	2b06      	cmp	r3, #6
 8007804:	d902      	bls.n	800780c <NVIC_EncodePriority+0x30>
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	3b03      	subs	r3, #3
 800780a:	e000      	b.n	800780e <NVIC_EncodePriority+0x32>
 800780c:	2300      	movs	r3, #0
 800780e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007810:	f04f 32ff 	mov.w	r2, #4294967295
 8007814:	69bb      	ldr	r3, [r7, #24]
 8007816:	fa02 f303 	lsl.w	r3, r2, r3
 800781a:	43da      	mvns	r2, r3
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	401a      	ands	r2, r3
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007824:	f04f 31ff 	mov.w	r1, #4294967295
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	fa01 f303 	lsl.w	r3, r1, r3
 800782e:	43d9      	mvns	r1, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007834:	4313      	orrs	r3, r2
}
 8007836:	4618      	mov	r0, r3
 8007838:	3724      	adds	r7, #36	; 0x24
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr
	...

08007844 <SysTick_Config>:
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b082      	sub	sp, #8
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	3b01      	subs	r3, #1
 8007850:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007854:	d301      	bcc.n	800785a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8007856:	2301      	movs	r3, #1
 8007858:	e00f      	b.n	800787a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800785a:	4a0a      	ldr	r2, [pc, #40]	; (8007884 <SysTick_Config+0x40>)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	3b01      	subs	r3, #1
 8007860:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007862:	210f      	movs	r1, #15
 8007864:	f04f 30ff 	mov.w	r0, #4294967295
 8007868:	f7ff ff8e 	bl	8007788 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800786c:	4b05      	ldr	r3, [pc, #20]	; (8007884 <SysTick_Config+0x40>)
 800786e:	2200      	movs	r2, #0
 8007870:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007872:	4b04      	ldr	r3, [pc, #16]	; (8007884 <SysTick_Config+0x40>)
 8007874:	2207      	movs	r2, #7
 8007876:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	3708      	adds	r7, #8
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	e000e010 	.word	0xe000e010

08007888 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b082      	sub	sp, #8
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f7ff ff29 	bl	80076e8 <__NVIC_SetPriorityGrouping>
}
 8007896:	bf00      	nop
 8007898:	3708      	adds	r7, #8
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}

0800789e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800789e:	b580      	push	{r7, lr}
 80078a0:	b086      	sub	sp, #24
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	4603      	mov	r3, r0
 80078a6:	60b9      	str	r1, [r7, #8]
 80078a8:	607a      	str	r2, [r7, #4]
 80078aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80078ac:	2300      	movs	r3, #0
 80078ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80078b0:	f7ff ff3e 	bl	8007730 <__NVIC_GetPriorityGrouping>
 80078b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80078b6:	687a      	ldr	r2, [r7, #4]
 80078b8:	68b9      	ldr	r1, [r7, #8]
 80078ba:	6978      	ldr	r0, [r7, #20]
 80078bc:	f7ff ff8e 	bl	80077dc <NVIC_EncodePriority>
 80078c0:	4602      	mov	r2, r0
 80078c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078c6:	4611      	mov	r1, r2
 80078c8:	4618      	mov	r0, r3
 80078ca:	f7ff ff5d 	bl	8007788 <__NVIC_SetPriority>
}
 80078ce:	bf00      	nop
 80078d0:	3718      	adds	r7, #24
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b082      	sub	sp, #8
 80078da:	af00      	add	r7, sp, #0
 80078dc:	4603      	mov	r3, r0
 80078de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80078e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078e4:	4618      	mov	r0, r3
 80078e6:	f7ff ff31 	bl	800774c <__NVIC_EnableIRQ>
}
 80078ea:	bf00      	nop
 80078ec:	3708      	adds	r7, #8
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}

080078f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80078f2:	b580      	push	{r7, lr}
 80078f4:	b082      	sub	sp, #8
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f7ff ffa2 	bl	8007844 <SysTick_Config>
 8007900:	4603      	mov	r3, r0
}
 8007902:	4618      	mov	r0, r3
 8007904:	3708      	adds	r7, #8
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}
	...

0800790c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b086      	sub	sp, #24
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007914:	2300      	movs	r3, #0
 8007916:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007918:	f7ff fab4 	bl	8006e84 <HAL_GetTick>
 800791c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d101      	bne.n	8007928 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007924:	2301      	movs	r3, #1
 8007926:	e099      	b.n	8007a5c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2202      	movs	r2, #2
 8007934:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	681a      	ldr	r2, [r3, #0]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f022 0201 	bic.w	r2, r2, #1
 8007946:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007948:	e00f      	b.n	800796a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800794a:	f7ff fa9b 	bl	8006e84 <HAL_GetTick>
 800794e:	4602      	mov	r2, r0
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	1ad3      	subs	r3, r2, r3
 8007954:	2b05      	cmp	r3, #5
 8007956:	d908      	bls.n	800796a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2220      	movs	r2, #32
 800795c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2203      	movs	r2, #3
 8007962:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8007966:	2303      	movs	r3, #3
 8007968:	e078      	b.n	8007a5c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f003 0301 	and.w	r3, r3, #1
 8007974:	2b00      	cmp	r3, #0
 8007976:	d1e8      	bne.n	800794a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007980:	697a      	ldr	r2, [r7, #20]
 8007982:	4b38      	ldr	r3, [pc, #224]	; (8007a64 <HAL_DMA_Init+0x158>)
 8007984:	4013      	ands	r3, r2
 8007986:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	685a      	ldr	r2, [r3, #4]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007996:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	691b      	ldr	r3, [r3, #16]
 800799c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	699b      	ldr	r3, [r3, #24]
 80079a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6a1b      	ldr	r3, [r3, #32]
 80079b4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80079b6:	697a      	ldr	r2, [r7, #20]
 80079b8:	4313      	orrs	r3, r2
 80079ba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079c0:	2b04      	cmp	r3, #4
 80079c2:	d107      	bne.n	80079d4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079cc:	4313      	orrs	r3, r2
 80079ce:	697a      	ldr	r2, [r7, #20]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	695b      	ldr	r3, [r3, #20]
 80079e2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	f023 0307 	bic.w	r3, r3, #7
 80079ea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f0:	697a      	ldr	r2, [r7, #20]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fa:	2b04      	cmp	r3, #4
 80079fc:	d117      	bne.n	8007a2e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a02:	697a      	ldr	r2, [r7, #20]
 8007a04:	4313      	orrs	r3, r2
 8007a06:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d00e      	beq.n	8007a2e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f000 fa9d 	bl	8007f50 <DMA_CheckFifoParam>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d008      	beq.n	8007a2e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2240      	movs	r2, #64	; 0x40
 8007a20:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2201      	movs	r2, #1
 8007a26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	e016      	b.n	8007a5c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f000 fa54 	bl	8007ee4 <DMA_CalcBaseAndBitshift>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a44:	223f      	movs	r2, #63	; 0x3f
 8007a46:	409a      	lsls	r2, r3
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2201      	movs	r2, #1
 8007a56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007a5a:	2300      	movs	r3, #0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3718      	adds	r7, #24
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	f010803f 	.word	0xf010803f

08007a68 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b086      	sub	sp, #24
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	60f8      	str	r0, [r7, #12]
 8007a70:	60b9      	str	r1, [r7, #8]
 8007a72:	607a      	str	r2, [r7, #4]
 8007a74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a76:	2300      	movs	r3, #0
 8007a78:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a7e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d101      	bne.n	8007a8e <HAL_DMA_Start_IT+0x26>
 8007a8a:	2302      	movs	r3, #2
 8007a8c:	e040      	b.n	8007b10 <HAL_DMA_Start_IT+0xa8>
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2201      	movs	r2, #1
 8007a92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d12f      	bne.n	8007b02 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2202      	movs	r2, #2
 8007aa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2200      	movs	r2, #0
 8007aae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	68b9      	ldr	r1, [r7, #8]
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	f000 f9e6 	bl	8007e88 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ac0:	223f      	movs	r2, #63	; 0x3f
 8007ac2:	409a      	lsls	r2, r3
 8007ac4:	693b      	ldr	r3, [r7, #16]
 8007ac6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	681a      	ldr	r2, [r3, #0]
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f042 0216 	orr.w	r2, r2, #22
 8007ad6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d007      	beq.n	8007af0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f042 0208 	orr.w	r2, r2, #8
 8007aee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f042 0201 	orr.w	r2, r2, #1
 8007afe:	601a      	str	r2, [r3, #0]
 8007b00:	e005      	b.n	8007b0e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007b0a:	2302      	movs	r3, #2
 8007b0c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007b0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3718      	adds	r7, #24
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b083      	sub	sp, #12
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d004      	beq.n	8007b36 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2280      	movs	r2, #128	; 0x80
 8007b30:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	e00c      	b.n	8007b50 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2205      	movs	r2, #5
 8007b3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f022 0201 	bic.w	r2, r2, #1
 8007b4c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007b4e:	2300      	movs	r3, #0
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b086      	sub	sp, #24
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007b64:	2300      	movs	r3, #0
 8007b66:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007b68:	4b92      	ldr	r3, [pc, #584]	; (8007db4 <HAL_DMA_IRQHandler+0x258>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a92      	ldr	r2, [pc, #584]	; (8007db8 <HAL_DMA_IRQHandler+0x25c>)
 8007b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b72:	0a9b      	lsrs	r3, r3, #10
 8007b74:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b7a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b86:	2208      	movs	r2, #8
 8007b88:	409a      	lsls	r2, r3
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	4013      	ands	r3, r2
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d01a      	beq.n	8007bc8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f003 0304 	and.w	r3, r3, #4
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d013      	beq.n	8007bc8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f022 0204 	bic.w	r2, r2, #4
 8007bae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bb4:	2208      	movs	r2, #8
 8007bb6:	409a      	lsls	r2, r3
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bc0:	f043 0201 	orr.w	r2, r3, #1
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bcc:	2201      	movs	r2, #1
 8007bce:	409a      	lsls	r2, r3
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	4013      	ands	r3, r2
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d012      	beq.n	8007bfe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	695b      	ldr	r3, [r3, #20]
 8007bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d00b      	beq.n	8007bfe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bea:	2201      	movs	r2, #1
 8007bec:	409a      	lsls	r2, r3
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bf6:	f043 0202 	orr.w	r2, r3, #2
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c02:	2204      	movs	r2, #4
 8007c04:	409a      	lsls	r2, r3
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	4013      	ands	r3, r2
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d012      	beq.n	8007c34 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f003 0302 	and.w	r3, r3, #2
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00b      	beq.n	8007c34 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c20:	2204      	movs	r2, #4
 8007c22:	409a      	lsls	r2, r3
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c2c:	f043 0204 	orr.w	r2, r3, #4
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c38:	2210      	movs	r2, #16
 8007c3a:	409a      	lsls	r2, r3
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	4013      	ands	r3, r2
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d043      	beq.n	8007ccc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0308 	and.w	r3, r3, #8
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d03c      	beq.n	8007ccc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c56:	2210      	movs	r2, #16
 8007c58:	409a      	lsls	r2, r3
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d018      	beq.n	8007c9e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d108      	bne.n	8007c8c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d024      	beq.n	8007ccc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	4798      	blx	r3
 8007c8a:	e01f      	b.n	8007ccc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d01b      	beq.n	8007ccc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	4798      	blx	r3
 8007c9c:	e016      	b.n	8007ccc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d107      	bne.n	8007cbc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	681a      	ldr	r2, [r3, #0]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f022 0208 	bic.w	r2, r2, #8
 8007cba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d003      	beq.n	8007ccc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cd0:	2220      	movs	r2, #32
 8007cd2:	409a      	lsls	r2, r3
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	4013      	ands	r3, r2
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	f000 808e 	beq.w	8007dfa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f003 0310 	and.w	r3, r3, #16
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f000 8086 	beq.w	8007dfa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cf2:	2220      	movs	r2, #32
 8007cf4:	409a      	lsls	r2, r3
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007d00:	b2db      	uxtb	r3, r3
 8007d02:	2b05      	cmp	r3, #5
 8007d04:	d136      	bne.n	8007d74 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f022 0216 	bic.w	r2, r2, #22
 8007d14:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	695a      	ldr	r2, [r3, #20]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007d24:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d103      	bne.n	8007d36 <HAL_DMA_IRQHandler+0x1da>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d007      	beq.n	8007d46 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	681a      	ldr	r2, [r3, #0]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f022 0208 	bic.w	r2, r2, #8
 8007d44:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d4a:	223f      	movs	r2, #63	; 0x3f
 8007d4c:	409a      	lsls	r2, r3
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d07d      	beq.n	8007e66 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	4798      	blx	r3
        }
        return;
 8007d72:	e078      	b.n	8007e66 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d01c      	beq.n	8007dbc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d108      	bne.n	8007da2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d030      	beq.n	8007dfa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	4798      	blx	r3
 8007da0:	e02b      	b.n	8007dfa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d027      	beq.n	8007dfa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	4798      	blx	r3
 8007db2:	e022      	b.n	8007dfa <HAL_DMA_IRQHandler+0x29e>
 8007db4:	20000000 	.word	0x20000000
 8007db8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d10f      	bne.n	8007dea <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f022 0210 	bic.w	r2, r2, #16
 8007dd8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2201      	movs	r2, #1
 8007de6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d003      	beq.n	8007dfa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d032      	beq.n	8007e68 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e06:	f003 0301 	and.w	r3, r3, #1
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d022      	beq.n	8007e54 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2205      	movs	r2, #5
 8007e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f022 0201 	bic.w	r2, r2, #1
 8007e24:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	3301      	adds	r3, #1
 8007e2a:	60bb      	str	r3, [r7, #8]
 8007e2c:	697a      	ldr	r2, [r7, #20]
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d307      	bcc.n	8007e42 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f003 0301 	and.w	r3, r3, #1
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d1f2      	bne.n	8007e26 <HAL_DMA_IRQHandler+0x2ca>
 8007e40:	e000      	b.n	8007e44 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8007e42:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2200      	movs	r2, #0
 8007e48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d005      	beq.n	8007e68 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	4798      	blx	r3
 8007e64:	e000      	b.n	8007e68 <HAL_DMA_IRQHandler+0x30c>
        return;
 8007e66:	bf00      	nop
    }
  }
}
 8007e68:	3718      	adds	r7, #24
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	bf00      	nop

08007e70 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b083      	sub	sp, #12
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	370c      	adds	r7, #12
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr

08007e88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	607a      	str	r2, [r7, #4]
 8007e94:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007ea4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	683a      	ldr	r2, [r7, #0]
 8007eac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	2b40      	cmp	r3, #64	; 0x40
 8007eb4:	d108      	bne.n	8007ec8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	68ba      	ldr	r2, [r7, #8]
 8007ec4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007ec6:	e007      	b.n	8007ed8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	68ba      	ldr	r2, [r7, #8]
 8007ece:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	60da      	str	r2, [r3, #12]
}
 8007ed8:	bf00      	nop
 8007eda:	3714      	adds	r7, #20
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr

08007ee4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b085      	sub	sp, #20
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	b2db      	uxtb	r3, r3
 8007ef2:	3b10      	subs	r3, #16
 8007ef4:	4a14      	ldr	r2, [pc, #80]	; (8007f48 <DMA_CalcBaseAndBitshift+0x64>)
 8007ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8007efa:	091b      	lsrs	r3, r3, #4
 8007efc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007efe:	4a13      	ldr	r2, [pc, #76]	; (8007f4c <DMA_CalcBaseAndBitshift+0x68>)
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	4413      	add	r3, r2
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	461a      	mov	r2, r3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2b03      	cmp	r3, #3
 8007f10:	d909      	bls.n	8007f26 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007f1a:	f023 0303 	bic.w	r3, r3, #3
 8007f1e:	1d1a      	adds	r2, r3, #4
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	659a      	str	r2, [r3, #88]	; 0x58
 8007f24:	e007      	b.n	8007f36 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007f2e:	f023 0303 	bic.w	r3, r3, #3
 8007f32:	687a      	ldr	r2, [r7, #4]
 8007f34:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	3714      	adds	r7, #20
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr
 8007f46:	bf00      	nop
 8007f48:	aaaaaaab 	.word	0xaaaaaaab
 8007f4c:	08017c0c 	.word	0x08017c0c

08007f50 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b085      	sub	sp, #20
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f60:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	699b      	ldr	r3, [r3, #24]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d11f      	bne.n	8007faa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	2b03      	cmp	r3, #3
 8007f6e:	d855      	bhi.n	800801c <DMA_CheckFifoParam+0xcc>
 8007f70:	a201      	add	r2, pc, #4	; (adr r2, 8007f78 <DMA_CheckFifoParam+0x28>)
 8007f72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f76:	bf00      	nop
 8007f78:	08007f89 	.word	0x08007f89
 8007f7c:	08007f9b 	.word	0x08007f9b
 8007f80:	08007f89 	.word	0x08007f89
 8007f84:	0800801d 	.word	0x0800801d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d045      	beq.n	8008020 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8007f94:	2301      	movs	r3, #1
 8007f96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007f98:	e042      	b.n	8008020 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f9e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007fa2:	d13f      	bne.n	8008024 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fa8:	e03c      	b.n	8008024 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	699b      	ldr	r3, [r3, #24]
 8007fae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fb2:	d121      	bne.n	8007ff8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	2b03      	cmp	r3, #3
 8007fb8:	d836      	bhi.n	8008028 <DMA_CheckFifoParam+0xd8>
 8007fba:	a201      	add	r2, pc, #4	; (adr r2, 8007fc0 <DMA_CheckFifoParam+0x70>)
 8007fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fc0:	08007fd1 	.word	0x08007fd1
 8007fc4:	08007fd7 	.word	0x08007fd7
 8007fc8:	08007fd1 	.word	0x08007fd1
 8007fcc:	08007fe9 	.word	0x08007fe9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	73fb      	strb	r3, [r7, #15]
      break;
 8007fd4:	e02f      	b.n	8008036 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d024      	beq.n	800802c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fe6:	e021      	b.n	800802c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fec:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007ff0:	d11e      	bne.n	8008030 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007ff6:	e01b      	b.n	8008030 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	2b02      	cmp	r3, #2
 8007ffc:	d902      	bls.n	8008004 <DMA_CheckFifoParam+0xb4>
 8007ffe:	2b03      	cmp	r3, #3
 8008000:	d003      	beq.n	800800a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008002:	e018      	b.n	8008036 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	73fb      	strb	r3, [r7, #15]
      break;
 8008008:	e015      	b.n	8008036 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800800e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008012:	2b00      	cmp	r3, #0
 8008014:	d00e      	beq.n	8008034 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	73fb      	strb	r3, [r7, #15]
      break;
 800801a:	e00b      	b.n	8008034 <DMA_CheckFifoParam+0xe4>
      break;
 800801c:	bf00      	nop
 800801e:	e00a      	b.n	8008036 <DMA_CheckFifoParam+0xe6>
      break;
 8008020:	bf00      	nop
 8008022:	e008      	b.n	8008036 <DMA_CheckFifoParam+0xe6>
      break;
 8008024:	bf00      	nop
 8008026:	e006      	b.n	8008036 <DMA_CheckFifoParam+0xe6>
      break;
 8008028:	bf00      	nop
 800802a:	e004      	b.n	8008036 <DMA_CheckFifoParam+0xe6>
      break;
 800802c:	bf00      	nop
 800802e:	e002      	b.n	8008036 <DMA_CheckFifoParam+0xe6>
      break;   
 8008030:	bf00      	nop
 8008032:	e000      	b.n	8008036 <DMA_CheckFifoParam+0xe6>
      break;
 8008034:	bf00      	nop
    }
  } 
  
  return status; 
 8008036:	7bfb      	ldrb	r3, [r7, #15]
}
 8008038:	4618      	mov	r0, r3
 800803a:	3714      	adds	r7, #20
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr

08008044 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008044:	b480      	push	{r7}
 8008046:	b089      	sub	sp, #36	; 0x24
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
 800804c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800804e:	2300      	movs	r3, #0
 8008050:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008052:	2300      	movs	r3, #0
 8008054:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008056:	2300      	movs	r3, #0
 8008058:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800805a:	2300      	movs	r3, #0
 800805c:	61fb      	str	r3, [r7, #28]
 800805e:	e177      	b.n	8008350 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008060:	2201      	movs	r2, #1
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	fa02 f303 	lsl.w	r3, r2, r3
 8008068:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	697a      	ldr	r2, [r7, #20]
 8008070:	4013      	ands	r3, r2
 8008072:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008074:	693a      	ldr	r2, [r7, #16]
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	429a      	cmp	r2, r3
 800807a:	f040 8166 	bne.w	800834a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	2b01      	cmp	r3, #1
 8008084:	d00b      	beq.n	800809e <HAL_GPIO_Init+0x5a>
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	2b02      	cmp	r3, #2
 800808c:	d007      	beq.n	800809e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008092:	2b11      	cmp	r3, #17
 8008094:	d003      	beq.n	800809e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	2b12      	cmp	r3, #18
 800809c:	d130      	bne.n	8008100 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	005b      	lsls	r3, r3, #1
 80080a8:	2203      	movs	r2, #3
 80080aa:	fa02 f303 	lsl.w	r3, r2, r3
 80080ae:	43db      	mvns	r3, r3
 80080b0:	69ba      	ldr	r2, [r7, #24]
 80080b2:	4013      	ands	r3, r2
 80080b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	68da      	ldr	r2, [r3, #12]
 80080ba:	69fb      	ldr	r3, [r7, #28]
 80080bc:	005b      	lsls	r3, r3, #1
 80080be:	fa02 f303 	lsl.w	r3, r2, r3
 80080c2:	69ba      	ldr	r2, [r7, #24]
 80080c4:	4313      	orrs	r3, r2
 80080c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	69ba      	ldr	r2, [r7, #24]
 80080cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80080d4:	2201      	movs	r2, #1
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	fa02 f303 	lsl.w	r3, r2, r3
 80080dc:	43db      	mvns	r3, r3
 80080de:	69ba      	ldr	r2, [r7, #24]
 80080e0:	4013      	ands	r3, r2
 80080e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	091b      	lsrs	r3, r3, #4
 80080ea:	f003 0201 	and.w	r2, r3, #1
 80080ee:	69fb      	ldr	r3, [r7, #28]
 80080f0:	fa02 f303 	lsl.w	r3, r2, r3
 80080f4:	69ba      	ldr	r2, [r7, #24]
 80080f6:	4313      	orrs	r3, r2
 80080f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	69ba      	ldr	r2, [r7, #24]
 80080fe:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008106:	69fb      	ldr	r3, [r7, #28]
 8008108:	005b      	lsls	r3, r3, #1
 800810a:	2203      	movs	r2, #3
 800810c:	fa02 f303 	lsl.w	r3, r2, r3
 8008110:	43db      	mvns	r3, r3
 8008112:	69ba      	ldr	r2, [r7, #24]
 8008114:	4013      	ands	r3, r2
 8008116:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	689a      	ldr	r2, [r3, #8]
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	005b      	lsls	r3, r3, #1
 8008120:	fa02 f303 	lsl.w	r3, r2, r3
 8008124:	69ba      	ldr	r2, [r7, #24]
 8008126:	4313      	orrs	r3, r2
 8008128:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	69ba      	ldr	r2, [r7, #24]
 800812e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	2b02      	cmp	r3, #2
 8008136:	d003      	beq.n	8008140 <HAL_GPIO_Init+0xfc>
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	2b12      	cmp	r3, #18
 800813e:	d123      	bne.n	8008188 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008140:	69fb      	ldr	r3, [r7, #28]
 8008142:	08da      	lsrs	r2, r3, #3
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	3208      	adds	r2, #8
 8008148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800814c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800814e:	69fb      	ldr	r3, [r7, #28]
 8008150:	f003 0307 	and.w	r3, r3, #7
 8008154:	009b      	lsls	r3, r3, #2
 8008156:	220f      	movs	r2, #15
 8008158:	fa02 f303 	lsl.w	r3, r2, r3
 800815c:	43db      	mvns	r3, r3
 800815e:	69ba      	ldr	r2, [r7, #24]
 8008160:	4013      	ands	r3, r2
 8008162:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	691a      	ldr	r2, [r3, #16]
 8008168:	69fb      	ldr	r3, [r7, #28]
 800816a:	f003 0307 	and.w	r3, r3, #7
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	fa02 f303 	lsl.w	r3, r2, r3
 8008174:	69ba      	ldr	r2, [r7, #24]
 8008176:	4313      	orrs	r3, r2
 8008178:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800817a:	69fb      	ldr	r3, [r7, #28]
 800817c:	08da      	lsrs	r2, r3, #3
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	3208      	adds	r2, #8
 8008182:	69b9      	ldr	r1, [r7, #24]
 8008184:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800818e:	69fb      	ldr	r3, [r7, #28]
 8008190:	005b      	lsls	r3, r3, #1
 8008192:	2203      	movs	r2, #3
 8008194:	fa02 f303 	lsl.w	r3, r2, r3
 8008198:	43db      	mvns	r3, r3
 800819a:	69ba      	ldr	r2, [r7, #24]
 800819c:	4013      	ands	r3, r2
 800819e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	f003 0203 	and.w	r2, r3, #3
 80081a8:	69fb      	ldr	r3, [r7, #28]
 80081aa:	005b      	lsls	r3, r3, #1
 80081ac:	fa02 f303 	lsl.w	r3, r2, r3
 80081b0:	69ba      	ldr	r2, [r7, #24]
 80081b2:	4313      	orrs	r3, r2
 80081b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	69ba      	ldr	r2, [r7, #24]
 80081ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	f000 80c0 	beq.w	800834a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80081ca:	2300      	movs	r3, #0
 80081cc:	60fb      	str	r3, [r7, #12]
 80081ce:	4b65      	ldr	r3, [pc, #404]	; (8008364 <HAL_GPIO_Init+0x320>)
 80081d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081d2:	4a64      	ldr	r2, [pc, #400]	; (8008364 <HAL_GPIO_Init+0x320>)
 80081d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80081d8:	6453      	str	r3, [r2, #68]	; 0x44
 80081da:	4b62      	ldr	r3, [pc, #392]	; (8008364 <HAL_GPIO_Init+0x320>)
 80081dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80081e2:	60fb      	str	r3, [r7, #12]
 80081e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80081e6:	4a60      	ldr	r2, [pc, #384]	; (8008368 <HAL_GPIO_Init+0x324>)
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	089b      	lsrs	r3, r3, #2
 80081ec:	3302      	adds	r3, #2
 80081ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	f003 0303 	and.w	r3, r3, #3
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	220f      	movs	r2, #15
 80081fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008202:	43db      	mvns	r3, r3
 8008204:	69ba      	ldr	r2, [r7, #24]
 8008206:	4013      	ands	r3, r2
 8008208:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	4a57      	ldr	r2, [pc, #348]	; (800836c <HAL_GPIO_Init+0x328>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d037      	beq.n	8008282 <HAL_GPIO_Init+0x23e>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	4a56      	ldr	r2, [pc, #344]	; (8008370 <HAL_GPIO_Init+0x32c>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d031      	beq.n	800827e <HAL_GPIO_Init+0x23a>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	4a55      	ldr	r2, [pc, #340]	; (8008374 <HAL_GPIO_Init+0x330>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d02b      	beq.n	800827a <HAL_GPIO_Init+0x236>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	4a54      	ldr	r2, [pc, #336]	; (8008378 <HAL_GPIO_Init+0x334>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d025      	beq.n	8008276 <HAL_GPIO_Init+0x232>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	4a53      	ldr	r2, [pc, #332]	; (800837c <HAL_GPIO_Init+0x338>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d01f      	beq.n	8008272 <HAL_GPIO_Init+0x22e>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	4a52      	ldr	r2, [pc, #328]	; (8008380 <HAL_GPIO_Init+0x33c>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d019      	beq.n	800826e <HAL_GPIO_Init+0x22a>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	4a51      	ldr	r2, [pc, #324]	; (8008384 <HAL_GPIO_Init+0x340>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d013      	beq.n	800826a <HAL_GPIO_Init+0x226>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	4a50      	ldr	r2, [pc, #320]	; (8008388 <HAL_GPIO_Init+0x344>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d00d      	beq.n	8008266 <HAL_GPIO_Init+0x222>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	4a4f      	ldr	r2, [pc, #316]	; (800838c <HAL_GPIO_Init+0x348>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d007      	beq.n	8008262 <HAL_GPIO_Init+0x21e>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a4e      	ldr	r2, [pc, #312]	; (8008390 <HAL_GPIO_Init+0x34c>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d101      	bne.n	800825e <HAL_GPIO_Init+0x21a>
 800825a:	2309      	movs	r3, #9
 800825c:	e012      	b.n	8008284 <HAL_GPIO_Init+0x240>
 800825e:	230a      	movs	r3, #10
 8008260:	e010      	b.n	8008284 <HAL_GPIO_Init+0x240>
 8008262:	2308      	movs	r3, #8
 8008264:	e00e      	b.n	8008284 <HAL_GPIO_Init+0x240>
 8008266:	2307      	movs	r3, #7
 8008268:	e00c      	b.n	8008284 <HAL_GPIO_Init+0x240>
 800826a:	2306      	movs	r3, #6
 800826c:	e00a      	b.n	8008284 <HAL_GPIO_Init+0x240>
 800826e:	2305      	movs	r3, #5
 8008270:	e008      	b.n	8008284 <HAL_GPIO_Init+0x240>
 8008272:	2304      	movs	r3, #4
 8008274:	e006      	b.n	8008284 <HAL_GPIO_Init+0x240>
 8008276:	2303      	movs	r3, #3
 8008278:	e004      	b.n	8008284 <HAL_GPIO_Init+0x240>
 800827a:	2302      	movs	r3, #2
 800827c:	e002      	b.n	8008284 <HAL_GPIO_Init+0x240>
 800827e:	2301      	movs	r3, #1
 8008280:	e000      	b.n	8008284 <HAL_GPIO_Init+0x240>
 8008282:	2300      	movs	r3, #0
 8008284:	69fa      	ldr	r2, [r7, #28]
 8008286:	f002 0203 	and.w	r2, r2, #3
 800828a:	0092      	lsls	r2, r2, #2
 800828c:	4093      	lsls	r3, r2
 800828e:	69ba      	ldr	r2, [r7, #24]
 8008290:	4313      	orrs	r3, r2
 8008292:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008294:	4934      	ldr	r1, [pc, #208]	; (8008368 <HAL_GPIO_Init+0x324>)
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	089b      	lsrs	r3, r3, #2
 800829a:	3302      	adds	r3, #2
 800829c:	69ba      	ldr	r2, [r7, #24]
 800829e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80082a2:	4b3c      	ldr	r3, [pc, #240]	; (8008394 <HAL_GPIO_Init+0x350>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	43db      	mvns	r3, r3
 80082ac:	69ba      	ldr	r2, [r7, #24]
 80082ae:	4013      	ands	r3, r2
 80082b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	685b      	ldr	r3, [r3, #4]
 80082b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d003      	beq.n	80082c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80082be:	69ba      	ldr	r2, [r7, #24]
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80082c6:	4a33      	ldr	r2, [pc, #204]	; (8008394 <HAL_GPIO_Init+0x350>)
 80082c8:	69bb      	ldr	r3, [r7, #24]
 80082ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80082cc:	4b31      	ldr	r3, [pc, #196]	; (8008394 <HAL_GPIO_Init+0x350>)
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80082d2:	693b      	ldr	r3, [r7, #16]
 80082d4:	43db      	mvns	r3, r3
 80082d6:	69ba      	ldr	r2, [r7, #24]
 80082d8:	4013      	ands	r3, r2
 80082da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d003      	beq.n	80082f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80082e8:	69ba      	ldr	r2, [r7, #24]
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	4313      	orrs	r3, r2
 80082ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80082f0:	4a28      	ldr	r2, [pc, #160]	; (8008394 <HAL_GPIO_Init+0x350>)
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80082f6:	4b27      	ldr	r3, [pc, #156]	; (8008394 <HAL_GPIO_Init+0x350>)
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	43db      	mvns	r3, r3
 8008300:	69ba      	ldr	r2, [r7, #24]
 8008302:	4013      	ands	r3, r2
 8008304:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800830e:	2b00      	cmp	r3, #0
 8008310:	d003      	beq.n	800831a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008312:	69ba      	ldr	r2, [r7, #24]
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	4313      	orrs	r3, r2
 8008318:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800831a:	4a1e      	ldr	r2, [pc, #120]	; (8008394 <HAL_GPIO_Init+0x350>)
 800831c:	69bb      	ldr	r3, [r7, #24]
 800831e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008320:	4b1c      	ldr	r3, [pc, #112]	; (8008394 <HAL_GPIO_Init+0x350>)
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	43db      	mvns	r3, r3
 800832a:	69ba      	ldr	r2, [r7, #24]
 800832c:	4013      	ands	r3, r2
 800832e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008338:	2b00      	cmp	r3, #0
 800833a:	d003      	beq.n	8008344 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800833c:	69ba      	ldr	r2, [r7, #24]
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	4313      	orrs	r3, r2
 8008342:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008344:	4a13      	ldr	r2, [pc, #76]	; (8008394 <HAL_GPIO_Init+0x350>)
 8008346:	69bb      	ldr	r3, [r7, #24]
 8008348:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800834a:	69fb      	ldr	r3, [r7, #28]
 800834c:	3301      	adds	r3, #1
 800834e:	61fb      	str	r3, [r7, #28]
 8008350:	69fb      	ldr	r3, [r7, #28]
 8008352:	2b0f      	cmp	r3, #15
 8008354:	f67f ae84 	bls.w	8008060 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008358:	bf00      	nop
 800835a:	3724      	adds	r7, #36	; 0x24
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr
 8008364:	40023800 	.word	0x40023800
 8008368:	40013800 	.word	0x40013800
 800836c:	40020000 	.word	0x40020000
 8008370:	40020400 	.word	0x40020400
 8008374:	40020800 	.word	0x40020800
 8008378:	40020c00 	.word	0x40020c00
 800837c:	40021000 	.word	0x40021000
 8008380:	40021400 	.word	0x40021400
 8008384:	40021800 	.word	0x40021800
 8008388:	40021c00 	.word	0x40021c00
 800838c:	40022000 	.word	0x40022000
 8008390:	40022400 	.word	0x40022400
 8008394:	40013c00 	.word	0x40013c00

08008398 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008398:	b480      	push	{r7}
 800839a:	b085      	sub	sp, #20
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
 80083a0:	460b      	mov	r3, r1
 80083a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	691a      	ldr	r2, [r3, #16]
 80083a8:	887b      	ldrh	r3, [r7, #2]
 80083aa:	4013      	ands	r3, r2
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d002      	beq.n	80083b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80083b0:	2301      	movs	r3, #1
 80083b2:	73fb      	strb	r3, [r7, #15]
 80083b4:	e001      	b.n	80083ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80083b6:	2300      	movs	r3, #0
 80083b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80083ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3714      	adds	r7, #20
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b083      	sub	sp, #12
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	460b      	mov	r3, r1
 80083d2:	807b      	strh	r3, [r7, #2]
 80083d4:	4613      	mov	r3, r2
 80083d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80083d8:	787b      	ldrb	r3, [r7, #1]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d003      	beq.n	80083e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80083de:	887a      	ldrh	r2, [r7, #2]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80083e4:	e003      	b.n	80083ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80083e6:	887b      	ldrh	r3, [r7, #2]
 80083e8:	041a      	lsls	r2, r3, #16
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	619a      	str	r2, [r3, #24]
}
 80083ee:	bf00      	nop
 80083f0:	370c      	adds	r7, #12
 80083f2:	46bd      	mov	sp, r7
 80083f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f8:	4770      	bx	lr
	...

080083fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b082      	sub	sp, #8
 8008400:	af00      	add	r7, sp, #0
 8008402:	4603      	mov	r3, r0
 8008404:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008406:	4b08      	ldr	r3, [pc, #32]	; (8008428 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008408:	695a      	ldr	r2, [r3, #20]
 800840a:	88fb      	ldrh	r3, [r7, #6]
 800840c:	4013      	ands	r3, r2
 800840e:	2b00      	cmp	r3, #0
 8008410:	d006      	beq.n	8008420 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008412:	4a05      	ldr	r2, [pc, #20]	; (8008428 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008414:	88fb      	ldrh	r3, [r7, #6]
 8008416:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008418:	88fb      	ldrh	r3, [r7, #6]
 800841a:	4618      	mov	r0, r3
 800841c:	f7fb fc63 	bl	8003ce6 <HAL_GPIO_EXTI_Callback>
  }
}
 8008420:	bf00      	nop
 8008422:	3708      	adds	r7, #8
 8008424:	46bd      	mov	sp, r7
 8008426:	bd80      	pop	{r7, pc}
 8008428:	40013c00 	.word	0x40013c00

0800842c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b084      	sub	sp, #16
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d101      	bne.n	800843e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800843a:	2301      	movs	r3, #1
 800843c:	e11f      	b.n	800867e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008444:	b2db      	uxtb	r3, r3
 8008446:	2b00      	cmp	r3, #0
 8008448:	d106      	bne.n	8008458 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2200      	movs	r2, #0
 800844e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7fc fcc4 	bl	8004de0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2224      	movs	r2, #36	; 0x24
 800845c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	681a      	ldr	r2, [r3, #0]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f022 0201 	bic.w	r2, r2, #1
 800846e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	681a      	ldr	r2, [r3, #0]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800847e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800848e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008490:	f001 f96e 	bl	8009770 <HAL_RCC_GetPCLK1Freq>
 8008494:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	4a7b      	ldr	r2, [pc, #492]	; (8008688 <HAL_I2C_Init+0x25c>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d807      	bhi.n	80084b0 <HAL_I2C_Init+0x84>
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	4a7a      	ldr	r2, [pc, #488]	; (800868c <HAL_I2C_Init+0x260>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	bf94      	ite	ls
 80084a8:	2301      	movls	r3, #1
 80084aa:	2300      	movhi	r3, #0
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	e006      	b.n	80084be <HAL_I2C_Init+0x92>
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	4a77      	ldr	r2, [pc, #476]	; (8008690 <HAL_I2C_Init+0x264>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	bf94      	ite	ls
 80084b8:	2301      	movls	r3, #1
 80084ba:	2300      	movhi	r3, #0
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d001      	beq.n	80084c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80084c2:	2301      	movs	r3, #1
 80084c4:	e0db      	b.n	800867e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	4a72      	ldr	r2, [pc, #456]	; (8008694 <HAL_I2C_Init+0x268>)
 80084ca:	fba2 2303 	umull	r2, r3, r2, r3
 80084ce:	0c9b      	lsrs	r3, r3, #18
 80084d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	68ba      	ldr	r2, [r7, #8]
 80084e2:	430a      	orrs	r2, r1
 80084e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	6a1b      	ldr	r3, [r3, #32]
 80084ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	4a64      	ldr	r2, [pc, #400]	; (8008688 <HAL_I2C_Init+0x25c>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d802      	bhi.n	8008500 <HAL_I2C_Init+0xd4>
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	3301      	adds	r3, #1
 80084fe:	e009      	b.n	8008514 <HAL_I2C_Init+0xe8>
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008506:	fb02 f303 	mul.w	r3, r2, r3
 800850a:	4a63      	ldr	r2, [pc, #396]	; (8008698 <HAL_I2C_Init+0x26c>)
 800850c:	fba2 2303 	umull	r2, r3, r2, r3
 8008510:	099b      	lsrs	r3, r3, #6
 8008512:	3301      	adds	r3, #1
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	6812      	ldr	r2, [r2, #0]
 8008518:	430b      	orrs	r3, r1
 800851a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	69db      	ldr	r3, [r3, #28]
 8008522:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008526:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	4956      	ldr	r1, [pc, #344]	; (8008688 <HAL_I2C_Init+0x25c>)
 8008530:	428b      	cmp	r3, r1
 8008532:	d80d      	bhi.n	8008550 <HAL_I2C_Init+0x124>
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	1e59      	subs	r1, r3, #1
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	005b      	lsls	r3, r3, #1
 800853e:	fbb1 f3f3 	udiv	r3, r1, r3
 8008542:	3301      	adds	r3, #1
 8008544:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008548:	2b04      	cmp	r3, #4
 800854a:	bf38      	it	cc
 800854c:	2304      	movcc	r3, #4
 800854e:	e04f      	b.n	80085f0 <HAL_I2C_Init+0x1c4>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d111      	bne.n	800857c <HAL_I2C_Init+0x150>
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	1e58      	subs	r0, r3, #1
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6859      	ldr	r1, [r3, #4]
 8008560:	460b      	mov	r3, r1
 8008562:	005b      	lsls	r3, r3, #1
 8008564:	440b      	add	r3, r1
 8008566:	fbb0 f3f3 	udiv	r3, r0, r3
 800856a:	3301      	adds	r3, #1
 800856c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008570:	2b00      	cmp	r3, #0
 8008572:	bf0c      	ite	eq
 8008574:	2301      	moveq	r3, #1
 8008576:	2300      	movne	r3, #0
 8008578:	b2db      	uxtb	r3, r3
 800857a:	e012      	b.n	80085a2 <HAL_I2C_Init+0x176>
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	1e58      	subs	r0, r3, #1
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6859      	ldr	r1, [r3, #4]
 8008584:	460b      	mov	r3, r1
 8008586:	009b      	lsls	r3, r3, #2
 8008588:	440b      	add	r3, r1
 800858a:	0099      	lsls	r1, r3, #2
 800858c:	440b      	add	r3, r1
 800858e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008592:	3301      	adds	r3, #1
 8008594:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008598:	2b00      	cmp	r3, #0
 800859a:	bf0c      	ite	eq
 800859c:	2301      	moveq	r3, #1
 800859e:	2300      	movne	r3, #0
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d001      	beq.n	80085aa <HAL_I2C_Init+0x17e>
 80085a6:	2301      	movs	r3, #1
 80085a8:	e022      	b.n	80085f0 <HAL_I2C_Init+0x1c4>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d10e      	bne.n	80085d0 <HAL_I2C_Init+0x1a4>
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	1e58      	subs	r0, r3, #1
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6859      	ldr	r1, [r3, #4]
 80085ba:	460b      	mov	r3, r1
 80085bc:	005b      	lsls	r3, r3, #1
 80085be:	440b      	add	r3, r1
 80085c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80085c4:	3301      	adds	r3, #1
 80085c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085ce:	e00f      	b.n	80085f0 <HAL_I2C_Init+0x1c4>
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	1e58      	subs	r0, r3, #1
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6859      	ldr	r1, [r3, #4]
 80085d8:	460b      	mov	r3, r1
 80085da:	009b      	lsls	r3, r3, #2
 80085dc:	440b      	add	r3, r1
 80085de:	0099      	lsls	r1, r3, #2
 80085e0:	440b      	add	r3, r1
 80085e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80085e6:	3301      	adds	r3, #1
 80085e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80085f0:	6879      	ldr	r1, [r7, #4]
 80085f2:	6809      	ldr	r1, [r1, #0]
 80085f4:	4313      	orrs	r3, r2
 80085f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	69da      	ldr	r2, [r3, #28]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6a1b      	ldr	r3, [r3, #32]
 800860a:	431a      	orrs	r2, r3
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	430a      	orrs	r2, r1
 8008612:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800861e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	6911      	ldr	r1, [r2, #16]
 8008626:	687a      	ldr	r2, [r7, #4]
 8008628:	68d2      	ldr	r2, [r2, #12]
 800862a:	4311      	orrs	r1, r2
 800862c:	687a      	ldr	r2, [r7, #4]
 800862e:	6812      	ldr	r2, [r2, #0]
 8008630:	430b      	orrs	r3, r1
 8008632:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	68db      	ldr	r3, [r3, #12]
 800863a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	695a      	ldr	r2, [r3, #20]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	699b      	ldr	r3, [r3, #24]
 8008646:	431a      	orrs	r2, r3
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	430a      	orrs	r2, r1
 800864e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f042 0201 	orr.w	r2, r2, #1
 800865e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2200      	movs	r2, #0
 8008664:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2220      	movs	r2, #32
 800866a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2200      	movs	r2, #0
 8008678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800867c:	2300      	movs	r3, #0
}
 800867e:	4618      	mov	r0, r3
 8008680:	3710      	adds	r7, #16
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}
 8008686:	bf00      	nop
 8008688:	000186a0 	.word	0x000186a0
 800868c:	001e847f 	.word	0x001e847f
 8008690:	003d08ff 	.word	0x003d08ff
 8008694:	431bde83 	.word	0x431bde83
 8008698:	10624dd3 	.word	0x10624dd3

0800869c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b088      	sub	sp, #32
 80086a0:	af02      	add	r7, sp, #8
 80086a2:	60f8      	str	r0, [r7, #12]
 80086a4:	607a      	str	r2, [r7, #4]
 80086a6:	461a      	mov	r2, r3
 80086a8:	460b      	mov	r3, r1
 80086aa:	817b      	strh	r3, [r7, #10]
 80086ac:	4613      	mov	r3, r2
 80086ae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80086b0:	f7fe fbe8 	bl	8006e84 <HAL_GetTick>
 80086b4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086bc:	b2db      	uxtb	r3, r3
 80086be:	2b20      	cmp	r3, #32
 80086c0:	f040 80e0 	bne.w	8008884 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	9300      	str	r3, [sp, #0]
 80086c8:	2319      	movs	r3, #25
 80086ca:	2201      	movs	r2, #1
 80086cc:	4970      	ldr	r1, [pc, #448]	; (8008890 <HAL_I2C_Master_Transmit+0x1f4>)
 80086ce:	68f8      	ldr	r0, [r7, #12]
 80086d0:	f000 fc58 	bl	8008f84 <I2C_WaitOnFlagUntilTimeout>
 80086d4:	4603      	mov	r3, r0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d001      	beq.n	80086de <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80086da:	2302      	movs	r3, #2
 80086dc:	e0d3      	b.n	8008886 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d101      	bne.n	80086ec <HAL_I2C_Master_Transmit+0x50>
 80086e8:	2302      	movs	r3, #2
 80086ea:	e0cc      	b.n	8008886 <HAL_I2C_Master_Transmit+0x1ea>
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f003 0301 	and.w	r3, r3, #1
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d007      	beq.n	8008712 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f042 0201 	orr.w	r2, r2, #1
 8008710:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	681a      	ldr	r2, [r3, #0]
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008720:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2221      	movs	r2, #33	; 0x21
 8008726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2210      	movs	r2, #16
 800872e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2200      	movs	r2, #0
 8008736:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	893a      	ldrh	r2, [r7, #8]
 8008742:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008748:	b29a      	uxth	r2, r3
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	4a50      	ldr	r2, [pc, #320]	; (8008894 <HAL_I2C_Master_Transmit+0x1f8>)
 8008752:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008754:	8979      	ldrh	r1, [r7, #10]
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	6a3a      	ldr	r2, [r7, #32]
 800875a:	68f8      	ldr	r0, [r7, #12]
 800875c:	f000 fac2 	bl	8008ce4 <I2C_MasterRequestWrite>
 8008760:	4603      	mov	r3, r0
 8008762:	2b00      	cmp	r3, #0
 8008764:	d001      	beq.n	800876a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	e08d      	b.n	8008886 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800876a:	2300      	movs	r3, #0
 800876c:	613b      	str	r3, [r7, #16]
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	695b      	ldr	r3, [r3, #20]
 8008774:	613b      	str	r3, [r7, #16]
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	699b      	ldr	r3, [r3, #24]
 800877c:	613b      	str	r3, [r7, #16]
 800877e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8008780:	e066      	b.n	8008850 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008782:	697a      	ldr	r2, [r7, #20]
 8008784:	6a39      	ldr	r1, [r7, #32]
 8008786:	68f8      	ldr	r0, [r7, #12]
 8008788:	f000 fcd2 	bl	8009130 <I2C_WaitOnTXEFlagUntilTimeout>
 800878c:	4603      	mov	r3, r0
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00d      	beq.n	80087ae <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008796:	2b04      	cmp	r3, #4
 8008798:	d107      	bne.n	80087aa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80087a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80087aa:	2301      	movs	r3, #1
 80087ac:	e06b      	b.n	8008886 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087b2:	781a      	ldrb	r2, [r3, #0]
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087be:	1c5a      	adds	r2, r3, #1
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087c8:	b29b      	uxth	r3, r3
 80087ca:	3b01      	subs	r3, #1
 80087cc:	b29a      	uxth	r2, r3
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087d6:	3b01      	subs	r3, #1
 80087d8:	b29a      	uxth	r2, r3
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	695b      	ldr	r3, [r3, #20]
 80087e4:	f003 0304 	and.w	r3, r3, #4
 80087e8:	2b04      	cmp	r3, #4
 80087ea:	d11b      	bne.n	8008824 <HAL_I2C_Master_Transmit+0x188>
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d017      	beq.n	8008824 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087f8:	781a      	ldrb	r2, [r3, #0]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008804:	1c5a      	adds	r2, r3, #1
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800880e:	b29b      	uxth	r3, r3
 8008810:	3b01      	subs	r3, #1
 8008812:	b29a      	uxth	r2, r3
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800881c:	3b01      	subs	r3, #1
 800881e:	b29a      	uxth	r2, r3
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008824:	697a      	ldr	r2, [r7, #20]
 8008826:	6a39      	ldr	r1, [r7, #32]
 8008828:	68f8      	ldr	r0, [r7, #12]
 800882a:	f000 fcc2 	bl	80091b2 <I2C_WaitOnBTFFlagUntilTimeout>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d00d      	beq.n	8008850 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008838:	2b04      	cmp	r3, #4
 800883a:	d107      	bne.n	800884c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800884a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800884c:	2301      	movs	r3, #1
 800884e:	e01a      	b.n	8008886 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008854:	2b00      	cmp	r3, #0
 8008856:	d194      	bne.n	8008782 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008866:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2220      	movs	r2, #32
 800886c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2200      	movs	r2, #0
 8008874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2200      	movs	r2, #0
 800887c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008880:	2300      	movs	r3, #0
 8008882:	e000      	b.n	8008886 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008884:	2302      	movs	r3, #2
  }
}
 8008886:	4618      	mov	r0, r3
 8008888:	3718      	adds	r7, #24
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}
 800888e:	bf00      	nop
 8008890:	00100002 	.word	0x00100002
 8008894:	ffff0000 	.word	0xffff0000

08008898 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b08c      	sub	sp, #48	; 0x30
 800889c:	af02      	add	r7, sp, #8
 800889e:	60f8      	str	r0, [r7, #12]
 80088a0:	607a      	str	r2, [r7, #4]
 80088a2:	461a      	mov	r2, r3
 80088a4:	460b      	mov	r3, r1
 80088a6:	817b      	strh	r3, [r7, #10]
 80088a8:	4613      	mov	r3, r2
 80088aa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80088ac:	f7fe faea 	bl	8006e84 <HAL_GetTick>
 80088b0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088b8:	b2db      	uxtb	r3, r3
 80088ba:	2b20      	cmp	r3, #32
 80088bc:	f040 820b 	bne.w	8008cd6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80088c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c2:	9300      	str	r3, [sp, #0]
 80088c4:	2319      	movs	r3, #25
 80088c6:	2201      	movs	r2, #1
 80088c8:	497c      	ldr	r1, [pc, #496]	; (8008abc <HAL_I2C_Master_Receive+0x224>)
 80088ca:	68f8      	ldr	r0, [r7, #12]
 80088cc:	f000 fb5a 	bl	8008f84 <I2C_WaitOnFlagUntilTimeout>
 80088d0:	4603      	mov	r3, r0
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d001      	beq.n	80088da <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80088d6:	2302      	movs	r3, #2
 80088d8:	e1fe      	b.n	8008cd8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	d101      	bne.n	80088e8 <HAL_I2C_Master_Receive+0x50>
 80088e4:	2302      	movs	r3, #2
 80088e6:	e1f7      	b.n	8008cd8 <HAL_I2C_Master_Receive+0x440>
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2201      	movs	r2, #1
 80088ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f003 0301 	and.w	r3, r3, #1
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	d007      	beq.n	800890e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	681a      	ldr	r2, [r3, #0]
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f042 0201 	orr.w	r2, r2, #1
 800890c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	681a      	ldr	r2, [r3, #0]
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800891c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2222      	movs	r2, #34	; 0x22
 8008922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2210      	movs	r2, #16
 800892a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2200      	movs	r2, #0
 8008932:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	687a      	ldr	r2, [r7, #4]
 8008938:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	893a      	ldrh	r2, [r7, #8]
 800893e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008944:	b29a      	uxth	r2, r3
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	4a5c      	ldr	r2, [pc, #368]	; (8008ac0 <HAL_I2C_Master_Receive+0x228>)
 800894e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008950:	8979      	ldrh	r1, [r7, #10]
 8008952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008954:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008956:	68f8      	ldr	r0, [r7, #12]
 8008958:	f000 fa46 	bl	8008de8 <I2C_MasterRequestRead>
 800895c:	4603      	mov	r3, r0
 800895e:	2b00      	cmp	r3, #0
 8008960:	d001      	beq.n	8008966 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8008962:	2301      	movs	r3, #1
 8008964:	e1b8      	b.n	8008cd8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800896a:	2b00      	cmp	r3, #0
 800896c:	d113      	bne.n	8008996 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800896e:	2300      	movs	r3, #0
 8008970:	623b      	str	r3, [r7, #32]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	695b      	ldr	r3, [r3, #20]
 8008978:	623b      	str	r3, [r7, #32]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	699b      	ldr	r3, [r3, #24]
 8008980:	623b      	str	r3, [r7, #32]
 8008982:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008992:	601a      	str	r2, [r3, #0]
 8008994:	e18c      	b.n	8008cb0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800899a:	2b01      	cmp	r3, #1
 800899c:	d11b      	bne.n	80089d6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	681a      	ldr	r2, [r3, #0]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089ae:	2300      	movs	r3, #0
 80089b0:	61fb      	str	r3, [r7, #28]
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	695b      	ldr	r3, [r3, #20]
 80089b8:	61fb      	str	r3, [r7, #28]
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	699b      	ldr	r3, [r3, #24]
 80089c0:	61fb      	str	r3, [r7, #28]
 80089c2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	681a      	ldr	r2, [r3, #0]
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089d2:	601a      	str	r2, [r3, #0]
 80089d4:	e16c      	b.n	8008cb0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089da:	2b02      	cmp	r3, #2
 80089dc:	d11b      	bne.n	8008a16 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089ec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80089fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089fe:	2300      	movs	r3, #0
 8008a00:	61bb      	str	r3, [r7, #24]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	695b      	ldr	r3, [r3, #20]
 8008a08:	61bb      	str	r3, [r7, #24]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	699b      	ldr	r3, [r3, #24]
 8008a10:	61bb      	str	r3, [r7, #24]
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	e14c      	b.n	8008cb0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	681a      	ldr	r2, [r3, #0]
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008a24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a26:	2300      	movs	r3, #0
 8008a28:	617b      	str	r3, [r7, #20]
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	695b      	ldr	r3, [r3, #20]
 8008a30:	617b      	str	r3, [r7, #20]
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	699b      	ldr	r3, [r3, #24]
 8008a38:	617b      	str	r3, [r7, #20]
 8008a3a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008a3c:	e138      	b.n	8008cb0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a42:	2b03      	cmp	r3, #3
 8008a44:	f200 80f1 	bhi.w	8008c2a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	d123      	bne.n	8008a98 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a52:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008a54:	68f8      	ldr	r0, [r7, #12]
 8008a56:	f000 fbed 	bl	8009234 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d001      	beq.n	8008a64 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8008a60:	2301      	movs	r3, #1
 8008a62:	e139      	b.n	8008cd8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	691a      	ldr	r2, [r3, #16]
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a6e:	b2d2      	uxtb	r2, r2
 8008a70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a76:	1c5a      	adds	r2, r3, #1
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a80:	3b01      	subs	r3, #1
 8008a82:	b29a      	uxth	r2, r3
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	3b01      	subs	r3, #1
 8008a90:	b29a      	uxth	r2, r3
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008a96:	e10b      	b.n	8008cb0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a9c:	2b02      	cmp	r3, #2
 8008a9e:	d14e      	bne.n	8008b3e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aa2:	9300      	str	r3, [sp, #0]
 8008aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	4906      	ldr	r1, [pc, #24]	; (8008ac4 <HAL_I2C_Master_Receive+0x22c>)
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f000 fa6a 	bl	8008f84 <I2C_WaitOnFlagUntilTimeout>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d008      	beq.n	8008ac8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	e10e      	b.n	8008cd8 <HAL_I2C_Master_Receive+0x440>
 8008aba:	bf00      	nop
 8008abc:	00100002 	.word	0x00100002
 8008ac0:	ffff0000 	.word	0xffff0000
 8008ac4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	681a      	ldr	r2, [r3, #0]
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008ad6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	691a      	ldr	r2, [r3, #16]
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ae2:	b2d2      	uxtb	r2, r2
 8008ae4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aea:	1c5a      	adds	r2, r3, #1
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008af4:	3b01      	subs	r3, #1
 8008af6:	b29a      	uxth	r2, r3
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	3b01      	subs	r3, #1
 8008b04:	b29a      	uxth	r2, r3
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	691a      	ldr	r2, [r3, #16]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b14:	b2d2      	uxtb	r2, r2
 8008b16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b1c:	1c5a      	adds	r2, r3, #1
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b26:	3b01      	subs	r3, #1
 8008b28:	b29a      	uxth	r2, r3
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	3b01      	subs	r3, #1
 8008b36:	b29a      	uxth	r2, r3
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008b3c:	e0b8      	b.n	8008cb0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b40:	9300      	str	r3, [sp, #0]
 8008b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b44:	2200      	movs	r2, #0
 8008b46:	4966      	ldr	r1, [pc, #408]	; (8008ce0 <HAL_I2C_Master_Receive+0x448>)
 8008b48:	68f8      	ldr	r0, [r7, #12]
 8008b4a:	f000 fa1b 	bl	8008f84 <I2C_WaitOnFlagUntilTimeout>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d001      	beq.n	8008b58 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8008b54:	2301      	movs	r3, #1
 8008b56:	e0bf      	b.n	8008cd8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	681a      	ldr	r2, [r3, #0]
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	691a      	ldr	r2, [r3, #16]
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b72:	b2d2      	uxtb	r2, r2
 8008b74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b7a:	1c5a      	adds	r2, r3, #1
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b84:	3b01      	subs	r3, #1
 8008b86:	b29a      	uxth	r2, r3
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b90:	b29b      	uxth	r3, r3
 8008b92:	3b01      	subs	r3, #1
 8008b94:	b29a      	uxth	r2, r3
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b9c:	9300      	str	r3, [sp, #0]
 8008b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	494f      	ldr	r1, [pc, #316]	; (8008ce0 <HAL_I2C_Master_Receive+0x448>)
 8008ba4:	68f8      	ldr	r0, [r7, #12]
 8008ba6:	f000 f9ed 	bl	8008f84 <I2C_WaitOnFlagUntilTimeout>
 8008baa:	4603      	mov	r3, r0
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d001      	beq.n	8008bb4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	e091      	b.n	8008cd8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	681a      	ldr	r2, [r3, #0]
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008bc2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	691a      	ldr	r2, [r3, #16]
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bce:	b2d2      	uxtb	r2, r2
 8008bd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bd6:	1c5a      	adds	r2, r3, #1
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008be0:	3b01      	subs	r3, #1
 8008be2:	b29a      	uxth	r2, r3
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	3b01      	subs	r3, #1
 8008bf0:	b29a      	uxth	r2, r3
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	691a      	ldr	r2, [r3, #16]
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c00:	b2d2      	uxtb	r2, r2
 8008c02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c08:	1c5a      	adds	r2, r3, #1
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c12:	3b01      	subs	r3, #1
 8008c14:	b29a      	uxth	r2, r3
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	3b01      	subs	r3, #1
 8008c22:	b29a      	uxth	r2, r3
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008c28:	e042      	b.n	8008cb0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c2c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008c2e:	68f8      	ldr	r0, [r7, #12]
 8008c30:	f000 fb00 	bl	8009234 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008c34:	4603      	mov	r3, r0
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d001      	beq.n	8008c3e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	e04c      	b.n	8008cd8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	691a      	ldr	r2, [r3, #16]
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c48:	b2d2      	uxtb	r2, r2
 8008c4a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c50:	1c5a      	adds	r2, r3, #1
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c5a:	3b01      	subs	r3, #1
 8008c5c:	b29a      	uxth	r2, r3
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c66:	b29b      	uxth	r3, r3
 8008c68:	3b01      	subs	r3, #1
 8008c6a:	b29a      	uxth	r2, r3
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	695b      	ldr	r3, [r3, #20]
 8008c76:	f003 0304 	and.w	r3, r3, #4
 8008c7a:	2b04      	cmp	r3, #4
 8008c7c:	d118      	bne.n	8008cb0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	691a      	ldr	r2, [r3, #16]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c88:	b2d2      	uxtb	r2, r2
 8008c8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c90:	1c5a      	adds	r2, r3, #1
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c9a:	3b01      	subs	r3, #1
 8008c9c:	b29a      	uxth	r2, r3
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	3b01      	subs	r3, #1
 8008caa:	b29a      	uxth	r2, r3
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	f47f aec2 	bne.w	8008a3e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2220      	movs	r2, #32
 8008cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	e000      	b.n	8008cd8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008cd6:	2302      	movs	r3, #2
  }
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3728      	adds	r7, #40	; 0x28
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}
 8008ce0:	00010004 	.word	0x00010004

08008ce4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b088      	sub	sp, #32
 8008ce8:	af02      	add	r7, sp, #8
 8008cea:	60f8      	str	r0, [r7, #12]
 8008cec:	607a      	str	r2, [r7, #4]
 8008cee:	603b      	str	r3, [r7, #0]
 8008cf0:	460b      	mov	r3, r1
 8008cf2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cf8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	2b08      	cmp	r3, #8
 8008cfe:	d006      	beq.n	8008d0e <I2C_MasterRequestWrite+0x2a>
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	2b01      	cmp	r3, #1
 8008d04:	d003      	beq.n	8008d0e <I2C_MasterRequestWrite+0x2a>
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008d0c:	d108      	bne.n	8008d20 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	681a      	ldr	r2, [r3, #0]
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d1c:	601a      	str	r2, [r3, #0]
 8008d1e:	e00b      	b.n	8008d38 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d24:	2b12      	cmp	r3, #18
 8008d26:	d107      	bne.n	8008d38 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	681a      	ldr	r2, [r3, #0]
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d36:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	9300      	str	r3, [sp, #0]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008d44:	68f8      	ldr	r0, [r7, #12]
 8008d46:	f000 f91d 	bl	8008f84 <I2C_WaitOnFlagUntilTimeout>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d00d      	beq.n	8008d6c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d5e:	d103      	bne.n	8008d68 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d66:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008d68:	2303      	movs	r3, #3
 8008d6a:	e035      	b.n	8008dd8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	691b      	ldr	r3, [r3, #16]
 8008d70:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008d74:	d108      	bne.n	8008d88 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008d76:	897b      	ldrh	r3, [r7, #10]
 8008d78:	b2db      	uxtb	r3, r3
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008d84:	611a      	str	r2, [r3, #16]
 8008d86:	e01b      	b.n	8008dc0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008d88:	897b      	ldrh	r3, [r7, #10]
 8008d8a:	11db      	asrs	r3, r3, #7
 8008d8c:	b2db      	uxtb	r3, r3
 8008d8e:	f003 0306 	and.w	r3, r3, #6
 8008d92:	b2db      	uxtb	r3, r3
 8008d94:	f063 030f 	orn	r3, r3, #15
 8008d98:	b2da      	uxtb	r2, r3
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	490e      	ldr	r1, [pc, #56]	; (8008de0 <I2C_MasterRequestWrite+0xfc>)
 8008da6:	68f8      	ldr	r0, [r7, #12]
 8008da8:	f000 f943 	bl	8009032 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d001      	beq.n	8008db6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	e010      	b.n	8008dd8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008db6:	897b      	ldrh	r3, [r7, #10]
 8008db8:	b2da      	uxtb	r2, r3
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	687a      	ldr	r2, [r7, #4]
 8008dc4:	4907      	ldr	r1, [pc, #28]	; (8008de4 <I2C_MasterRequestWrite+0x100>)
 8008dc6:	68f8      	ldr	r0, [r7, #12]
 8008dc8:	f000 f933 	bl	8009032 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d001      	beq.n	8008dd6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e000      	b.n	8008dd8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008dd6:	2300      	movs	r3, #0
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3718      	adds	r7, #24
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}
 8008de0:	00010008 	.word	0x00010008
 8008de4:	00010002 	.word	0x00010002

08008de8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b088      	sub	sp, #32
 8008dec:	af02      	add	r7, sp, #8
 8008dee:	60f8      	str	r0, [r7, #12]
 8008df0:	607a      	str	r2, [r7, #4]
 8008df2:	603b      	str	r3, [r7, #0]
 8008df4:	460b      	mov	r3, r1
 8008df6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dfc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008e0c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	2b08      	cmp	r3, #8
 8008e12:	d006      	beq.n	8008e22 <I2C_MasterRequestRead+0x3a>
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d003      	beq.n	8008e22 <I2C_MasterRequestRead+0x3a>
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008e20:	d108      	bne.n	8008e34 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e30:	601a      	str	r2, [r3, #0]
 8008e32:	e00b      	b.n	8008e4c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e38:	2b11      	cmp	r3, #17
 8008e3a:	d107      	bne.n	8008e4c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	681a      	ldr	r2, [r3, #0]
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e4a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	9300      	str	r3, [sp, #0]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008e58:	68f8      	ldr	r0, [r7, #12]
 8008e5a:	f000 f893 	bl	8008f84 <I2C_WaitOnFlagUntilTimeout>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d00d      	beq.n	8008e80 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e72:	d103      	bne.n	8008e7c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e7a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008e7c:	2303      	movs	r3, #3
 8008e7e:	e079      	b.n	8008f74 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	691b      	ldr	r3, [r3, #16]
 8008e84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008e88:	d108      	bne.n	8008e9c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008e8a:	897b      	ldrh	r3, [r7, #10]
 8008e8c:	b2db      	uxtb	r3, r3
 8008e8e:	f043 0301 	orr.w	r3, r3, #1
 8008e92:	b2da      	uxtb	r2, r3
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	611a      	str	r2, [r3, #16]
 8008e9a:	e05f      	b.n	8008f5c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008e9c:	897b      	ldrh	r3, [r7, #10]
 8008e9e:	11db      	asrs	r3, r3, #7
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	f003 0306 	and.w	r3, r3, #6
 8008ea6:	b2db      	uxtb	r3, r3
 8008ea8:	f063 030f 	orn	r3, r3, #15
 8008eac:	b2da      	uxtb	r2, r3
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	687a      	ldr	r2, [r7, #4]
 8008eb8:	4930      	ldr	r1, [pc, #192]	; (8008f7c <I2C_MasterRequestRead+0x194>)
 8008eba:	68f8      	ldr	r0, [r7, #12]
 8008ebc:	f000 f8b9 	bl	8009032 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d001      	beq.n	8008eca <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	e054      	b.n	8008f74 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008eca:	897b      	ldrh	r3, [r7, #10]
 8008ecc:	b2da      	uxtb	r2, r3
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	687a      	ldr	r2, [r7, #4]
 8008ed8:	4929      	ldr	r1, [pc, #164]	; (8008f80 <I2C_MasterRequestRead+0x198>)
 8008eda:	68f8      	ldr	r0, [r7, #12]
 8008edc:	f000 f8a9 	bl	8009032 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d001      	beq.n	8008eea <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e044      	b.n	8008f74 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008eea:	2300      	movs	r3, #0
 8008eec:	613b      	str	r3, [r7, #16]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	695b      	ldr	r3, [r3, #20]
 8008ef4:	613b      	str	r3, [r7, #16]
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	699b      	ldr	r3, [r3, #24]
 8008efc:	613b      	str	r3, [r7, #16]
 8008efe:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	681a      	ldr	r2, [r3, #0]
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f0e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	9300      	str	r3, [sp, #0]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008f1c:	68f8      	ldr	r0, [r7, #12]
 8008f1e:	f000 f831 	bl	8008f84 <I2C_WaitOnFlagUntilTimeout>
 8008f22:	4603      	mov	r3, r0
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d00d      	beq.n	8008f44 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f36:	d103      	bne.n	8008f40 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f3e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008f40:	2303      	movs	r3, #3
 8008f42:	e017      	b.n	8008f74 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008f44:	897b      	ldrh	r3, [r7, #10]
 8008f46:	11db      	asrs	r3, r3, #7
 8008f48:	b2db      	uxtb	r3, r3
 8008f4a:	f003 0306 	and.w	r3, r3, #6
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	f063 030e 	orn	r3, r3, #14
 8008f54:	b2da      	uxtb	r2, r3
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	687a      	ldr	r2, [r7, #4]
 8008f60:	4907      	ldr	r1, [pc, #28]	; (8008f80 <I2C_MasterRequestRead+0x198>)
 8008f62:	68f8      	ldr	r0, [r7, #12]
 8008f64:	f000 f865 	bl	8009032 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008f68:	4603      	mov	r3, r0
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d001      	beq.n	8008f72 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e000      	b.n	8008f74 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008f72:	2300      	movs	r3, #0
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3718      	adds	r7, #24
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}
 8008f7c:	00010008 	.word	0x00010008
 8008f80:	00010002 	.word	0x00010002

08008f84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b084      	sub	sp, #16
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	60f8      	str	r0, [r7, #12]
 8008f8c:	60b9      	str	r1, [r7, #8]
 8008f8e:	603b      	str	r3, [r7, #0]
 8008f90:	4613      	mov	r3, r2
 8008f92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008f94:	e025      	b.n	8008fe2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f9c:	d021      	beq.n	8008fe2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f9e:	f7fd ff71 	bl	8006e84 <HAL_GetTick>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	69bb      	ldr	r3, [r7, #24]
 8008fa6:	1ad3      	subs	r3, r2, r3
 8008fa8:	683a      	ldr	r2, [r7, #0]
 8008faa:	429a      	cmp	r2, r3
 8008fac:	d302      	bcc.n	8008fb4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d116      	bne.n	8008fe2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2220      	movs	r2, #32
 8008fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fce:	f043 0220 	orr.w	r2, r3, #32
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008fde:	2301      	movs	r3, #1
 8008fe0:	e023      	b.n	800902a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	0c1b      	lsrs	r3, r3, #16
 8008fe6:	b2db      	uxtb	r3, r3
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d10d      	bne.n	8009008 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	695b      	ldr	r3, [r3, #20]
 8008ff2:	43da      	mvns	r2, r3
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	4013      	ands	r3, r2
 8008ff8:	b29b      	uxth	r3, r3
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	bf0c      	ite	eq
 8008ffe:	2301      	moveq	r3, #1
 8009000:	2300      	movne	r3, #0
 8009002:	b2db      	uxtb	r3, r3
 8009004:	461a      	mov	r2, r3
 8009006:	e00c      	b.n	8009022 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	699b      	ldr	r3, [r3, #24]
 800900e:	43da      	mvns	r2, r3
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	4013      	ands	r3, r2
 8009014:	b29b      	uxth	r3, r3
 8009016:	2b00      	cmp	r3, #0
 8009018:	bf0c      	ite	eq
 800901a:	2301      	moveq	r3, #1
 800901c:	2300      	movne	r3, #0
 800901e:	b2db      	uxtb	r3, r3
 8009020:	461a      	mov	r2, r3
 8009022:	79fb      	ldrb	r3, [r7, #7]
 8009024:	429a      	cmp	r2, r3
 8009026:	d0b6      	beq.n	8008f96 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009028:	2300      	movs	r3, #0
}
 800902a:	4618      	mov	r0, r3
 800902c:	3710      	adds	r7, #16
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}

08009032 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009032:	b580      	push	{r7, lr}
 8009034:	b084      	sub	sp, #16
 8009036:	af00      	add	r7, sp, #0
 8009038:	60f8      	str	r0, [r7, #12]
 800903a:	60b9      	str	r1, [r7, #8]
 800903c:	607a      	str	r2, [r7, #4]
 800903e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009040:	e051      	b.n	80090e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	695b      	ldr	r3, [r3, #20]
 8009048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800904c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009050:	d123      	bne.n	800909a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	681a      	ldr	r2, [r3, #0]
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009060:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800906a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2200      	movs	r2, #0
 8009070:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2220      	movs	r2, #32
 8009076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2200      	movs	r2, #0
 800907e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009086:	f043 0204 	orr.w	r2, r3, #4
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2200      	movs	r2, #0
 8009092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009096:	2301      	movs	r3, #1
 8009098:	e046      	b.n	8009128 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090a0:	d021      	beq.n	80090e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090a2:	f7fd feef 	bl	8006e84 <HAL_GetTick>
 80090a6:	4602      	mov	r2, r0
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	1ad3      	subs	r3, r2, r3
 80090ac:	687a      	ldr	r2, [r7, #4]
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d302      	bcc.n	80090b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d116      	bne.n	80090e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2200      	movs	r2, #0
 80090bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	2220      	movs	r2, #32
 80090c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2200      	movs	r2, #0
 80090ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090d2:	f043 0220 	orr.w	r2, r3, #32
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2200      	movs	r2, #0
 80090de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80090e2:	2301      	movs	r3, #1
 80090e4:	e020      	b.n	8009128 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	0c1b      	lsrs	r3, r3, #16
 80090ea:	b2db      	uxtb	r3, r3
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d10c      	bne.n	800910a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	695b      	ldr	r3, [r3, #20]
 80090f6:	43da      	mvns	r2, r3
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	4013      	ands	r3, r2
 80090fc:	b29b      	uxth	r3, r3
 80090fe:	2b00      	cmp	r3, #0
 8009100:	bf14      	ite	ne
 8009102:	2301      	movne	r3, #1
 8009104:	2300      	moveq	r3, #0
 8009106:	b2db      	uxtb	r3, r3
 8009108:	e00b      	b.n	8009122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	699b      	ldr	r3, [r3, #24]
 8009110:	43da      	mvns	r2, r3
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	4013      	ands	r3, r2
 8009116:	b29b      	uxth	r3, r3
 8009118:	2b00      	cmp	r3, #0
 800911a:	bf14      	ite	ne
 800911c:	2301      	movne	r3, #1
 800911e:	2300      	moveq	r3, #0
 8009120:	b2db      	uxtb	r3, r3
 8009122:	2b00      	cmp	r3, #0
 8009124:	d18d      	bne.n	8009042 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009126:	2300      	movs	r3, #0
}
 8009128:	4618      	mov	r0, r3
 800912a:	3710      	adds	r7, #16
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}

08009130 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b084      	sub	sp, #16
 8009134:	af00      	add	r7, sp, #0
 8009136:	60f8      	str	r0, [r7, #12]
 8009138:	60b9      	str	r1, [r7, #8]
 800913a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800913c:	e02d      	b.n	800919a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800913e:	68f8      	ldr	r0, [r7, #12]
 8009140:	f000 f8ce 	bl	80092e0 <I2C_IsAcknowledgeFailed>
 8009144:	4603      	mov	r3, r0
 8009146:	2b00      	cmp	r3, #0
 8009148:	d001      	beq.n	800914e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800914a:	2301      	movs	r3, #1
 800914c:	e02d      	b.n	80091aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009154:	d021      	beq.n	800919a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009156:	f7fd fe95 	bl	8006e84 <HAL_GetTick>
 800915a:	4602      	mov	r2, r0
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	1ad3      	subs	r3, r2, r3
 8009160:	68ba      	ldr	r2, [r7, #8]
 8009162:	429a      	cmp	r2, r3
 8009164:	d302      	bcc.n	800916c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d116      	bne.n	800919a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2200      	movs	r2, #0
 8009170:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2220      	movs	r2, #32
 8009176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	2200      	movs	r2, #0
 800917e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009186:	f043 0220 	orr.w	r2, r3, #32
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2200      	movs	r2, #0
 8009192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009196:	2301      	movs	r3, #1
 8009198:	e007      	b.n	80091aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	695b      	ldr	r3, [r3, #20]
 80091a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091a4:	2b80      	cmp	r3, #128	; 0x80
 80091a6:	d1ca      	bne.n	800913e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80091a8:	2300      	movs	r3, #0
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3710      	adds	r7, #16
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}

080091b2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b084      	sub	sp, #16
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	60f8      	str	r0, [r7, #12]
 80091ba:	60b9      	str	r1, [r7, #8]
 80091bc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80091be:	e02d      	b.n	800921c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80091c0:	68f8      	ldr	r0, [r7, #12]
 80091c2:	f000 f88d 	bl	80092e0 <I2C_IsAcknowledgeFailed>
 80091c6:	4603      	mov	r3, r0
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d001      	beq.n	80091d0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80091cc:	2301      	movs	r3, #1
 80091ce:	e02d      	b.n	800922c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091d6:	d021      	beq.n	800921c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091d8:	f7fd fe54 	bl	8006e84 <HAL_GetTick>
 80091dc:	4602      	mov	r2, r0
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	1ad3      	subs	r3, r2, r3
 80091e2:	68ba      	ldr	r2, [r7, #8]
 80091e4:	429a      	cmp	r2, r3
 80091e6:	d302      	bcc.n	80091ee <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d116      	bne.n	800921c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	2200      	movs	r2, #0
 80091f2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2220      	movs	r2, #32
 80091f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009208:	f043 0220 	orr.w	r2, r3, #32
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	2200      	movs	r2, #0
 8009214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009218:	2301      	movs	r3, #1
 800921a:	e007      	b.n	800922c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	695b      	ldr	r3, [r3, #20]
 8009222:	f003 0304 	and.w	r3, r3, #4
 8009226:	2b04      	cmp	r3, #4
 8009228:	d1ca      	bne.n	80091c0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800922a:	2300      	movs	r3, #0
}
 800922c:	4618      	mov	r0, r3
 800922e:	3710      	adds	r7, #16
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b084      	sub	sp, #16
 8009238:	af00      	add	r7, sp, #0
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009240:	e042      	b.n	80092c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	695b      	ldr	r3, [r3, #20]
 8009248:	f003 0310 	and.w	r3, r3, #16
 800924c:	2b10      	cmp	r3, #16
 800924e:	d119      	bne.n	8009284 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f06f 0210 	mvn.w	r2, #16
 8009258:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	2200      	movs	r2, #0
 800925e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	2220      	movs	r2, #32
 8009264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	2200      	movs	r2, #0
 800926c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	2200      	movs	r2, #0
 800927c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009280:	2301      	movs	r3, #1
 8009282:	e029      	b.n	80092d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009284:	f7fd fdfe 	bl	8006e84 <HAL_GetTick>
 8009288:	4602      	mov	r2, r0
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	1ad3      	subs	r3, r2, r3
 800928e:	68ba      	ldr	r2, [r7, #8]
 8009290:	429a      	cmp	r2, r3
 8009292:	d302      	bcc.n	800929a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d116      	bne.n	80092c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2220      	movs	r2, #32
 80092a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2200      	movs	r2, #0
 80092ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092b4:	f043 0220 	orr.w	r2, r3, #32
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	2200      	movs	r2, #0
 80092c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80092c4:	2301      	movs	r3, #1
 80092c6:	e007      	b.n	80092d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	695b      	ldr	r3, [r3, #20]
 80092ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092d2:	2b40      	cmp	r3, #64	; 0x40
 80092d4:	d1b5      	bne.n	8009242 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80092d6:	2300      	movs	r3, #0
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3710      	adds	r7, #16
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b083      	sub	sp, #12
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	695b      	ldr	r3, [r3, #20]
 80092ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80092f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80092f6:	d11b      	bne.n	8009330 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009300:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2200      	movs	r2, #0
 8009306:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2220      	movs	r2, #32
 800930c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2200      	movs	r2, #0
 8009314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800931c:	f043 0204 	orr.w	r2, r3, #4
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800932c:	2301      	movs	r3, #1
 800932e:	e000      	b.n	8009332 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009330:	2300      	movs	r3, #0
}
 8009332:	4618      	mov	r0, r3
 8009334:	370c      	adds	r7, #12
 8009336:	46bd      	mov	sp, r7
 8009338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933c:	4770      	bx	lr
	...

08009340 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b082      	sub	sp, #8
 8009344:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8009346:	2300      	movs	r3, #0
 8009348:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800934a:	2300      	movs	r3, #0
 800934c:	603b      	str	r3, [r7, #0]
 800934e:	4b20      	ldr	r3, [pc, #128]	; (80093d0 <HAL_PWREx_EnableOverDrive+0x90>)
 8009350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009352:	4a1f      	ldr	r2, [pc, #124]	; (80093d0 <HAL_PWREx_EnableOverDrive+0x90>)
 8009354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009358:	6413      	str	r3, [r2, #64]	; 0x40
 800935a:	4b1d      	ldr	r3, [pc, #116]	; (80093d0 <HAL_PWREx_EnableOverDrive+0x90>)
 800935c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800935e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009362:	603b      	str	r3, [r7, #0]
 8009364:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009366:	4b1b      	ldr	r3, [pc, #108]	; (80093d4 <HAL_PWREx_EnableOverDrive+0x94>)
 8009368:	2201      	movs	r2, #1
 800936a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800936c:	f7fd fd8a 	bl	8006e84 <HAL_GetTick>
 8009370:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009372:	e009      	b.n	8009388 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009374:	f7fd fd86 	bl	8006e84 <HAL_GetTick>
 8009378:	4602      	mov	r2, r0
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	1ad3      	subs	r3, r2, r3
 800937e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009382:	d901      	bls.n	8009388 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8009384:	2303      	movs	r3, #3
 8009386:	e01f      	b.n	80093c8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009388:	4b13      	ldr	r3, [pc, #76]	; (80093d8 <HAL_PWREx_EnableOverDrive+0x98>)
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009390:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009394:	d1ee      	bne.n	8009374 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009396:	4b11      	ldr	r3, [pc, #68]	; (80093dc <HAL_PWREx_EnableOverDrive+0x9c>)
 8009398:	2201      	movs	r2, #1
 800939a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800939c:	f7fd fd72 	bl	8006e84 <HAL_GetTick>
 80093a0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80093a2:	e009      	b.n	80093b8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80093a4:	f7fd fd6e 	bl	8006e84 <HAL_GetTick>
 80093a8:	4602      	mov	r2, r0
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	1ad3      	subs	r3, r2, r3
 80093ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80093b2:	d901      	bls.n	80093b8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80093b4:	2303      	movs	r3, #3
 80093b6:	e007      	b.n	80093c8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80093b8:	4b07      	ldr	r3, [pc, #28]	; (80093d8 <HAL_PWREx_EnableOverDrive+0x98>)
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80093c4:	d1ee      	bne.n	80093a4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80093c6:	2300      	movs	r3, #0
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3708      	adds	r7, #8
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}
 80093d0:	40023800 	.word	0x40023800
 80093d4:	420e0040 	.word	0x420e0040
 80093d8:	40007000 	.word	0x40007000
 80093dc:	420e0044 	.word	0x420e0044

080093e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b084      	sub	sp, #16
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d101      	bne.n	80093f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80093f0:	2301      	movs	r3, #1
 80093f2:	e0cc      	b.n	800958e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80093f4:	4b68      	ldr	r3, [pc, #416]	; (8009598 <HAL_RCC_ClockConfig+0x1b8>)
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f003 030f 	and.w	r3, r3, #15
 80093fc:	683a      	ldr	r2, [r7, #0]
 80093fe:	429a      	cmp	r2, r3
 8009400:	d90c      	bls.n	800941c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009402:	4b65      	ldr	r3, [pc, #404]	; (8009598 <HAL_RCC_ClockConfig+0x1b8>)
 8009404:	683a      	ldr	r2, [r7, #0]
 8009406:	b2d2      	uxtb	r2, r2
 8009408:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800940a:	4b63      	ldr	r3, [pc, #396]	; (8009598 <HAL_RCC_ClockConfig+0x1b8>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f003 030f 	and.w	r3, r3, #15
 8009412:	683a      	ldr	r2, [r7, #0]
 8009414:	429a      	cmp	r2, r3
 8009416:	d001      	beq.n	800941c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009418:	2301      	movs	r3, #1
 800941a:	e0b8      	b.n	800958e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f003 0302 	and.w	r3, r3, #2
 8009424:	2b00      	cmp	r3, #0
 8009426:	d020      	beq.n	800946a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f003 0304 	and.w	r3, r3, #4
 8009430:	2b00      	cmp	r3, #0
 8009432:	d005      	beq.n	8009440 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009434:	4b59      	ldr	r3, [pc, #356]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 8009436:	689b      	ldr	r3, [r3, #8]
 8009438:	4a58      	ldr	r2, [pc, #352]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 800943a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800943e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f003 0308 	and.w	r3, r3, #8
 8009448:	2b00      	cmp	r3, #0
 800944a:	d005      	beq.n	8009458 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800944c:	4b53      	ldr	r3, [pc, #332]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 800944e:	689b      	ldr	r3, [r3, #8]
 8009450:	4a52      	ldr	r2, [pc, #328]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 8009452:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009456:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009458:	4b50      	ldr	r3, [pc, #320]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	689b      	ldr	r3, [r3, #8]
 8009464:	494d      	ldr	r1, [pc, #308]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 8009466:	4313      	orrs	r3, r2
 8009468:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f003 0301 	and.w	r3, r3, #1
 8009472:	2b00      	cmp	r3, #0
 8009474:	d044      	beq.n	8009500 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	2b01      	cmp	r3, #1
 800947c:	d107      	bne.n	800948e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800947e:	4b47      	ldr	r3, [pc, #284]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009486:	2b00      	cmp	r3, #0
 8009488:	d119      	bne.n	80094be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800948a:	2301      	movs	r3, #1
 800948c:	e07f      	b.n	800958e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	2b02      	cmp	r3, #2
 8009494:	d003      	beq.n	800949e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800949a:	2b03      	cmp	r3, #3
 800949c:	d107      	bne.n	80094ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800949e:	4b3f      	ldr	r3, [pc, #252]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d109      	bne.n	80094be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80094aa:	2301      	movs	r3, #1
 80094ac:	e06f      	b.n	800958e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80094ae:	4b3b      	ldr	r3, [pc, #236]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f003 0302 	and.w	r3, r3, #2
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d101      	bne.n	80094be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80094ba:	2301      	movs	r3, #1
 80094bc:	e067      	b.n	800958e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80094be:	4b37      	ldr	r3, [pc, #220]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 80094c0:	689b      	ldr	r3, [r3, #8]
 80094c2:	f023 0203 	bic.w	r2, r3, #3
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	685b      	ldr	r3, [r3, #4]
 80094ca:	4934      	ldr	r1, [pc, #208]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 80094cc:	4313      	orrs	r3, r2
 80094ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80094d0:	f7fd fcd8 	bl	8006e84 <HAL_GetTick>
 80094d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094d6:	e00a      	b.n	80094ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80094d8:	f7fd fcd4 	bl	8006e84 <HAL_GetTick>
 80094dc:	4602      	mov	r2, r0
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	1ad3      	subs	r3, r2, r3
 80094e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d901      	bls.n	80094ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80094ea:	2303      	movs	r3, #3
 80094ec:	e04f      	b.n	800958e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094ee:	4b2b      	ldr	r3, [pc, #172]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	f003 020c 	and.w	r2, r3, #12
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	685b      	ldr	r3, [r3, #4]
 80094fa:	009b      	lsls	r3, r3, #2
 80094fc:	429a      	cmp	r2, r3
 80094fe:	d1eb      	bne.n	80094d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009500:	4b25      	ldr	r3, [pc, #148]	; (8009598 <HAL_RCC_ClockConfig+0x1b8>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f003 030f 	and.w	r3, r3, #15
 8009508:	683a      	ldr	r2, [r7, #0]
 800950a:	429a      	cmp	r2, r3
 800950c:	d20c      	bcs.n	8009528 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800950e:	4b22      	ldr	r3, [pc, #136]	; (8009598 <HAL_RCC_ClockConfig+0x1b8>)
 8009510:	683a      	ldr	r2, [r7, #0]
 8009512:	b2d2      	uxtb	r2, r2
 8009514:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009516:	4b20      	ldr	r3, [pc, #128]	; (8009598 <HAL_RCC_ClockConfig+0x1b8>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f003 030f 	and.w	r3, r3, #15
 800951e:	683a      	ldr	r2, [r7, #0]
 8009520:	429a      	cmp	r2, r3
 8009522:	d001      	beq.n	8009528 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009524:	2301      	movs	r3, #1
 8009526:	e032      	b.n	800958e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f003 0304 	and.w	r3, r3, #4
 8009530:	2b00      	cmp	r3, #0
 8009532:	d008      	beq.n	8009546 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009534:	4b19      	ldr	r3, [pc, #100]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 8009536:	689b      	ldr	r3, [r3, #8]
 8009538:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	68db      	ldr	r3, [r3, #12]
 8009540:	4916      	ldr	r1, [pc, #88]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 8009542:	4313      	orrs	r3, r2
 8009544:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f003 0308 	and.w	r3, r3, #8
 800954e:	2b00      	cmp	r3, #0
 8009550:	d009      	beq.n	8009566 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009552:	4b12      	ldr	r3, [pc, #72]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	691b      	ldr	r3, [r3, #16]
 800955e:	00db      	lsls	r3, r3, #3
 8009560:	490e      	ldr	r1, [pc, #56]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 8009562:	4313      	orrs	r3, r2
 8009564:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009566:	f000 f821 	bl	80095ac <HAL_RCC_GetSysClockFreq>
 800956a:	4601      	mov	r1, r0
 800956c:	4b0b      	ldr	r3, [pc, #44]	; (800959c <HAL_RCC_ClockConfig+0x1bc>)
 800956e:	689b      	ldr	r3, [r3, #8]
 8009570:	091b      	lsrs	r3, r3, #4
 8009572:	f003 030f 	and.w	r3, r3, #15
 8009576:	4a0a      	ldr	r2, [pc, #40]	; (80095a0 <HAL_RCC_ClockConfig+0x1c0>)
 8009578:	5cd3      	ldrb	r3, [r2, r3]
 800957a:	fa21 f303 	lsr.w	r3, r1, r3
 800957e:	4a09      	ldr	r2, [pc, #36]	; (80095a4 <HAL_RCC_ClockConfig+0x1c4>)
 8009580:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009582:	4b09      	ldr	r3, [pc, #36]	; (80095a8 <HAL_RCC_ClockConfig+0x1c8>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4618      	mov	r0, r3
 8009588:	f7fd fc38 	bl	8006dfc <HAL_InitTick>

  return HAL_OK;
 800958c:	2300      	movs	r3, #0
}
 800958e:	4618      	mov	r0, r3
 8009590:	3710      	adds	r7, #16
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}
 8009596:	bf00      	nop
 8009598:	40023c00 	.word	0x40023c00
 800959c:	40023800 	.word	0x40023800
 80095a0:	08017bf4 	.word	0x08017bf4
 80095a4:	20000000 	.word	0x20000000
 80095a8:	20000004 	.word	0x20000004

080095ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80095ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095ae:	b085      	sub	sp, #20
 80095b0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80095b2:	2300      	movs	r3, #0
 80095b4:	607b      	str	r3, [r7, #4]
 80095b6:	2300      	movs	r3, #0
 80095b8:	60fb      	str	r3, [r7, #12]
 80095ba:	2300      	movs	r3, #0
 80095bc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80095be:	2300      	movs	r3, #0
 80095c0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80095c2:	4b63      	ldr	r3, [pc, #396]	; (8009750 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80095c4:	689b      	ldr	r3, [r3, #8]
 80095c6:	f003 030c 	and.w	r3, r3, #12
 80095ca:	2b04      	cmp	r3, #4
 80095cc:	d007      	beq.n	80095de <HAL_RCC_GetSysClockFreq+0x32>
 80095ce:	2b08      	cmp	r3, #8
 80095d0:	d008      	beq.n	80095e4 <HAL_RCC_GetSysClockFreq+0x38>
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	f040 80b4 	bne.w	8009740 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80095d8:	4b5e      	ldr	r3, [pc, #376]	; (8009754 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80095da:	60bb      	str	r3, [r7, #8]
       break;
 80095dc:	e0b3      	b.n	8009746 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80095de:	4b5d      	ldr	r3, [pc, #372]	; (8009754 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80095e0:	60bb      	str	r3, [r7, #8]
      break;
 80095e2:	e0b0      	b.n	8009746 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80095e4:	4b5a      	ldr	r3, [pc, #360]	; (8009750 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80095ec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80095ee:	4b58      	ldr	r3, [pc, #352]	; (8009750 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d04a      	beq.n	8009690 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80095fa:	4b55      	ldr	r3, [pc, #340]	; (8009750 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80095fc:	685b      	ldr	r3, [r3, #4]
 80095fe:	099b      	lsrs	r3, r3, #6
 8009600:	f04f 0400 	mov.w	r4, #0
 8009604:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009608:	f04f 0200 	mov.w	r2, #0
 800960c:	ea03 0501 	and.w	r5, r3, r1
 8009610:	ea04 0602 	and.w	r6, r4, r2
 8009614:	4629      	mov	r1, r5
 8009616:	4632      	mov	r2, r6
 8009618:	f04f 0300 	mov.w	r3, #0
 800961c:	f04f 0400 	mov.w	r4, #0
 8009620:	0154      	lsls	r4, r2, #5
 8009622:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009626:	014b      	lsls	r3, r1, #5
 8009628:	4619      	mov	r1, r3
 800962a:	4622      	mov	r2, r4
 800962c:	1b49      	subs	r1, r1, r5
 800962e:	eb62 0206 	sbc.w	r2, r2, r6
 8009632:	f04f 0300 	mov.w	r3, #0
 8009636:	f04f 0400 	mov.w	r4, #0
 800963a:	0194      	lsls	r4, r2, #6
 800963c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009640:	018b      	lsls	r3, r1, #6
 8009642:	1a5b      	subs	r3, r3, r1
 8009644:	eb64 0402 	sbc.w	r4, r4, r2
 8009648:	f04f 0100 	mov.w	r1, #0
 800964c:	f04f 0200 	mov.w	r2, #0
 8009650:	00e2      	lsls	r2, r4, #3
 8009652:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009656:	00d9      	lsls	r1, r3, #3
 8009658:	460b      	mov	r3, r1
 800965a:	4614      	mov	r4, r2
 800965c:	195b      	adds	r3, r3, r5
 800965e:	eb44 0406 	adc.w	r4, r4, r6
 8009662:	f04f 0100 	mov.w	r1, #0
 8009666:	f04f 0200 	mov.w	r2, #0
 800966a:	02a2      	lsls	r2, r4, #10
 800966c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009670:	0299      	lsls	r1, r3, #10
 8009672:	460b      	mov	r3, r1
 8009674:	4614      	mov	r4, r2
 8009676:	4618      	mov	r0, r3
 8009678:	4621      	mov	r1, r4
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f04f 0400 	mov.w	r4, #0
 8009680:	461a      	mov	r2, r3
 8009682:	4623      	mov	r3, r4
 8009684:	f7f7 fb18 	bl	8000cb8 <__aeabi_uldivmod>
 8009688:	4603      	mov	r3, r0
 800968a:	460c      	mov	r4, r1
 800968c:	60fb      	str	r3, [r7, #12]
 800968e:	e049      	b.n	8009724 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009690:	4b2f      	ldr	r3, [pc, #188]	; (8009750 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009692:	685b      	ldr	r3, [r3, #4]
 8009694:	099b      	lsrs	r3, r3, #6
 8009696:	f04f 0400 	mov.w	r4, #0
 800969a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800969e:	f04f 0200 	mov.w	r2, #0
 80096a2:	ea03 0501 	and.w	r5, r3, r1
 80096a6:	ea04 0602 	and.w	r6, r4, r2
 80096aa:	4629      	mov	r1, r5
 80096ac:	4632      	mov	r2, r6
 80096ae:	f04f 0300 	mov.w	r3, #0
 80096b2:	f04f 0400 	mov.w	r4, #0
 80096b6:	0154      	lsls	r4, r2, #5
 80096b8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80096bc:	014b      	lsls	r3, r1, #5
 80096be:	4619      	mov	r1, r3
 80096c0:	4622      	mov	r2, r4
 80096c2:	1b49      	subs	r1, r1, r5
 80096c4:	eb62 0206 	sbc.w	r2, r2, r6
 80096c8:	f04f 0300 	mov.w	r3, #0
 80096cc:	f04f 0400 	mov.w	r4, #0
 80096d0:	0194      	lsls	r4, r2, #6
 80096d2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80096d6:	018b      	lsls	r3, r1, #6
 80096d8:	1a5b      	subs	r3, r3, r1
 80096da:	eb64 0402 	sbc.w	r4, r4, r2
 80096de:	f04f 0100 	mov.w	r1, #0
 80096e2:	f04f 0200 	mov.w	r2, #0
 80096e6:	00e2      	lsls	r2, r4, #3
 80096e8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80096ec:	00d9      	lsls	r1, r3, #3
 80096ee:	460b      	mov	r3, r1
 80096f0:	4614      	mov	r4, r2
 80096f2:	195b      	adds	r3, r3, r5
 80096f4:	eb44 0406 	adc.w	r4, r4, r6
 80096f8:	f04f 0100 	mov.w	r1, #0
 80096fc:	f04f 0200 	mov.w	r2, #0
 8009700:	02a2      	lsls	r2, r4, #10
 8009702:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009706:	0299      	lsls	r1, r3, #10
 8009708:	460b      	mov	r3, r1
 800970a:	4614      	mov	r4, r2
 800970c:	4618      	mov	r0, r3
 800970e:	4621      	mov	r1, r4
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f04f 0400 	mov.w	r4, #0
 8009716:	461a      	mov	r2, r3
 8009718:	4623      	mov	r3, r4
 800971a:	f7f7 facd 	bl	8000cb8 <__aeabi_uldivmod>
 800971e:	4603      	mov	r3, r0
 8009720:	460c      	mov	r4, r1
 8009722:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009724:	4b0a      	ldr	r3, [pc, #40]	; (8009750 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	0c1b      	lsrs	r3, r3, #16
 800972a:	f003 0303 	and.w	r3, r3, #3
 800972e:	3301      	adds	r3, #1
 8009730:	005b      	lsls	r3, r3, #1
 8009732:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009734:	68fa      	ldr	r2, [r7, #12]
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	fbb2 f3f3 	udiv	r3, r2, r3
 800973c:	60bb      	str	r3, [r7, #8]
      break;
 800973e:	e002      	b.n	8009746 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009740:	4b04      	ldr	r3, [pc, #16]	; (8009754 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009742:	60bb      	str	r3, [r7, #8]
      break;
 8009744:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009746:	68bb      	ldr	r3, [r7, #8]
}
 8009748:	4618      	mov	r0, r3
 800974a:	3714      	adds	r7, #20
 800974c:	46bd      	mov	sp, r7
 800974e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009750:	40023800 	.word	0x40023800
 8009754:	00f42400 	.word	0x00f42400

08009758 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009758:	b480      	push	{r7}
 800975a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800975c:	4b03      	ldr	r3, [pc, #12]	; (800976c <HAL_RCC_GetHCLKFreq+0x14>)
 800975e:	681b      	ldr	r3, [r3, #0]
}
 8009760:	4618      	mov	r0, r3
 8009762:	46bd      	mov	sp, r7
 8009764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009768:	4770      	bx	lr
 800976a:	bf00      	nop
 800976c:	20000000 	.word	0x20000000

08009770 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009774:	f7ff fff0 	bl	8009758 <HAL_RCC_GetHCLKFreq>
 8009778:	4601      	mov	r1, r0
 800977a:	4b05      	ldr	r3, [pc, #20]	; (8009790 <HAL_RCC_GetPCLK1Freq+0x20>)
 800977c:	689b      	ldr	r3, [r3, #8]
 800977e:	0a9b      	lsrs	r3, r3, #10
 8009780:	f003 0307 	and.w	r3, r3, #7
 8009784:	4a03      	ldr	r2, [pc, #12]	; (8009794 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009786:	5cd3      	ldrb	r3, [r2, r3]
 8009788:	fa21 f303 	lsr.w	r3, r1, r3
}
 800978c:	4618      	mov	r0, r3
 800978e:	bd80      	pop	{r7, pc}
 8009790:	40023800 	.word	0x40023800
 8009794:	08017c04 	.word	0x08017c04

08009798 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800979c:	f7ff ffdc 	bl	8009758 <HAL_RCC_GetHCLKFreq>
 80097a0:	4601      	mov	r1, r0
 80097a2:	4b05      	ldr	r3, [pc, #20]	; (80097b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80097a4:	689b      	ldr	r3, [r3, #8]
 80097a6:	0b5b      	lsrs	r3, r3, #13
 80097a8:	f003 0307 	and.w	r3, r3, #7
 80097ac:	4a03      	ldr	r2, [pc, #12]	; (80097bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80097ae:	5cd3      	ldrb	r3, [r2, r3]
 80097b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	bd80      	pop	{r7, pc}
 80097b8:	40023800 	.word	0x40023800
 80097bc:	08017c04 	.word	0x08017c04

080097c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b088      	sub	sp, #32
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80097c8:	2300      	movs	r3, #0
 80097ca:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 80097cc:	2300      	movs	r3, #0
 80097ce:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 80097d0:	2300      	movs	r3, #0
 80097d2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 80097d4:	2300      	movs	r3, #0
 80097d6:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 80097d8:	2300      	movs	r3, #0
 80097da:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d00a      	beq.n	80097fe <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80097e8:	4b66      	ldr	r3, [pc, #408]	; (8009984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80097ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80097ee:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097f6:	4963      	ldr	r1, [pc, #396]	; (8009984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80097f8:	4313      	orrs	r3, r2
 80097fa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009806:	2b00      	cmp	r3, #0
 8009808:	d00a      	beq.n	8009820 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800980a:	4b5e      	ldr	r3, [pc, #376]	; (8009984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800980c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009810:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009818:	495a      	ldr	r1, [pc, #360]	; (8009984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800981a:	4313      	orrs	r3, r2
 800981c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f003 0301 	and.w	r3, r3, #1
 8009828:	2b00      	cmp	r3, #0
 800982a:	d10b      	bne.n	8009844 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009834:	2b00      	cmp	r3, #0
 8009836:	d105      	bne.n	8009844 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8009840:	2b00      	cmp	r3, #0
 8009842:	d075      	beq.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009844:	4b50      	ldr	r3, [pc, #320]	; (8009988 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8009846:	2200      	movs	r2, #0
 8009848:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800984a:	f7fd fb1b 	bl	8006e84 <HAL_GetTick>
 800984e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009850:	e008      	b.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009852:	f7fd fb17 	bl	8006e84 <HAL_GetTick>
 8009856:	4602      	mov	r2, r0
 8009858:	69fb      	ldr	r3, [r7, #28]
 800985a:	1ad3      	subs	r3, r2, r3
 800985c:	2b02      	cmp	r3, #2
 800985e:	d901      	bls.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009860:	2303      	movs	r3, #3
 8009862:	e1dc      	b.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009864:	4b47      	ldr	r3, [pc, #284]	; (8009984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800986c:	2b00      	cmp	r3, #0
 800986e:	d1f0      	bne.n	8009852 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f003 0301 	and.w	r3, r3, #1
 8009878:	2b00      	cmp	r3, #0
 800987a:	d009      	beq.n	8009890 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	685b      	ldr	r3, [r3, #4]
 8009880:	019a      	lsls	r2, r3, #6
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	071b      	lsls	r3, r3, #28
 8009888:	493e      	ldr	r1, [pc, #248]	; (8009984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800988a:	4313      	orrs	r3, r2
 800988c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f003 0302 	and.w	r3, r3, #2
 8009898:	2b00      	cmp	r3, #0
 800989a:	d01f      	beq.n	80098dc <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800989c:	4b39      	ldr	r3, [pc, #228]	; (8009984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800989e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80098a2:	0f1b      	lsrs	r3, r3, #28
 80098a4:	f003 0307 	and.w	r3, r3, #7
 80098a8:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	019a      	lsls	r2, r3, #6
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	68db      	ldr	r3, [r3, #12]
 80098b4:	061b      	lsls	r3, r3, #24
 80098b6:	431a      	orrs	r2, r3
 80098b8:	69bb      	ldr	r3, [r7, #24]
 80098ba:	071b      	lsls	r3, r3, #28
 80098bc:	4931      	ldr	r1, [pc, #196]	; (8009984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80098be:	4313      	orrs	r3, r2
 80098c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80098c4:	4b2f      	ldr	r3, [pc, #188]	; (8009984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80098c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80098ca:	f023 021f 	bic.w	r2, r3, #31
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6a1b      	ldr	r3, [r3, #32]
 80098d2:	3b01      	subs	r3, #1
 80098d4:	492b      	ldr	r1, [pc, #172]	; (8009984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80098d6:	4313      	orrs	r3, r2
 80098d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00d      	beq.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	019a      	lsls	r2, r3, #6
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	68db      	ldr	r3, [r3, #12]
 80098f2:	061b      	lsls	r3, r3, #24
 80098f4:	431a      	orrs	r2, r3
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	689b      	ldr	r3, [r3, #8]
 80098fa:	071b      	lsls	r3, r3, #28
 80098fc:	4921      	ldr	r1, [pc, #132]	; (8009984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80098fe:	4313      	orrs	r3, r2
 8009900:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009904:	4b20      	ldr	r3, [pc, #128]	; (8009988 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8009906:	2201      	movs	r2, #1
 8009908:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800990a:	f7fd fabb 	bl	8006e84 <HAL_GetTick>
 800990e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009910:	e008      	b.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009912:	f7fd fab7 	bl	8006e84 <HAL_GetTick>
 8009916:	4602      	mov	r2, r0
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	1ad3      	subs	r3, r2, r3
 800991c:	2b02      	cmp	r3, #2
 800991e:	d901      	bls.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009920:	2303      	movs	r3, #3
 8009922:	e17c      	b.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009924:	4b17      	ldr	r3, [pc, #92]	; (8009984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800992c:	2b00      	cmp	r3, #0
 800992e:	d0f0      	beq.n	8009912 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f003 0304 	and.w	r3, r3, #4
 8009938:	2b00      	cmp	r3, #0
 800993a:	d112      	bne.n	8009962 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8009944:	2b00      	cmp	r3, #0
 8009946:	d10c      	bne.n	8009962 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8009950:	2b00      	cmp	r3, #0
 8009952:	f000 80ce 	beq.w	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800995a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800995e:	f040 80c8 	bne.w	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8009962:	4b0a      	ldr	r3, [pc, #40]	; (800998c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8009964:	2200      	movs	r2, #0
 8009966:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009968:	f7fd fa8c 	bl	8006e84 <HAL_GetTick>
 800996c:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800996e:	e00f      	b.n	8009990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8009970:	f7fd fa88 	bl	8006e84 <HAL_GetTick>
 8009974:	4602      	mov	r2, r0
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	1ad3      	subs	r3, r2, r3
 800997a:	2b02      	cmp	r3, #2
 800997c:	d908      	bls.n	8009990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800997e:	2303      	movs	r3, #3
 8009980:	e14d      	b.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8009982:	bf00      	nop
 8009984:	40023800 	.word	0x40023800
 8009988:	42470068 	.word	0x42470068
 800998c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009990:	4ba5      	ldr	r3, [pc, #660]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009998:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800999c:	d0e8      	beq.n	8009970 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f003 0304 	and.w	r3, r3, #4
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d02e      	beq.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80099aa:	4b9f      	ldr	r3, [pc, #636]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80099ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099b0:	0c1b      	lsrs	r3, r3, #16
 80099b2:	f003 0303 	and.w	r3, r3, #3
 80099b6:	3301      	adds	r3, #1
 80099b8:	005b      	lsls	r3, r3, #1
 80099ba:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80099bc:	4b9a      	ldr	r3, [pc, #616]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80099be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099c2:	0f1b      	lsrs	r3, r3, #28
 80099c4:	f003 0307 	and.w	r3, r3, #7
 80099c8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	691b      	ldr	r3, [r3, #16]
 80099ce:	019a      	lsls	r2, r3, #6
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	085b      	lsrs	r3, r3, #1
 80099d4:	3b01      	subs	r3, #1
 80099d6:	041b      	lsls	r3, r3, #16
 80099d8:	431a      	orrs	r2, r3
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	699b      	ldr	r3, [r3, #24]
 80099de:	061b      	lsls	r3, r3, #24
 80099e0:	431a      	orrs	r2, r3
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	071b      	lsls	r3, r3, #28
 80099e6:	4990      	ldr	r1, [pc, #576]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80099e8:	4313      	orrs	r3, r2
 80099ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80099ee:	4b8e      	ldr	r3, [pc, #568]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80099f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80099f4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099fc:	3b01      	subs	r3, #1
 80099fe:	021b      	lsls	r3, r3, #8
 8009a00:	4989      	ldr	r1, [pc, #548]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a02:	4313      	orrs	r3, r2
 8009a04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f003 0308 	and.w	r3, r3, #8
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d02c      	beq.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8009a14:	4b84      	ldr	r3, [pc, #528]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a1a:	0c1b      	lsrs	r3, r3, #16
 8009a1c:	f003 0303 	and.w	r3, r3, #3
 8009a20:	3301      	adds	r3, #1
 8009a22:	005b      	lsls	r3, r3, #1
 8009a24:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009a26:	4b80      	ldr	r3, [pc, #512]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a2c:	0e1b      	lsrs	r3, r3, #24
 8009a2e:	f003 030f 	and.w	r3, r3, #15
 8009a32:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	691b      	ldr	r3, [r3, #16]
 8009a38:	019a      	lsls	r2, r3, #6
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	085b      	lsrs	r3, r3, #1
 8009a3e:	3b01      	subs	r3, #1
 8009a40:	041b      	lsls	r3, r3, #16
 8009a42:	431a      	orrs	r2, r3
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	061b      	lsls	r3, r3, #24
 8009a48:	431a      	orrs	r2, r3
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	69db      	ldr	r3, [r3, #28]
 8009a4e:	071b      	lsls	r3, r3, #28
 8009a50:	4975      	ldr	r1, [pc, #468]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a52:	4313      	orrs	r3, r2
 8009a54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8009a58:	4b73      	ldr	r3, [pc, #460]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a5e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a66:	4970      	ldr	r1, [pc, #448]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d024      	beq.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8009a7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009a82:	d11f      	bne.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009a84:	4b68      	ldr	r3, [pc, #416]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a8a:	0e1b      	lsrs	r3, r3, #24
 8009a8c:	f003 030f 	and.w	r3, r3, #15
 8009a90:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009a92:	4b65      	ldr	r3, [pc, #404]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a98:	0f1b      	lsrs	r3, r3, #28
 8009a9a:	f003 0307 	and.w	r3, r3, #7
 8009a9e:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	691b      	ldr	r3, [r3, #16]
 8009aa4:	019a      	lsls	r2, r3, #6
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	695b      	ldr	r3, [r3, #20]
 8009aaa:	085b      	lsrs	r3, r3, #1
 8009aac:	3b01      	subs	r3, #1
 8009aae:	041b      	lsls	r3, r3, #16
 8009ab0:	431a      	orrs	r2, r3
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	061b      	lsls	r3, r3, #24
 8009ab6:	431a      	orrs	r2, r3
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	071b      	lsls	r3, r3, #28
 8009abc:	495a      	ldr	r1, [pc, #360]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009ac4:	4b59      	ldr	r3, [pc, #356]	; (8009c2c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009aca:	f7fd f9db 	bl	8006e84 <HAL_GetTick>
 8009ace:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009ad0:	e008      	b.n	8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8009ad2:	f7fd f9d7 	bl	8006e84 <HAL_GetTick>
 8009ad6:	4602      	mov	r2, r0
 8009ad8:	69fb      	ldr	r3, [r7, #28]
 8009ada:	1ad3      	subs	r3, r2, r3
 8009adc:	2b02      	cmp	r3, #2
 8009ade:	d901      	bls.n	8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009ae0:	2303      	movs	r3, #3
 8009ae2:	e09c      	b.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009ae4:	4b50      	ldr	r3, [pc, #320]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009aec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009af0:	d1ef      	bne.n	8009ad2 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f003 0320 	and.w	r3, r3, #32
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	f000 8083 	beq.w	8009c06 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009b00:	2300      	movs	r3, #0
 8009b02:	60bb      	str	r3, [r7, #8]
 8009b04:	4b48      	ldr	r3, [pc, #288]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b08:	4a47      	ldr	r2, [pc, #284]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b0e:	6413      	str	r3, [r2, #64]	; 0x40
 8009b10:	4b45      	ldr	r3, [pc, #276]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b18:	60bb      	str	r3, [r7, #8]
 8009b1a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009b1c:	4b44      	ldr	r3, [pc, #272]	; (8009c30 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4a43      	ldr	r2, [pc, #268]	; (8009c30 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8009b22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b26:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009b28:	f7fd f9ac 	bl	8006e84 <HAL_GetTick>
 8009b2c:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009b2e:	e008      	b.n	8009b42 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009b30:	f7fd f9a8 	bl	8006e84 <HAL_GetTick>
 8009b34:	4602      	mov	r2, r0
 8009b36:	69fb      	ldr	r3, [r7, #28]
 8009b38:	1ad3      	subs	r3, r2, r3
 8009b3a:	2b02      	cmp	r3, #2
 8009b3c:	d901      	bls.n	8009b42 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 8009b3e:	2303      	movs	r3, #3
 8009b40:	e06d      	b.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009b42:	4b3b      	ldr	r3, [pc, #236]	; (8009c30 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d0f0      	beq.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009b4e:	4b36      	ldr	r3, [pc, #216]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b56:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009b58:	69bb      	ldr	r3, [r7, #24]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d02f      	beq.n	8009bbe <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b66:	69ba      	ldr	r2, [r7, #24]
 8009b68:	429a      	cmp	r2, r3
 8009b6a:	d028      	beq.n	8009bbe <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009b6c:	4b2e      	ldr	r3, [pc, #184]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b74:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009b76:	4b2f      	ldr	r3, [pc, #188]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009b78:	2201      	movs	r2, #1
 8009b7a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009b7c:	4b2d      	ldr	r3, [pc, #180]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009b7e:	2200      	movs	r2, #0
 8009b80:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009b82:	4a29      	ldr	r2, [pc, #164]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b84:	69bb      	ldr	r3, [r7, #24]
 8009b86:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009b88:	4b27      	ldr	r3, [pc, #156]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b8c:	f003 0301 	and.w	r3, r3, #1
 8009b90:	2b01      	cmp	r3, #1
 8009b92:	d114      	bne.n	8009bbe <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009b94:	f7fd f976 	bl	8006e84 <HAL_GetTick>
 8009b98:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009b9a:	e00a      	b.n	8009bb2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009b9c:	f7fd f972 	bl	8006e84 <HAL_GetTick>
 8009ba0:	4602      	mov	r2, r0
 8009ba2:	69fb      	ldr	r3, [r7, #28]
 8009ba4:	1ad3      	subs	r3, r2, r3
 8009ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d901      	bls.n	8009bb2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 8009bae:	2303      	movs	r3, #3
 8009bb0:	e035      	b.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009bb2:	4b1d      	ldr	r3, [pc, #116]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bb6:	f003 0302 	and.w	r3, r3, #2
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d0ee      	beq.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009bc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009bca:	d10d      	bne.n	8009be8 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8009bcc:	4b16      	ldr	r3, [pc, #88]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009bce:	689b      	ldr	r3, [r3, #8]
 8009bd0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bd8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009bdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009be0:	4911      	ldr	r1, [pc, #68]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009be2:	4313      	orrs	r3, r2
 8009be4:	608b      	str	r3, [r1, #8]
 8009be6:	e005      	b.n	8009bf4 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8009be8:	4b0f      	ldr	r3, [pc, #60]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009bea:	689b      	ldr	r3, [r3, #8]
 8009bec:	4a0e      	ldr	r2, [pc, #56]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009bee:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009bf2:	6093      	str	r3, [r2, #8]
 8009bf4:	4b0c      	ldr	r3, [pc, #48]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009bf6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009c00:	4909      	ldr	r1, [pc, #36]	; (8009c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009c02:	4313      	orrs	r3, r2
 8009c04:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f003 0310 	and.w	r3, r3, #16
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d004      	beq.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8009c18:	4b07      	ldr	r3, [pc, #28]	; (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 8009c1a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8009c1c:	2300      	movs	r3, #0
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3720      	adds	r7, #32
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
 8009c26:	bf00      	nop
 8009c28:	40023800 	.word	0x40023800
 8009c2c:	42470070 	.word	0x42470070
 8009c30:	40007000 	.word	0x40007000
 8009c34:	42470e40 	.word	0x42470e40
 8009c38:	424711e0 	.word	0x424711e0

08009c3c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b086      	sub	sp, #24
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009c44:	2300      	movs	r3, #0
 8009c46:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f003 0301 	and.w	r3, r3, #1
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d075      	beq.n	8009d40 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009c54:	4ba2      	ldr	r3, [pc, #648]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	f003 030c 	and.w	r3, r3, #12
 8009c5c:	2b04      	cmp	r3, #4
 8009c5e:	d00c      	beq.n	8009c7a <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009c60:	4b9f      	ldr	r3, [pc, #636]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009c62:	689b      	ldr	r3, [r3, #8]
 8009c64:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009c68:	2b08      	cmp	r3, #8
 8009c6a:	d112      	bne.n	8009c92 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009c6c:	4b9c      	ldr	r3, [pc, #624]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009c78:	d10b      	bne.n	8009c92 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009c7a:	4b99      	ldr	r3, [pc, #612]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d05b      	beq.n	8009d3e <HAL_RCC_OscConfig+0x102>
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	685b      	ldr	r3, [r3, #4]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d157      	bne.n	8009d3e <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	e20b      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	685b      	ldr	r3, [r3, #4]
 8009c96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c9a:	d106      	bne.n	8009caa <HAL_RCC_OscConfig+0x6e>
 8009c9c:	4b90      	ldr	r3, [pc, #576]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4a8f      	ldr	r2, [pc, #572]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009ca2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ca6:	6013      	str	r3, [r2, #0]
 8009ca8:	e01d      	b.n	8009ce6 <HAL_RCC_OscConfig+0xaa>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	685b      	ldr	r3, [r3, #4]
 8009cae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009cb2:	d10c      	bne.n	8009cce <HAL_RCC_OscConfig+0x92>
 8009cb4:	4b8a      	ldr	r3, [pc, #552]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a89      	ldr	r2, [pc, #548]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009cba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009cbe:	6013      	str	r3, [r2, #0]
 8009cc0:	4b87      	ldr	r3, [pc, #540]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	4a86      	ldr	r2, [pc, #536]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009cc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009cca:	6013      	str	r3, [r2, #0]
 8009ccc:	e00b      	b.n	8009ce6 <HAL_RCC_OscConfig+0xaa>
 8009cce:	4b84      	ldr	r3, [pc, #528]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4a83      	ldr	r2, [pc, #524]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009cd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009cd8:	6013      	str	r3, [r2, #0]
 8009cda:	4b81      	ldr	r3, [pc, #516]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4a80      	ldr	r2, [pc, #512]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009ce0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009ce4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	685b      	ldr	r3, [r3, #4]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d013      	beq.n	8009d16 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009cee:	f7fd f8c9 	bl	8006e84 <HAL_GetTick>
 8009cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009cf4:	e008      	b.n	8009d08 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009cf6:	f7fd f8c5 	bl	8006e84 <HAL_GetTick>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	1ad3      	subs	r3, r2, r3
 8009d00:	2b64      	cmp	r3, #100	; 0x64
 8009d02:	d901      	bls.n	8009d08 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8009d04:	2303      	movs	r3, #3
 8009d06:	e1d0      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009d08:	4b75      	ldr	r3, [pc, #468]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d0f0      	beq.n	8009cf6 <HAL_RCC_OscConfig+0xba>
 8009d14:	e014      	b.n	8009d40 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d16:	f7fd f8b5 	bl	8006e84 <HAL_GetTick>
 8009d1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009d1c:	e008      	b.n	8009d30 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009d1e:	f7fd f8b1 	bl	8006e84 <HAL_GetTick>
 8009d22:	4602      	mov	r2, r0
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	1ad3      	subs	r3, r2, r3
 8009d28:	2b64      	cmp	r3, #100	; 0x64
 8009d2a:	d901      	bls.n	8009d30 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8009d2c:	2303      	movs	r3, #3
 8009d2e:	e1bc      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009d30:	4b6b      	ldr	r3, [pc, #428]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d1f0      	bne.n	8009d1e <HAL_RCC_OscConfig+0xe2>
 8009d3c:	e000      	b.n	8009d40 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d3e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f003 0302 	and.w	r3, r3, #2
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d063      	beq.n	8009e14 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009d4c:	4b64      	ldr	r3, [pc, #400]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009d4e:	689b      	ldr	r3, [r3, #8]
 8009d50:	f003 030c 	and.w	r3, r3, #12
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d00b      	beq.n	8009d70 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009d58:	4b61      	ldr	r3, [pc, #388]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009d5a:	689b      	ldr	r3, [r3, #8]
 8009d5c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009d60:	2b08      	cmp	r3, #8
 8009d62:	d11c      	bne.n	8009d9e <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009d64:	4b5e      	ldr	r3, [pc, #376]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d116      	bne.n	8009d9e <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009d70:	4b5b      	ldr	r3, [pc, #364]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f003 0302 	and.w	r3, r3, #2
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d005      	beq.n	8009d88 <HAL_RCC_OscConfig+0x14c>
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	68db      	ldr	r3, [r3, #12]
 8009d80:	2b01      	cmp	r3, #1
 8009d82:	d001      	beq.n	8009d88 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8009d84:	2301      	movs	r3, #1
 8009d86:	e190      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009d88:	4b55      	ldr	r3, [pc, #340]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	691b      	ldr	r3, [r3, #16]
 8009d94:	00db      	lsls	r3, r3, #3
 8009d96:	4952      	ldr	r1, [pc, #328]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009d98:	4313      	orrs	r3, r2
 8009d9a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009d9c:	e03a      	b.n	8009e14 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	68db      	ldr	r3, [r3, #12]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d020      	beq.n	8009de8 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009da6:	4b4f      	ldr	r3, [pc, #316]	; (8009ee4 <HAL_RCC_OscConfig+0x2a8>)
 8009da8:	2201      	movs	r2, #1
 8009daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dac:	f7fd f86a 	bl	8006e84 <HAL_GetTick>
 8009db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009db2:	e008      	b.n	8009dc6 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009db4:	f7fd f866 	bl	8006e84 <HAL_GetTick>
 8009db8:	4602      	mov	r2, r0
 8009dba:	693b      	ldr	r3, [r7, #16]
 8009dbc:	1ad3      	subs	r3, r2, r3
 8009dbe:	2b02      	cmp	r3, #2
 8009dc0:	d901      	bls.n	8009dc6 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8009dc2:	2303      	movs	r3, #3
 8009dc4:	e171      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009dc6:	4b46      	ldr	r3, [pc, #280]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f003 0302 	and.w	r3, r3, #2
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d0f0      	beq.n	8009db4 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009dd2:	4b43      	ldr	r3, [pc, #268]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	691b      	ldr	r3, [r3, #16]
 8009dde:	00db      	lsls	r3, r3, #3
 8009de0:	493f      	ldr	r1, [pc, #252]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009de2:	4313      	orrs	r3, r2
 8009de4:	600b      	str	r3, [r1, #0]
 8009de6:	e015      	b.n	8009e14 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009de8:	4b3e      	ldr	r3, [pc, #248]	; (8009ee4 <HAL_RCC_OscConfig+0x2a8>)
 8009dea:	2200      	movs	r2, #0
 8009dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dee:	f7fd f849 	bl	8006e84 <HAL_GetTick>
 8009df2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009df4:	e008      	b.n	8009e08 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009df6:	f7fd f845 	bl	8006e84 <HAL_GetTick>
 8009dfa:	4602      	mov	r2, r0
 8009dfc:	693b      	ldr	r3, [r7, #16]
 8009dfe:	1ad3      	subs	r3, r2, r3
 8009e00:	2b02      	cmp	r3, #2
 8009e02:	d901      	bls.n	8009e08 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8009e04:	2303      	movs	r3, #3
 8009e06:	e150      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009e08:	4b35      	ldr	r3, [pc, #212]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f003 0302 	and.w	r3, r3, #2
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d1f0      	bne.n	8009df6 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f003 0308 	and.w	r3, r3, #8
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d030      	beq.n	8009e82 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	695b      	ldr	r3, [r3, #20]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d016      	beq.n	8009e56 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009e28:	4b2f      	ldr	r3, [pc, #188]	; (8009ee8 <HAL_RCC_OscConfig+0x2ac>)
 8009e2a:	2201      	movs	r2, #1
 8009e2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e2e:	f7fd f829 	bl	8006e84 <HAL_GetTick>
 8009e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009e34:	e008      	b.n	8009e48 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009e36:	f7fd f825 	bl	8006e84 <HAL_GetTick>
 8009e3a:	4602      	mov	r2, r0
 8009e3c:	693b      	ldr	r3, [r7, #16]
 8009e3e:	1ad3      	subs	r3, r2, r3
 8009e40:	2b02      	cmp	r3, #2
 8009e42:	d901      	bls.n	8009e48 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8009e44:	2303      	movs	r3, #3
 8009e46:	e130      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009e48:	4b25      	ldr	r3, [pc, #148]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009e4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e4c:	f003 0302 	and.w	r3, r3, #2
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d0f0      	beq.n	8009e36 <HAL_RCC_OscConfig+0x1fa>
 8009e54:	e015      	b.n	8009e82 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009e56:	4b24      	ldr	r3, [pc, #144]	; (8009ee8 <HAL_RCC_OscConfig+0x2ac>)
 8009e58:	2200      	movs	r2, #0
 8009e5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e5c:	f7fd f812 	bl	8006e84 <HAL_GetTick>
 8009e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009e62:	e008      	b.n	8009e76 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009e64:	f7fd f80e 	bl	8006e84 <HAL_GetTick>
 8009e68:	4602      	mov	r2, r0
 8009e6a:	693b      	ldr	r3, [r7, #16]
 8009e6c:	1ad3      	subs	r3, r2, r3
 8009e6e:	2b02      	cmp	r3, #2
 8009e70:	d901      	bls.n	8009e76 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8009e72:	2303      	movs	r3, #3
 8009e74:	e119      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009e76:	4b1a      	ldr	r3, [pc, #104]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009e78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e7a:	f003 0302 	and.w	r3, r3, #2
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d1f0      	bne.n	8009e64 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f003 0304 	and.w	r3, r3, #4
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	f000 809f 	beq.w	8009fce <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009e90:	2300      	movs	r3, #0
 8009e92:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009e94:	4b12      	ldr	r3, [pc, #72]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d10f      	bne.n	8009ec0 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	60fb      	str	r3, [r7, #12]
 8009ea4:	4b0e      	ldr	r3, [pc, #56]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ea8:	4a0d      	ldr	r2, [pc, #52]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009eaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009eae:	6413      	str	r3, [r2, #64]	; 0x40
 8009eb0:	4b0b      	ldr	r3, [pc, #44]	; (8009ee0 <HAL_RCC_OscConfig+0x2a4>)
 8009eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009eb8:	60fb      	str	r3, [r7, #12]
 8009eba:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ec0:	4b0a      	ldr	r3, [pc, #40]	; (8009eec <HAL_RCC_OscConfig+0x2b0>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d120      	bne.n	8009f0e <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009ecc:	4b07      	ldr	r3, [pc, #28]	; (8009eec <HAL_RCC_OscConfig+0x2b0>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	4a06      	ldr	r2, [pc, #24]	; (8009eec <HAL_RCC_OscConfig+0x2b0>)
 8009ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ed6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009ed8:	f7fc ffd4 	bl	8006e84 <HAL_GetTick>
 8009edc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ede:	e010      	b.n	8009f02 <HAL_RCC_OscConfig+0x2c6>
 8009ee0:	40023800 	.word	0x40023800
 8009ee4:	42470000 	.word	0x42470000
 8009ee8:	42470e80 	.word	0x42470e80
 8009eec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ef0:	f7fc ffc8 	bl	8006e84 <HAL_GetTick>
 8009ef4:	4602      	mov	r2, r0
 8009ef6:	693b      	ldr	r3, [r7, #16]
 8009ef8:	1ad3      	subs	r3, r2, r3
 8009efa:	2b02      	cmp	r3, #2
 8009efc:	d901      	bls.n	8009f02 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8009efe:	2303      	movs	r3, #3
 8009f00:	e0d3      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009f02:	4b6c      	ldr	r3, [pc, #432]	; (800a0b4 <HAL_RCC_OscConfig+0x478>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d0f0      	beq.n	8009ef0 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	689b      	ldr	r3, [r3, #8]
 8009f12:	2b01      	cmp	r3, #1
 8009f14:	d106      	bne.n	8009f24 <HAL_RCC_OscConfig+0x2e8>
 8009f16:	4b68      	ldr	r3, [pc, #416]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f1a:	4a67      	ldr	r2, [pc, #412]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009f1c:	f043 0301 	orr.w	r3, r3, #1
 8009f20:	6713      	str	r3, [r2, #112]	; 0x70
 8009f22:	e01c      	b.n	8009f5e <HAL_RCC_OscConfig+0x322>
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	2b05      	cmp	r3, #5
 8009f2a:	d10c      	bne.n	8009f46 <HAL_RCC_OscConfig+0x30a>
 8009f2c:	4b62      	ldr	r3, [pc, #392]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f30:	4a61      	ldr	r2, [pc, #388]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009f32:	f043 0304 	orr.w	r3, r3, #4
 8009f36:	6713      	str	r3, [r2, #112]	; 0x70
 8009f38:	4b5f      	ldr	r3, [pc, #380]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f3c:	4a5e      	ldr	r2, [pc, #376]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009f3e:	f043 0301 	orr.w	r3, r3, #1
 8009f42:	6713      	str	r3, [r2, #112]	; 0x70
 8009f44:	e00b      	b.n	8009f5e <HAL_RCC_OscConfig+0x322>
 8009f46:	4b5c      	ldr	r3, [pc, #368]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f4a:	4a5b      	ldr	r2, [pc, #364]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009f4c:	f023 0301 	bic.w	r3, r3, #1
 8009f50:	6713      	str	r3, [r2, #112]	; 0x70
 8009f52:	4b59      	ldr	r3, [pc, #356]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f56:	4a58      	ldr	r2, [pc, #352]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009f58:	f023 0304 	bic.w	r3, r3, #4
 8009f5c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	689b      	ldr	r3, [r3, #8]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d015      	beq.n	8009f92 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f66:	f7fc ff8d 	bl	8006e84 <HAL_GetTick>
 8009f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009f6c:	e00a      	b.n	8009f84 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009f6e:	f7fc ff89 	bl	8006e84 <HAL_GetTick>
 8009f72:	4602      	mov	r2, r0
 8009f74:	693b      	ldr	r3, [r7, #16]
 8009f76:	1ad3      	subs	r3, r2, r3
 8009f78:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f7c:	4293      	cmp	r3, r2
 8009f7e:	d901      	bls.n	8009f84 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8009f80:	2303      	movs	r3, #3
 8009f82:	e092      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009f84:	4b4c      	ldr	r3, [pc, #304]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f88:	f003 0302 	and.w	r3, r3, #2
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d0ee      	beq.n	8009f6e <HAL_RCC_OscConfig+0x332>
 8009f90:	e014      	b.n	8009fbc <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f92:	f7fc ff77 	bl	8006e84 <HAL_GetTick>
 8009f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009f98:	e00a      	b.n	8009fb0 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009f9a:	f7fc ff73 	bl	8006e84 <HAL_GetTick>
 8009f9e:	4602      	mov	r2, r0
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	1ad3      	subs	r3, r2, r3
 8009fa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d901      	bls.n	8009fb0 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8009fac:	2303      	movs	r3, #3
 8009fae:	e07c      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009fb0:	4b41      	ldr	r3, [pc, #260]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009fb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fb4:	f003 0302 	and.w	r3, r3, #2
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d1ee      	bne.n	8009f9a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009fbc:	7dfb      	ldrb	r3, [r7, #23]
 8009fbe:	2b01      	cmp	r3, #1
 8009fc0:	d105      	bne.n	8009fce <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009fc2:	4b3d      	ldr	r3, [pc, #244]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fc6:	4a3c      	ldr	r2, [pc, #240]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009fc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009fcc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	699b      	ldr	r3, [r3, #24]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d068      	beq.n	800a0a8 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009fd6:	4b38      	ldr	r3, [pc, #224]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 8009fd8:	689b      	ldr	r3, [r3, #8]
 8009fda:	f003 030c 	and.w	r3, r3, #12
 8009fde:	2b08      	cmp	r3, #8
 8009fe0:	d060      	beq.n	800a0a4 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	699b      	ldr	r3, [r3, #24]
 8009fe6:	2b02      	cmp	r3, #2
 8009fe8:	d145      	bne.n	800a076 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009fea:	4b34      	ldr	r3, [pc, #208]	; (800a0bc <HAL_RCC_OscConfig+0x480>)
 8009fec:	2200      	movs	r2, #0
 8009fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ff0:	f7fc ff48 	bl	8006e84 <HAL_GetTick>
 8009ff4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ff6:	e008      	b.n	800a00a <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009ff8:	f7fc ff44 	bl	8006e84 <HAL_GetTick>
 8009ffc:	4602      	mov	r2, r0
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	1ad3      	subs	r3, r2, r3
 800a002:	2b02      	cmp	r3, #2
 800a004:	d901      	bls.n	800a00a <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800a006:	2303      	movs	r3, #3
 800a008:	e04f      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a00a:	4b2b      	ldr	r3, [pc, #172]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a012:	2b00      	cmp	r3, #0
 800a014:	d1f0      	bne.n	8009ff8 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	69da      	ldr	r2, [r3, #28]
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6a1b      	ldr	r3, [r3, #32]
 800a01e:	431a      	orrs	r2, r3
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a024:	019b      	lsls	r3, r3, #6
 800a026:	431a      	orrs	r2, r3
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a02c:	085b      	lsrs	r3, r3, #1
 800a02e:	3b01      	subs	r3, #1
 800a030:	041b      	lsls	r3, r3, #16
 800a032:	431a      	orrs	r2, r3
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a038:	061b      	lsls	r3, r3, #24
 800a03a:	431a      	orrs	r2, r3
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a040:	071b      	lsls	r3, r3, #28
 800a042:	491d      	ldr	r1, [pc, #116]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 800a044:	4313      	orrs	r3, r2
 800a046:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a048:	4b1c      	ldr	r3, [pc, #112]	; (800a0bc <HAL_RCC_OscConfig+0x480>)
 800a04a:	2201      	movs	r2, #1
 800a04c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a04e:	f7fc ff19 	bl	8006e84 <HAL_GetTick>
 800a052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a054:	e008      	b.n	800a068 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a056:	f7fc ff15 	bl	8006e84 <HAL_GetTick>
 800a05a:	4602      	mov	r2, r0
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	1ad3      	subs	r3, r2, r3
 800a060:	2b02      	cmp	r3, #2
 800a062:	d901      	bls.n	800a068 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800a064:	2303      	movs	r3, #3
 800a066:	e020      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a068:	4b13      	ldr	r3, [pc, #76]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a070:	2b00      	cmp	r3, #0
 800a072:	d0f0      	beq.n	800a056 <HAL_RCC_OscConfig+0x41a>
 800a074:	e018      	b.n	800a0a8 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a076:	4b11      	ldr	r3, [pc, #68]	; (800a0bc <HAL_RCC_OscConfig+0x480>)
 800a078:	2200      	movs	r2, #0
 800a07a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a07c:	f7fc ff02 	bl	8006e84 <HAL_GetTick>
 800a080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a082:	e008      	b.n	800a096 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a084:	f7fc fefe 	bl	8006e84 <HAL_GetTick>
 800a088:	4602      	mov	r2, r0
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	1ad3      	subs	r3, r2, r3
 800a08e:	2b02      	cmp	r3, #2
 800a090:	d901      	bls.n	800a096 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800a092:	2303      	movs	r3, #3
 800a094:	e009      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a096:	4b08      	ldr	r3, [pc, #32]	; (800a0b8 <HAL_RCC_OscConfig+0x47c>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d1f0      	bne.n	800a084 <HAL_RCC_OscConfig+0x448>
 800a0a2:	e001      	b.n	800a0a8 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	e000      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800a0a8:	2300      	movs	r3, #0
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	3718      	adds	r7, #24
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd80      	pop	{r7, pc}
 800a0b2:	bf00      	nop
 800a0b4:	40007000 	.word	0x40007000
 800a0b8:	40023800 	.word	0x40023800
 800a0bc:	42470060 	.word	0x42470060

0800a0c0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b082      	sub	sp, #8
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d101      	bne.n	800a0d2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	e022      	b.n	800a118 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a0d8:	b2db      	uxtb	r3, r3
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d105      	bne.n	800a0ea <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f7fa fef7 	bl	8004ed8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2203      	movs	r2, #3
 800a0ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f000 f814 	bl	800a120 <HAL_SD_InitCard>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d001      	beq.n	800a102 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800a0fe:	2301      	movs	r3, #1
 800a100:	e00a      	b.n	800a118 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2200      	movs	r2, #0
 800a106:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2200      	movs	r2, #0
 800a10c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2201      	movs	r2, #1
 800a112:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800a116:	2300      	movs	r3, #0
}
 800a118:	4618      	mov	r0, r3
 800a11a:	3708      	adds	r7, #8
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bd80      	pop	{r7, pc}

0800a120 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a120:	b5b0      	push	{r4, r5, r7, lr}
 800a122:	b08e      	sub	sp, #56	; 0x38
 800a124:	af04      	add	r7, sp, #16
 800a126:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800a128:	2300      	movs	r3, #0
 800a12a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800a12c:	2300      	movs	r3, #0
 800a12e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800a130:	2300      	movs	r3, #0
 800a132:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800a134:	2300      	movs	r3, #0
 800a136:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800a138:	2300      	movs	r3, #0
 800a13a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800a13c:	2376      	movs	r3, #118	; 0x76
 800a13e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681d      	ldr	r5, [r3, #0]
 800a144:	466c      	mov	r4, sp
 800a146:	f107 0314 	add.w	r3, r7, #20
 800a14a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a14e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a152:	f107 0308 	add.w	r3, r7, #8
 800a156:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a158:	4628      	mov	r0, r5
 800a15a:	f003 fa87 	bl	800d66c <SDIO_Init>
 800a15e:	4603      	mov	r3, r0
 800a160:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800a164:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d001      	beq.n	800a170 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800a16c:	2301      	movs	r3, #1
 800a16e:	e031      	b.n	800a1d4 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800a170:	4b1a      	ldr	r3, [pc, #104]	; (800a1dc <HAL_SD_InitCard+0xbc>)
 800a172:	2200      	movs	r2, #0
 800a174:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	4618      	mov	r0, r3
 800a17c:	f003 fabf 	bl	800d6fe <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800a180:	4b16      	ldr	r3, [pc, #88]	; (800a1dc <HAL_SD_InitCard+0xbc>)
 800a182:	2201      	movs	r2, #1
 800a184:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f000 ffc6 	bl	800b118 <SD_PowerON>
 800a18c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a18e:	6a3b      	ldr	r3, [r7, #32]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d00b      	beq.n	800a1ac <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2201      	movs	r2, #1
 800a198:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a1a0:	6a3b      	ldr	r3, [r7, #32]
 800a1a2:	431a      	orrs	r2, r3
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	e013      	b.n	800a1d4 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f000 fee5 	bl	800af7c <SD_InitCard>
 800a1b2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a1b4:	6a3b      	ldr	r3, [r7, #32]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d00b      	beq.n	800a1d2 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2201      	movs	r2, #1
 800a1be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a1c6:	6a3b      	ldr	r3, [r7, #32]
 800a1c8:	431a      	orrs	r2, r3
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e000      	b.n	800a1d4 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800a1d2:	2300      	movs	r3, #0
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3728      	adds	r7, #40	; 0x28
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bdb0      	pop	{r4, r5, r7, pc}
 800a1dc:	422580a0 	.word	0x422580a0

0800a1e0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b08c      	sub	sp, #48	; 0x30
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	60f8      	str	r0, [r7, #12]
 800a1e8:	60b9      	str	r1, [r7, #8]
 800a1ea:	607a      	str	r2, [r7, #4]
 800a1ec:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800a1f2:	68bb      	ldr	r3, [r7, #8]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d107      	bne.n	800a208 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1fc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a204:	2301      	movs	r3, #1
 800a206:	e0c7      	b.n	800a398 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a20e:	b2db      	uxtb	r3, r3
 800a210:	2b01      	cmp	r3, #1
 800a212:	f040 80c0 	bne.w	800a396 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	2200      	movs	r2, #0
 800a21a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a21c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	441a      	add	r2, r3
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a226:	429a      	cmp	r2, r3
 800a228:	d907      	bls.n	800a23a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a22e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800a236:	2301      	movs	r3, #1
 800a238:	e0ae      	b.n	800a398 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	2203      	movs	r2, #3
 800a23e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	2200      	movs	r2, #0
 800a248:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800a258:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a25e:	4a50      	ldr	r2, [pc, #320]	; (800a3a0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800a260:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a266:	4a4f      	ldr	r2, [pc, #316]	; (800a3a4 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800a268:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a26e:	2200      	movs	r2, #0
 800a270:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	3380      	adds	r3, #128	; 0x80
 800a27c:	4619      	mov	r1, r3
 800a27e:	68ba      	ldr	r2, [r7, #8]
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	025b      	lsls	r3, r3, #9
 800a284:	089b      	lsrs	r3, r3, #2
 800a286:	f7fd fbef 	bl	8007a68 <HAL_DMA_Start_IT>
 800a28a:	4603      	mov	r3, r0
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d017      	beq.n	800a2c0 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800a29e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	4a40      	ldr	r2, [pc, #256]	; (800a3a8 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800a2a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2ac:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800a2bc:	2301      	movs	r3, #1
 800a2be:	e06b      	b.n	800a398 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800a2c0:	4b3a      	ldr	r3, [pc, #232]	; (800a3ac <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2ca:	2b01      	cmp	r3, #1
 800a2cc:	d002      	beq.n	800a2d4 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800a2ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2d0:	025b      	lsls	r3, r3, #9
 800a2d2:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a2dc:	4618      	mov	r0, r3
 800a2de:	f003 faa1 	bl	800d824 <SDMMC_CmdBlockLength>
 800a2e2:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800a2e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d00f      	beq.n	800a30a <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4a2e      	ldr	r2, [pc, #184]	; (800a3a8 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800a2f0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a2f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2f8:	431a      	orrs	r2, r3
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2201      	movs	r2, #1
 800a302:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800a306:	2301      	movs	r3, #1
 800a308:	e046      	b.n	800a398 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a30a:	f04f 33ff 	mov.w	r3, #4294967295
 800a30e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	025b      	lsls	r3, r3, #9
 800a314:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800a316:	2390      	movs	r3, #144	; 0x90
 800a318:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800a31a:	2302      	movs	r3, #2
 800a31c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800a31e:	2300      	movs	r3, #0
 800a320:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800a322:	2301      	movs	r3, #1
 800a324:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f107 0210 	add.w	r2, r7, #16
 800a32e:	4611      	mov	r1, r2
 800a330:	4618      	mov	r0, r3
 800a332:	f003 fa4b 	bl	800d7cc <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	2b01      	cmp	r3, #1
 800a33a:	d90a      	bls.n	800a352 <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2282      	movs	r2, #130	; 0x82
 800a340:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a348:	4618      	mov	r0, r3
 800a34a:	f003 faaf 	bl	800d8ac <SDMMC_CmdReadMultiBlock>
 800a34e:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a350:	e009      	b.n	800a366 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	2281      	movs	r2, #129	; 0x81
 800a356:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a35e:	4618      	mov	r0, r3
 800a360:	f003 fa82 	bl	800d868 <SDMMC_CmdReadSingleBlock>
 800a364:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800a366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d012      	beq.n	800a392 <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	4a0d      	ldr	r2, [pc, #52]	; (800a3a8 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800a372:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a37a:	431a      	orrs	r2, r3
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	2201      	movs	r2, #1
 800a384:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	2200      	movs	r2, #0
 800a38c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800a38e:	2301      	movs	r3, #1
 800a390:	e002      	b.n	800a398 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800a392:	2300      	movs	r3, #0
 800a394:	e000      	b.n	800a398 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800a396:	2302      	movs	r3, #2
  }
}
 800a398:	4618      	mov	r0, r3
 800a39a:	3730      	adds	r7, #48	; 0x30
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}
 800a3a0:	0800ad8b 	.word	0x0800ad8b
 800a3a4:	0800adfd 	.word	0x0800adfd
 800a3a8:	004005ff 	.word	0x004005ff
 800a3ac:	4225858c 	.word	0x4225858c

0800a3b0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b08c      	sub	sp, #48	; 0x30
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	60f8      	str	r0, [r7, #12]
 800a3b8:	60b9      	str	r1, [r7, #8]
 800a3ba:	607a      	str	r2, [r7, #4]
 800a3bc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d107      	bne.n	800a3d8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3cc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	e0ca      	b.n	800a56e <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a3de:	b2db      	uxtb	r3, r3
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	f040 80c3 	bne.w	800a56c <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a3ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	441a      	add	r2, r3
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d907      	bls.n	800a40a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3fe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800a406:	2301      	movs	r3, #1
 800a408:	e0b1      	b.n	800a56e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	2203      	movs	r2, #3
 800a40e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	2200      	movs	r2, #0
 800a418:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f042 021a 	orr.w	r2, r2, #26
 800a428:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a42e:	4a52      	ldr	r2, [pc, #328]	; (800a578 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800a430:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a436:	4a51      	ldr	r2, [pc, #324]	; (800a57c <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800a438:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a43e:	2200      	movs	r2, #0
 800a440:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a446:	2b01      	cmp	r3, #1
 800a448:	d002      	beq.n	800a450 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800a44a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a44c:	025b      	lsls	r3, r3, #9
 800a44e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a458:	4618      	mov	r0, r3
 800a45a:	f003 f9e3 	bl	800d824 <SDMMC_CmdBlockLength>
 800a45e:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a462:	2b00      	cmp	r3, #0
 800a464:	d00f      	beq.n	800a486 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4a45      	ldr	r2, [pc, #276]	; (800a580 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800a46c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a474:	431a      	orrs	r2, r3
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	2201      	movs	r2, #1
 800a47e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800a482:	2301      	movs	r3, #1
 800a484:	e073      	b.n	800a56e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d90a      	bls.n	800a4a2 <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	22a0      	movs	r2, #160	; 0xa0
 800a490:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a498:	4618      	mov	r0, r3
 800a49a:	f003 fa4b 	bl	800d934 <SDMMC_CmdWriteMultiBlock>
 800a49e:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a4a0:	e009      	b.n	800a4b6 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	2290      	movs	r2, #144	; 0x90
 800a4a6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	f003 fa1e 	bl	800d8f0 <SDMMC_CmdWriteSingleBlock>
 800a4b4:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800a4b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d012      	beq.n	800a4e2 <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	4a2f      	ldr	r2, [pc, #188]	; (800a580 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800a4c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4ca:	431a      	orrs	r2, r3
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	2200      	movs	r2, #0
 800a4dc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800a4de:	2301      	movs	r3, #1
 800a4e0:	e045      	b.n	800a56e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800a4e2:	4b28      	ldr	r3, [pc, #160]	; (800a584 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800a4e4:	2201      	movs	r2, #1
 800a4e6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a4ec:	68b9      	ldr	r1, [r7, #8]
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	3380      	adds	r3, #128	; 0x80
 800a4f4:	461a      	mov	r2, r3
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	025b      	lsls	r3, r3, #9
 800a4fa:	089b      	lsrs	r3, r3, #2
 800a4fc:	f7fd fab4 	bl	8007a68 <HAL_DMA_Start_IT>
 800a500:	4603      	mov	r3, r0
 800a502:	2b00      	cmp	r3, #0
 800a504:	d01a      	beq.n	800a53c <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f022 021a 	bic.w	r2, r2, #26
 800a514:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4a19      	ldr	r2, [pc, #100]	; (800a580 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800a51c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a522:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	2201      	movs	r2, #1
 800a52e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	2200      	movs	r2, #0
 800a536:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800a538:	2301      	movs	r3, #1
 800a53a:	e018      	b.n	800a56e <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a53c:	f04f 33ff 	mov.w	r3, #4294967295
 800a540:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	025b      	lsls	r3, r3, #9
 800a546:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800a548:	2390      	movs	r3, #144	; 0x90
 800a54a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800a54c:	2300      	movs	r3, #0
 800a54e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800a550:	2300      	movs	r3, #0
 800a552:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800a554:	2301      	movs	r3, #1
 800a556:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f107 0210 	add.w	r2, r7, #16
 800a560:	4611      	mov	r1, r2
 800a562:	4618      	mov	r0, r3
 800a564:	f003 f932 	bl	800d7cc <SDIO_ConfigData>

      return HAL_OK;
 800a568:	2300      	movs	r3, #0
 800a56a:	e000      	b.n	800a56e <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800a56c:	2302      	movs	r3, #2
  }
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3730      	adds	r7, #48	; 0x30
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}
 800a576:	bf00      	nop
 800a578:	0800ad61 	.word	0x0800ad61
 800a57c:	0800adfd 	.word	0x0800adfd
 800a580:	004005ff 	.word	0x004005ff
 800a584:	4225858c 	.word	0x4225858c

0800a588 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b084      	sub	sp, #16
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a594:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a59c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d008      	beq.n	800a5b6 <HAL_SD_IRQHandler+0x2e>
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	f003 0308 	and.w	r3, r3, #8
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d003      	beq.n	800a5b6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 ffc8 	bl	800b544 <SD_Read_IT>
 800a5b4:	e155      	b.n	800a862 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	f000 808f 	beq.w	800a6e4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a5ce:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5d6:	687a      	ldr	r2, [r7, #4]
 800a5d8:	6812      	ldr	r2, [r2, #0]
 800a5da:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800a5de:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800a5e2:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f022 0201 	bic.w	r2, r2, #1
 800a5f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f003 0308 	and.w	r3, r3, #8
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d039      	beq.n	800a672 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	f003 0302 	and.w	r3, r3, #2
 800a604:	2b00      	cmp	r3, #0
 800a606:	d104      	bne.n	800a612 <HAL_SD_IRQHandler+0x8a>
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	f003 0320 	and.w	r3, r3, #32
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d011      	beq.n	800a636 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	4618      	mov	r0, r3
 800a618:	f003 f9ae 	bl	800d978 <SDMMC_CmdStopTransfer>
 800a61c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800a61e:	68bb      	ldr	r3, [r7, #8]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d008      	beq.n	800a636 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	431a      	orrs	r2, r3
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f000 f91f 	bl	800a874 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	f240 523a 	movw	r2, #1338	; 0x53a
 800a63e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2201      	movs	r2, #1
 800a644:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2200      	movs	r2, #0
 800a64c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	f003 0301 	and.w	r3, r3, #1
 800a654:	2b00      	cmp	r3, #0
 800a656:	d104      	bne.n	800a662 <HAL_SD_IRQHandler+0xda>
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	f003 0302 	and.w	r3, r3, #2
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d003      	beq.n	800a66a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	f003 fe04 	bl	800e270 <HAL_SD_RxCpltCallback>
 800a668:	e0fb      	b.n	800a862 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f003 fdf6 	bl	800e25c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a670:	e0f7      	b.n	800a862 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a678:	2b00      	cmp	r3, #0
 800a67a:	f000 80f2 	beq.w	800a862 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	f003 0320 	and.w	r3, r3, #32
 800a684:	2b00      	cmp	r3, #0
 800a686:	d011      	beq.n	800a6ac <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4618      	mov	r0, r3
 800a68e:	f003 f973 	bl	800d978 <SDMMC_CmdStopTransfer>
 800a692:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d008      	beq.n	800a6ac <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	431a      	orrs	r2, r3
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f000 f8e4 	bl	800a874 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	f003 0301 	and.w	r3, r3, #1
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	f040 80d5 	bne.w	800a862 <HAL_SD_IRQHandler+0x2da>
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	f003 0302 	and.w	r3, r3, #2
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	f040 80cf 	bne.w	800a862 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f022 0208 	bic.w	r2, r2, #8
 800a6d2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2201      	movs	r2, #1
 800a6d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f003 fdbd 	bl	800e25c <HAL_SD_TxCpltCallback>
}
 800a6e2:	e0be      	b.n	800a862 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d008      	beq.n	800a704 <HAL_SD_IRQHandler+0x17c>
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	f003 0308 	and.w	r3, r3, #8
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d003      	beq.n	800a704 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f000 ff72 	bl	800b5e6 <SD_Write_IT>
 800a702:	e0ae      	b.n	800a862 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a70a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800a70e:	2b00      	cmp	r3, #0
 800a710:	f000 80a7 	beq.w	800a862 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a71a:	f003 0302 	and.w	r3, r3, #2
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d005      	beq.n	800a72e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a726:	f043 0202 	orr.w	r2, r3, #2
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a734:	f003 0308 	and.w	r3, r3, #8
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d005      	beq.n	800a748 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a740:	f043 0208 	orr.w	r2, r3, #8
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a74e:	f003 0320 	and.w	r3, r3, #32
 800a752:	2b00      	cmp	r3, #0
 800a754:	d005      	beq.n	800a762 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a75a:	f043 0220 	orr.w	r2, r3, #32
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a768:	f003 0310 	and.w	r3, r3, #16
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d005      	beq.n	800a77c <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a774:	f043 0210 	orr.w	r2, r3, #16
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f240 523a 	movw	r2, #1338	; 0x53a
 800a784:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800a794:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	4618      	mov	r0, r3
 800a79c:	f003 f8ec 	bl	800d978 <SDMMC_CmdStopTransfer>
 800a7a0:	4602      	mov	r2, r0
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7a6:	431a      	orrs	r2, r3
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f003 0308 	and.w	r3, r3, #8
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d00a      	beq.n	800a7cc <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2201      	movs	r2, #1
 800a7ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	f000 f855 	bl	800a874 <HAL_SD_ErrorCallback>
}
 800a7ca:	e04a      	b.n	800a862 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d045      	beq.n	800a862 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f003 0310 	and.w	r3, r3, #16
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d104      	bne.n	800a7ea <HAL_SD_IRQHandler+0x262>
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	f003 0320 	and.w	r3, r3, #32
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d011      	beq.n	800a80e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7ee:	4a1f      	ldr	r2, [pc, #124]	; (800a86c <HAL_SD_IRQHandler+0x2e4>)
 800a7f0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f7fd f98e 	bl	8007b18 <HAL_DMA_Abort_IT>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d02f      	beq.n	800a862 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a806:	4618      	mov	r0, r3
 800a808:	f000 fb4a 	bl	800aea0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800a80c:	e029      	b.n	800a862 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	f003 0301 	and.w	r3, r3, #1
 800a814:	2b00      	cmp	r3, #0
 800a816:	d104      	bne.n	800a822 <HAL_SD_IRQHandler+0x29a>
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	f003 0302 	and.w	r3, r3, #2
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d011      	beq.n	800a846 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a826:	4a12      	ldr	r2, [pc, #72]	; (800a870 <HAL_SD_IRQHandler+0x2e8>)
 800a828:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a82e:	4618      	mov	r0, r3
 800a830:	f7fd f972 	bl	8007b18 <HAL_DMA_Abort_IT>
 800a834:	4603      	mov	r3, r0
 800a836:	2b00      	cmp	r3, #0
 800a838:	d013      	beq.n	800a862 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a83e:	4618      	mov	r0, r3
 800a840:	f000 fb65 	bl	800af0e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800a844:	e00d      	b.n	800a862 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2200      	movs	r2, #0
 800a84a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2201      	movs	r2, #1
 800a850:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2200      	movs	r2, #0
 800a858:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800a85a:	6878      	ldr	r0, [r7, #4]
 800a85c:	f003 fcf4 	bl	800e248 <HAL_SD_AbortCallback>
}
 800a860:	e7ff      	b.n	800a862 <HAL_SD_IRQHandler+0x2da>
 800a862:	bf00      	nop
 800a864:	3710      	adds	r7, #16
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}
 800a86a:	bf00      	nop
 800a86c:	0800aea1 	.word	0x0800aea1
 800a870:	0800af0f 	.word	0x0800af0f

0800a874 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a874:	b480      	push	{r7}
 800a876:	b083      	sub	sp, #12
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a87c:	bf00      	nop
 800a87e:	370c      	adds	r7, #12
 800a880:	46bd      	mov	sp, r7
 800a882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a886:	4770      	bx	lr

0800a888 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a888:	b480      	push	{r7}
 800a88a:	b083      	sub	sp, #12
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a896:	0f9b      	lsrs	r3, r3, #30
 800a898:	b2da      	uxtb	r2, r3
 800a89a:	683b      	ldr	r3, [r7, #0]
 800a89c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8a2:	0e9b      	lsrs	r3, r3, #26
 800a8a4:	b2db      	uxtb	r3, r3
 800a8a6:	f003 030f 	and.w	r3, r3, #15
 800a8aa:	b2da      	uxtb	r2, r3
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8b4:	0e1b      	lsrs	r3, r3, #24
 800a8b6:	b2db      	uxtb	r3, r3
 800a8b8:	f003 0303 	and.w	r3, r3, #3
 800a8bc:	b2da      	uxtb	r2, r3
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8c6:	0c1b      	lsrs	r3, r3, #16
 800a8c8:	b2da      	uxtb	r2, r3
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8d2:	0a1b      	lsrs	r3, r3, #8
 800a8d4:	b2da      	uxtb	r2, r3
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8de:	b2da      	uxtb	r2, r3
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a8e8:	0d1b      	lsrs	r3, r3, #20
 800a8ea:	b29a      	uxth	r2, r3
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a8f4:	0c1b      	lsrs	r3, r3, #16
 800a8f6:	b2db      	uxtb	r3, r3
 800a8f8:	f003 030f 	and.w	r3, r3, #15
 800a8fc:	b2da      	uxtb	r2, r3
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a906:	0bdb      	lsrs	r3, r3, #15
 800a908:	b2db      	uxtb	r3, r3
 800a90a:	f003 0301 	and.w	r3, r3, #1
 800a90e:	b2da      	uxtb	r2, r3
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a918:	0b9b      	lsrs	r3, r3, #14
 800a91a:	b2db      	uxtb	r3, r3
 800a91c:	f003 0301 	and.w	r3, r3, #1
 800a920:	b2da      	uxtb	r2, r3
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a92a:	0b5b      	lsrs	r3, r3, #13
 800a92c:	b2db      	uxtb	r3, r3
 800a92e:	f003 0301 	and.w	r3, r3, #1
 800a932:	b2da      	uxtb	r2, r3
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a93c:	0b1b      	lsrs	r3, r3, #12
 800a93e:	b2db      	uxtb	r3, r3
 800a940:	f003 0301 	and.w	r3, r3, #1
 800a944:	b2da      	uxtb	r2, r3
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	2200      	movs	r2, #0
 800a94e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a954:	2b00      	cmp	r3, #0
 800a956:	d163      	bne.n	800aa20 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a95c:	009a      	lsls	r2, r3, #2
 800a95e:	f640 73fc 	movw	r3, #4092	; 0xffc
 800a962:	4013      	ands	r3, r2
 800a964:	687a      	ldr	r2, [r7, #4]
 800a966:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a968:	0f92      	lsrs	r2, r2, #30
 800a96a:	431a      	orrs	r2, r3
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a974:	0edb      	lsrs	r3, r3, #27
 800a976:	b2db      	uxtb	r3, r3
 800a978:	f003 0307 	and.w	r3, r3, #7
 800a97c:	b2da      	uxtb	r2, r3
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a986:	0e1b      	lsrs	r3, r3, #24
 800a988:	b2db      	uxtb	r3, r3
 800a98a:	f003 0307 	and.w	r3, r3, #7
 800a98e:	b2da      	uxtb	r2, r3
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a998:	0d5b      	lsrs	r3, r3, #21
 800a99a:	b2db      	uxtb	r3, r3
 800a99c:	f003 0307 	and.w	r3, r3, #7
 800a9a0:	b2da      	uxtb	r2, r3
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a9aa:	0c9b      	lsrs	r3, r3, #18
 800a9ac:	b2db      	uxtb	r3, r3
 800a9ae:	f003 0307 	and.w	r3, r3, #7
 800a9b2:	b2da      	uxtb	r2, r3
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a9bc:	0bdb      	lsrs	r3, r3, #15
 800a9be:	b2db      	uxtb	r3, r3
 800a9c0:	f003 0307 	and.w	r3, r3, #7
 800a9c4:	b2da      	uxtb	r2, r3
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	691b      	ldr	r3, [r3, #16]
 800a9ce:	1c5a      	adds	r2, r3, #1
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	7e1b      	ldrb	r3, [r3, #24]
 800a9d8:	b2db      	uxtb	r3, r3
 800a9da:	f003 0307 	and.w	r3, r3, #7
 800a9de:	3302      	adds	r3, #2
 800a9e0:	2201      	movs	r2, #1
 800a9e2:	fa02 f303 	lsl.w	r3, r2, r3
 800a9e6:	687a      	ldr	r2, [r7, #4]
 800a9e8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800a9ea:	fb02 f203 	mul.w	r2, r2, r3
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	7a1b      	ldrb	r3, [r3, #8]
 800a9f6:	b2db      	uxtb	r3, r3
 800a9f8:	f003 030f 	and.w	r3, r3, #15
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	409a      	lsls	r2, r3
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa08:	687a      	ldr	r2, [r7, #4]
 800aa0a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800aa0c:	0a52      	lsrs	r2, r2, #9
 800aa0e:	fb02 f203 	mul.w	r2, r2, r3
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aa1c:	661a      	str	r2, [r3, #96]	; 0x60
 800aa1e:	e031      	b.n	800aa84 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d11d      	bne.n	800aa64 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa2c:	041b      	lsls	r3, r3, #16
 800aa2e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aa36:	0c1b      	lsrs	r3, r3, #16
 800aa38:	431a      	orrs	r2, r3
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	691b      	ldr	r3, [r3, #16]
 800aa42:	3301      	adds	r3, #1
 800aa44:	029a      	lsls	r2, r3, #10
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aa58:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	661a      	str	r2, [r3, #96]	; 0x60
 800aa62:	e00f      	b.n	800aa84 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4a58      	ldr	r2, [pc, #352]	; (800abcc <HAL_SD_GetCardCSD+0x344>)
 800aa6a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa70:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2201      	movs	r2, #1
 800aa7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800aa80:	2301      	movs	r3, #1
 800aa82:	e09d      	b.n	800abc0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aa88:	0b9b      	lsrs	r3, r3, #14
 800aa8a:	b2db      	uxtb	r3, r3
 800aa8c:	f003 0301 	and.w	r3, r3, #1
 800aa90:	b2da      	uxtb	r2, r3
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aa9a:	09db      	lsrs	r3, r3, #7
 800aa9c:	b2db      	uxtb	r3, r3
 800aa9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaa2:	b2da      	uxtb	r2, r3
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aaac:	b2db      	uxtb	r3, r3
 800aaae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aab2:	b2da      	uxtb	r2, r3
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aabc:	0fdb      	lsrs	r3, r3, #31
 800aabe:	b2da      	uxtb	r2, r3
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aac8:	0f5b      	lsrs	r3, r3, #29
 800aaca:	b2db      	uxtb	r3, r3
 800aacc:	f003 0303 	and.w	r3, r3, #3
 800aad0:	b2da      	uxtb	r2, r3
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aada:	0e9b      	lsrs	r3, r3, #26
 800aadc:	b2db      	uxtb	r3, r3
 800aade:	f003 0307 	and.w	r3, r3, #7
 800aae2:	b2da      	uxtb	r2, r3
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aaec:	0d9b      	lsrs	r3, r3, #22
 800aaee:	b2db      	uxtb	r3, r3
 800aaf0:	f003 030f 	and.w	r3, r3, #15
 800aaf4:	b2da      	uxtb	r2, r3
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aafe:	0d5b      	lsrs	r3, r3, #21
 800ab00:	b2db      	uxtb	r3, r3
 800ab02:	f003 0301 	and.w	r3, r3, #1
 800ab06:	b2da      	uxtb	r2, r3
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	2200      	movs	r2, #0
 800ab12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab1a:	0c1b      	lsrs	r3, r3, #16
 800ab1c:	b2db      	uxtb	r3, r3
 800ab1e:	f003 0301 	and.w	r3, r3, #1
 800ab22:	b2da      	uxtb	r2, r3
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab2e:	0bdb      	lsrs	r3, r3, #15
 800ab30:	b2db      	uxtb	r3, r3
 800ab32:	f003 0301 	and.w	r3, r3, #1
 800ab36:	b2da      	uxtb	r2, r3
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab42:	0b9b      	lsrs	r3, r3, #14
 800ab44:	b2db      	uxtb	r3, r3
 800ab46:	f003 0301 	and.w	r3, r3, #1
 800ab4a:	b2da      	uxtb	r2, r3
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab56:	0b5b      	lsrs	r3, r3, #13
 800ab58:	b2db      	uxtb	r3, r3
 800ab5a:	f003 0301 	and.w	r3, r3, #1
 800ab5e:	b2da      	uxtb	r2, r3
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab6a:	0b1b      	lsrs	r3, r3, #12
 800ab6c:	b2db      	uxtb	r3, r3
 800ab6e:	f003 0301 	and.w	r3, r3, #1
 800ab72:	b2da      	uxtb	r2, r3
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab7e:	0a9b      	lsrs	r3, r3, #10
 800ab80:	b2db      	uxtb	r3, r3
 800ab82:	f003 0303 	and.w	r3, r3, #3
 800ab86:	b2da      	uxtb	r2, r3
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab92:	0a1b      	lsrs	r3, r3, #8
 800ab94:	b2db      	uxtb	r3, r3
 800ab96:	f003 0303 	and.w	r3, r3, #3
 800ab9a:	b2da      	uxtb	r2, r3
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aba6:	085b      	lsrs	r3, r3, #1
 800aba8:	b2db      	uxtb	r3, r3
 800abaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abae:	b2da      	uxtb	r2, r3
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	2201      	movs	r2, #1
 800abba:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800abbe:	2300      	movs	r3, #0
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	370c      	adds	r7, #12
 800abc4:	46bd      	mov	sp, r7
 800abc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abca:	4770      	bx	lr
 800abcc:	004005ff 	.word	0x004005ff

0800abd0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800abd0:	b480      	push	{r7}
 800abd2:	b083      	sub	sp, #12
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
 800abd8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800abf6:	683b      	ldr	r3, [r7, #0]
 800abf8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800ac1a:	2300      	movs	r3, #0
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	370c      	adds	r7, #12
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr

0800ac28 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800ac28:	b5b0      	push	{r4, r5, r7, lr}
 800ac2a:	b08e      	sub	sp, #56	; 0x38
 800ac2c:	af04      	add	r7, sp, #16
 800ac2e:	6078      	str	r0, [r7, #4]
 800ac30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2203      	movs	r2, #3
 800ac36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac3e:	2b03      	cmp	r3, #3
 800ac40:	d02e      	beq.n	800aca0 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac48:	d106      	bne.n	800ac58 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac4e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	639a      	str	r2, [r3, #56]	; 0x38
 800ac56:	e029      	b.n	800acac <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ac5e:	d10a      	bne.n	800ac76 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f000 fb0f 	bl	800b284 <SD_WideBus_Enable>
 800ac66:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac6e:	431a      	orrs	r2, r3
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	639a      	str	r2, [r3, #56]	; 0x38
 800ac74:	e01a      	b.n	800acac <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d10a      	bne.n	800ac92 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f000 fb4c 	bl	800b31a <SD_WideBus_Disable>
 800ac82:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac8a:	431a      	orrs	r2, r3
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	639a      	str	r2, [r3, #56]	; 0x38
 800ac90:	e00c      	b.n	800acac <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac96:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	639a      	str	r2, [r3, #56]	; 0x38
 800ac9e:	e005      	b.n	800acac <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aca4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d009      	beq.n	800acc8 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	4a18      	ldr	r2, [pc, #96]	; (800ad1c <HAL_SD_ConfigWideBusOperation+0xf4>)
 800acba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2201      	movs	r2, #1
 800acc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800acc4:	2301      	movs	r3, #1
 800acc6:	e024      	b.n	800ad12 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	685b      	ldr	r3, [r3, #4]
 800accc:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	689b      	ldr	r3, [r3, #8]
 800acd2:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	68db      	ldr	r3, [r3, #12]
 800acd8:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	695b      	ldr	r3, [r3, #20]
 800ace2:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	699b      	ldr	r3, [r3, #24]
 800ace8:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681d      	ldr	r5, [r3, #0]
 800acee:	466c      	mov	r4, sp
 800acf0:	f107 0318 	add.w	r3, r7, #24
 800acf4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800acf8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800acfc:	f107 030c 	add.w	r3, r7, #12
 800ad00:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ad02:	4628      	mov	r0, r5
 800ad04:	f002 fcb2 	bl	800d66c <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2201      	movs	r2, #1
 800ad0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ad10:	2300      	movs	r3, #0
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3728      	adds	r7, #40	; 0x28
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bdb0      	pop	{r4, r5, r7, pc}
 800ad1a:	bf00      	nop
 800ad1c:	004005ff 	.word	0x004005ff

0800ad20 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b086      	sub	sp, #24
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800ad2c:	f107 030c 	add.w	r3, r7, #12
 800ad30:	4619      	mov	r1, r3
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f000 fa7e 	bl	800b234 <SD_SendStatus>
 800ad38:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d005      	beq.n	800ad4c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	431a      	orrs	r2, r3
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	0a5b      	lsrs	r3, r3, #9
 800ad50:	f003 030f 	and.w	r3, r3, #15
 800ad54:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800ad56:	693b      	ldr	r3, [r7, #16]
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3718      	adds	r7, #24
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ad60:	b480      	push	{r7}
 800ad62:	b085      	sub	sp, #20
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad6c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ad7c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800ad7e:	bf00      	nop
 800ad80:	3714      	adds	r7, #20
 800ad82:	46bd      	mov	sp, r7
 800ad84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad88:	4770      	bx	lr

0800ad8a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ad8a:	b580      	push	{r7, lr}
 800ad8c:	b084      	sub	sp, #16
 800ad8e:	af00      	add	r7, sp, #0
 800ad90:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad96:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad9c:	2b82      	cmp	r3, #130	; 0x82
 800ad9e:	d111      	bne.n	800adc4 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	4618      	mov	r0, r3
 800ada6:	f002 fde7 	bl	800d978 <SDMMC_CmdStopTransfer>
 800adaa:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800adac:	68bb      	ldr	r3, [r7, #8]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d008      	beq.n	800adc4 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	431a      	orrs	r2, r3
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800adbe:	68f8      	ldr	r0, [r7, #12]
 800adc0:	f7ff fd58 	bl	800a874 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	f022 0208 	bic.w	r2, r2, #8
 800add2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f240 523a 	movw	r2, #1338	; 0x53a
 800addc:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	2201      	movs	r2, #1
 800ade2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	2200      	movs	r2, #0
 800adea:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800adec:	68f8      	ldr	r0, [r7, #12]
 800adee:	f003 fa3f 	bl	800e270 <HAL_SD_RxCpltCallback>
#endif
}
 800adf2:	bf00      	nop
 800adf4:	3710      	adds	r7, #16
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}
	...

0800adfc <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b086      	sub	sp, #24
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae08:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f7fd f830 	bl	8007e70 <HAL_DMA_GetError>
 800ae10:	4603      	mov	r3, r0
 800ae12:	2b02      	cmp	r3, #2
 800ae14:	d03e      	beq.n	800ae94 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800ae16:	697b      	ldr	r3, [r7, #20]
 800ae18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae1c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800ae1e:	697b      	ldr	r3, [r7, #20]
 800ae20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae24:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800ae26:	693b      	ldr	r3, [r7, #16]
 800ae28:	2b01      	cmp	r3, #1
 800ae2a:	d002      	beq.n	800ae32 <SD_DMAError+0x36>
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	2b01      	cmp	r3, #1
 800ae30:	d12d      	bne.n	800ae8e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ae32:	697b      	ldr	r3, [r7, #20]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	4a19      	ldr	r2, [pc, #100]	; (800ae9c <SD_DMAError+0xa0>)
 800ae38:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ae40:	697b      	ldr	r3, [r7, #20]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800ae48:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800ae4a:	697b      	ldr	r3, [r7, #20]
 800ae4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae4e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ae52:	697b      	ldr	r3, [r7, #20]
 800ae54:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800ae56:	6978      	ldr	r0, [r7, #20]
 800ae58:	f7ff ff62 	bl	800ad20 <HAL_SD_GetCardState>
 800ae5c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800ae5e:	68bb      	ldr	r3, [r7, #8]
 800ae60:	2b06      	cmp	r3, #6
 800ae62:	d002      	beq.n	800ae6a <SD_DMAError+0x6e>
 800ae64:	68bb      	ldr	r3, [r7, #8]
 800ae66:	2b05      	cmp	r3, #5
 800ae68:	d10a      	bne.n	800ae80 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f002 fd82 	bl	800d978 <SDMMC_CmdStopTransfer>
 800ae74:	4602      	mov	r2, r0
 800ae76:	697b      	ldr	r3, [r7, #20]
 800ae78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae7a:	431a      	orrs	r2, r3
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800ae80:	697b      	ldr	r3, [r7, #20]
 800ae82:	2201      	movs	r2, #1
 800ae84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ae88:	697b      	ldr	r3, [r7, #20]
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800ae8e:	6978      	ldr	r0, [r7, #20]
 800ae90:	f7ff fcf0 	bl	800a874 <HAL_SD_ErrorCallback>
#endif
  }
}
 800ae94:	bf00      	nop
 800ae96:	3718      	adds	r7, #24
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}
 800ae9c:	004005ff 	.word	0x004005ff

0800aea0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b084      	sub	sp, #16
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeac:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	f240 523a 	movw	r2, #1338	; 0x53a
 800aeb6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800aeb8:	68f8      	ldr	r0, [r7, #12]
 800aeba:	f7ff ff31 	bl	800ad20 <HAL_SD_GetCardState>
 800aebe:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	2201      	movs	r2, #1
 800aec4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	2200      	movs	r2, #0
 800aecc:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	2b06      	cmp	r3, #6
 800aed2:	d002      	beq.n	800aeda <SD_DMATxAbort+0x3a>
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	2b05      	cmp	r3, #5
 800aed8:	d10a      	bne.n	800aef0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	4618      	mov	r0, r3
 800aee0:	f002 fd4a 	bl	800d978 <SDMMC_CmdStopTransfer>
 800aee4:	4602      	mov	r2, r0
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeea:	431a      	orrs	r2, r3
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d103      	bne.n	800af00 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800aef8:	68f8      	ldr	r0, [r7, #12]
 800aefa:	f003 f9a5 	bl	800e248 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800aefe:	e002      	b.n	800af06 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800af00:	68f8      	ldr	r0, [r7, #12]
 800af02:	f7ff fcb7 	bl	800a874 <HAL_SD_ErrorCallback>
}
 800af06:	bf00      	nop
 800af08:	3710      	adds	r7, #16
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}

0800af0e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800af0e:	b580      	push	{r7, lr}
 800af10:	b084      	sub	sp, #16
 800af12:	af00      	add	r7, sp, #0
 800af14:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af1a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	f240 523a 	movw	r2, #1338	; 0x53a
 800af24:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800af26:	68f8      	ldr	r0, [r7, #12]
 800af28:	f7ff fefa 	bl	800ad20 <HAL_SD_GetCardState>
 800af2c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	2201      	movs	r2, #1
 800af32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	2200      	movs	r2, #0
 800af3a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	2b06      	cmp	r3, #6
 800af40:	d002      	beq.n	800af48 <SD_DMARxAbort+0x3a>
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	2b05      	cmp	r3, #5
 800af46:	d10a      	bne.n	800af5e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	4618      	mov	r0, r3
 800af4e:	f002 fd13 	bl	800d978 <SDMMC_CmdStopTransfer>
 800af52:	4602      	mov	r2, r0
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af58:	431a      	orrs	r2, r3
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af62:	2b00      	cmp	r3, #0
 800af64:	d103      	bne.n	800af6e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800af66:	68f8      	ldr	r0, [r7, #12]
 800af68:	f003 f96e 	bl	800e248 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800af6c:	e002      	b.n	800af74 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800af6e:	68f8      	ldr	r0, [r7, #12]
 800af70:	f7ff fc80 	bl	800a874 <HAL_SD_ErrorCallback>
}
 800af74:	bf00      	nop
 800af76:	3710      	adds	r7, #16
 800af78:	46bd      	mov	sp, r7
 800af7a:	bd80      	pop	{r7, pc}

0800af7c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800af7c:	b5b0      	push	{r4, r5, r7, lr}
 800af7e:	b094      	sub	sp, #80	; 0x50
 800af80:	af04      	add	r7, sp, #16
 800af82:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800af84:	2301      	movs	r3, #1
 800af86:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	4618      	mov	r0, r3
 800af8e:	f002 fbc5 	bl	800d71c <SDIO_GetPowerState>
 800af92:	4603      	mov	r3, r0
 800af94:	2b00      	cmp	r3, #0
 800af96:	d102      	bne.n	800af9e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800af98:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800af9c:	e0b7      	b.n	800b10e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800afa2:	2b03      	cmp	r3, #3
 800afa4:	d02f      	beq.n	800b006 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	4618      	mov	r0, r3
 800afac:	f002 fdee 	bl	800db8c <SDMMC_CmdSendCID>
 800afb0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800afb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d001      	beq.n	800afbc <SD_InitCard+0x40>
    {
      return errorstate;
 800afb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afba:	e0a8      	b.n	800b10e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	2100      	movs	r1, #0
 800afc2:	4618      	mov	r0, r3
 800afc4:	f002 fbef 	bl	800d7a6 <SDIO_GetResponse>
 800afc8:	4602      	mov	r2, r0
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	2104      	movs	r1, #4
 800afd4:	4618      	mov	r0, r3
 800afd6:	f002 fbe6 	bl	800d7a6 <SDIO_GetResponse>
 800afda:	4602      	mov	r2, r0
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	2108      	movs	r1, #8
 800afe6:	4618      	mov	r0, r3
 800afe8:	f002 fbdd 	bl	800d7a6 <SDIO_GetResponse>
 800afec:	4602      	mov	r2, r0
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	210c      	movs	r1, #12
 800aff8:	4618      	mov	r0, r3
 800affa:	f002 fbd4 	bl	800d7a6 <SDIO_GetResponse>
 800affe:	4602      	mov	r2, r0
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b00a:	2b03      	cmp	r3, #3
 800b00c:	d00d      	beq.n	800b02a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f107 020e 	add.w	r2, r7, #14
 800b016:	4611      	mov	r1, r2
 800b018:	4618      	mov	r0, r3
 800b01a:	f002 fdf4 	bl	800dc06 <SDMMC_CmdSetRelAdd>
 800b01e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b022:	2b00      	cmp	r3, #0
 800b024:	d001      	beq.n	800b02a <SD_InitCard+0xae>
    {
      return errorstate;
 800b026:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b028:	e071      	b.n	800b10e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b02e:	2b03      	cmp	r3, #3
 800b030:	d036      	beq.n	800b0a0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800b032:	89fb      	ldrh	r3, [r7, #14]
 800b034:	461a      	mov	r2, r3
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681a      	ldr	r2, [r3, #0]
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b042:	041b      	lsls	r3, r3, #16
 800b044:	4619      	mov	r1, r3
 800b046:	4610      	mov	r0, r2
 800b048:	f002 fdbe 	bl	800dbc8 <SDMMC_CmdSendCSD>
 800b04c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b04e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b050:	2b00      	cmp	r3, #0
 800b052:	d001      	beq.n	800b058 <SD_InitCard+0xdc>
    {
      return errorstate;
 800b054:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b056:	e05a      	b.n	800b10e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	2100      	movs	r1, #0
 800b05e:	4618      	mov	r0, r3
 800b060:	f002 fba1 	bl	800d7a6 <SDIO_GetResponse>
 800b064:	4602      	mov	r2, r0
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	2104      	movs	r1, #4
 800b070:	4618      	mov	r0, r3
 800b072:	f002 fb98 	bl	800d7a6 <SDIO_GetResponse>
 800b076:	4602      	mov	r2, r0
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	2108      	movs	r1, #8
 800b082:	4618      	mov	r0, r3
 800b084:	f002 fb8f 	bl	800d7a6 <SDIO_GetResponse>
 800b088:	4602      	mov	r2, r0
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	210c      	movs	r1, #12
 800b094:	4618      	mov	r0, r3
 800b096:	f002 fb86 	bl	800d7a6 <SDIO_GetResponse>
 800b09a:	4602      	mov	r2, r0
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	2104      	movs	r1, #4
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	f002 fb7d 	bl	800d7a6 <SDIO_GetResponse>
 800b0ac:	4603      	mov	r3, r0
 800b0ae:	0d1a      	lsrs	r2, r3, #20
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800b0b4:	f107 0310 	add.w	r3, r7, #16
 800b0b8:	4619      	mov	r1, r3
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f7ff fbe4 	bl	800a888 <HAL_SD_GetCardCSD>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d002      	beq.n	800b0cc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b0c6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b0ca:	e020      	b.n	800b10e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	6819      	ldr	r1, [r3, #0]
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b0d4:	041b      	lsls	r3, r3, #16
 800b0d6:	f04f 0400 	mov.w	r4, #0
 800b0da:	461a      	mov	r2, r3
 800b0dc:	4623      	mov	r3, r4
 800b0de:	4608      	mov	r0, r1
 800b0e0:	f002 fc6c 	bl	800d9bc <SDMMC_CmdSelDesel>
 800b0e4:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800b0e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d001      	beq.n	800b0f0 <SD_InitCard+0x174>
  {
    return errorstate;
 800b0ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0ee:	e00e      	b.n	800b10e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681d      	ldr	r5, [r3, #0]
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	466c      	mov	r4, sp
 800b0f8:	f103 0210 	add.w	r2, r3, #16
 800b0fc:	ca07      	ldmia	r2, {r0, r1, r2}
 800b0fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b102:	3304      	adds	r3, #4
 800b104:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b106:	4628      	mov	r0, r5
 800b108:	f002 fab0 	bl	800d66c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800b10c:	2300      	movs	r3, #0
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3740      	adds	r7, #64	; 0x40
 800b112:	46bd      	mov	sp, r7
 800b114:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800b118 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b086      	sub	sp, #24
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b120:	2300      	movs	r3, #0
 800b122:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800b124:	2300      	movs	r3, #0
 800b126:	617b      	str	r3, [r7, #20]
 800b128:	2300      	movs	r3, #0
 800b12a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	4618      	mov	r0, r3
 800b132:	f002 fc66 	bl	800da02 <SDMMC_CmdGoIdleState>
 800b136:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d001      	beq.n	800b142 <SD_PowerON+0x2a>
  {
    return errorstate;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	e072      	b.n	800b228 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	4618      	mov	r0, r3
 800b148:	f002 fc79 	bl	800da3e <SDMMC_CmdOperCond>
 800b14c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d00d      	beq.n	800b170 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2200      	movs	r2, #0
 800b158:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	4618      	mov	r0, r3
 800b160:	f002 fc4f 	bl	800da02 <SDMMC_CmdGoIdleState>
 800b164:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d004      	beq.n	800b176 <SD_PowerON+0x5e>
    {
      return errorstate;
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	e05b      	b.n	800b228 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2201      	movs	r2, #1
 800b174:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b17a:	2b01      	cmp	r3, #1
 800b17c:	d137      	bne.n	800b1ee <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	2100      	movs	r1, #0
 800b184:	4618      	mov	r0, r3
 800b186:	f002 fc79 	bl	800da7c <SDMMC_CmdAppCommand>
 800b18a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d02d      	beq.n	800b1ee <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b192:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b196:	e047      	b.n	800b228 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	2100      	movs	r1, #0
 800b19e:	4618      	mov	r0, r3
 800b1a0:	f002 fc6c 	bl	800da7c <SDMMC_CmdAppCommand>
 800b1a4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d001      	beq.n	800b1b0 <SD_PowerON+0x98>
    {
      return errorstate;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	e03b      	b.n	800b228 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	491e      	ldr	r1, [pc, #120]	; (800b230 <SD_PowerON+0x118>)
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f002 fc82 	bl	800dac0 <SDMMC_CmdAppOperCommand>
 800b1bc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d002      	beq.n	800b1ca <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b1c4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b1c8:	e02e      	b.n	800b228 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	2100      	movs	r1, #0
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	f002 fae8 	bl	800d7a6 <SDIO_GetResponse>
 800b1d6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800b1d8:	697b      	ldr	r3, [r7, #20]
 800b1da:	0fdb      	lsrs	r3, r3, #31
 800b1dc:	2b01      	cmp	r3, #1
 800b1de:	d101      	bne.n	800b1e4 <SD_PowerON+0xcc>
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	e000      	b.n	800b1e6 <SD_PowerON+0xce>
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	613b      	str	r3, [r7, #16]

    count++;
 800b1e8:	68bb      	ldr	r3, [r7, #8]
 800b1ea:	3301      	adds	r3, #1
 800b1ec:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b1ee:	68bb      	ldr	r3, [r7, #8]
 800b1f0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b1f4:	4293      	cmp	r3, r2
 800b1f6:	d802      	bhi.n	800b1fe <SD_PowerON+0xe6>
 800b1f8:	693b      	ldr	r3, [r7, #16]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d0cc      	beq.n	800b198 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b204:	4293      	cmp	r3, r2
 800b206:	d902      	bls.n	800b20e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800b208:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b20c:	e00c      	b.n	800b228 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800b20e:	697b      	ldr	r3, [r7, #20]
 800b210:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b214:	2b00      	cmp	r3, #0
 800b216:	d003      	beq.n	800b220 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2201      	movs	r2, #1
 800b21c:	645a      	str	r2, [r3, #68]	; 0x44
 800b21e:	e002      	b.n	800b226 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2200      	movs	r2, #0
 800b224:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800b226:	2300      	movs	r3, #0
}
 800b228:	4618      	mov	r0, r3
 800b22a:	3718      	adds	r7, #24
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}
 800b230:	c1100000 	.word	0xc1100000

0800b234 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b084      	sub	sp, #16
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
 800b23c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800b23e:	683b      	ldr	r3, [r7, #0]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d102      	bne.n	800b24a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800b244:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b248:	e018      	b.n	800b27c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681a      	ldr	r2, [r3, #0]
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b252:	041b      	lsls	r3, r3, #16
 800b254:	4619      	mov	r1, r3
 800b256:	4610      	mov	r0, r2
 800b258:	f002 fcf6 	bl	800dc48 <SDMMC_CmdSendStatus>
 800b25c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d001      	beq.n	800b268 <SD_SendStatus+0x34>
  {
    return errorstate;
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	e009      	b.n	800b27c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	2100      	movs	r1, #0
 800b26e:	4618      	mov	r0, r3
 800b270:	f002 fa99 	bl	800d7a6 <SDIO_GetResponse>
 800b274:	4602      	mov	r2, r0
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800b27a:	2300      	movs	r3, #0
}
 800b27c:	4618      	mov	r0, r3
 800b27e:	3710      	adds	r7, #16
 800b280:	46bd      	mov	sp, r7
 800b282:	bd80      	pop	{r7, pc}

0800b284 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b086      	sub	sp, #24
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b28c:	2300      	movs	r3, #0
 800b28e:	60fb      	str	r3, [r7, #12]
 800b290:	2300      	movs	r3, #0
 800b292:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	2100      	movs	r1, #0
 800b29a:	4618      	mov	r0, r3
 800b29c:	f002 fa83 	bl	800d7a6 <SDIO_GetResponse>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b2a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b2aa:	d102      	bne.n	800b2b2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b2ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b2b0:	e02f      	b.n	800b312 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b2b2:	f107 030c 	add.w	r3, r7, #12
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	6878      	ldr	r0, [r7, #4]
 800b2ba:	f000 f879 	bl	800b3b0 <SD_FindSCR>
 800b2be:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b2c0:	697b      	ldr	r3, [r7, #20]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d001      	beq.n	800b2ca <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	e023      	b.n	800b312 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b2ca:	693b      	ldr	r3, [r7, #16]
 800b2cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d01c      	beq.n	800b30e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681a      	ldr	r2, [r3, #0]
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b2dc:	041b      	lsls	r3, r3, #16
 800b2de:	4619      	mov	r1, r3
 800b2e0:	4610      	mov	r0, r2
 800b2e2:	f002 fbcb 	bl	800da7c <SDMMC_CmdAppCommand>
 800b2e6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d001      	beq.n	800b2f2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800b2ee:	697b      	ldr	r3, [r7, #20]
 800b2f0:	e00f      	b.n	800b312 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	2102      	movs	r1, #2
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	f002 fc04 	bl	800db06 <SDMMC_CmdBusWidth>
 800b2fe:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b300:	697b      	ldr	r3, [r7, #20]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d001      	beq.n	800b30a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	e003      	b.n	800b312 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b30a:	2300      	movs	r3, #0
 800b30c:	e001      	b.n	800b312 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b30e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800b312:	4618      	mov	r0, r3
 800b314:	3718      	adds	r7, #24
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}

0800b31a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800b31a:	b580      	push	{r7, lr}
 800b31c:	b086      	sub	sp, #24
 800b31e:	af00      	add	r7, sp, #0
 800b320:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b322:	2300      	movs	r3, #0
 800b324:	60fb      	str	r3, [r7, #12]
 800b326:	2300      	movs	r3, #0
 800b328:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	2100      	movs	r1, #0
 800b330:	4618      	mov	r0, r3
 800b332:	f002 fa38 	bl	800d7a6 <SDIO_GetResponse>
 800b336:	4603      	mov	r3, r0
 800b338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b33c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b340:	d102      	bne.n	800b348 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b342:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b346:	e02f      	b.n	800b3a8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b348:	f107 030c 	add.w	r3, r7, #12
 800b34c:	4619      	mov	r1, r3
 800b34e:	6878      	ldr	r0, [r7, #4]
 800b350:	f000 f82e 	bl	800b3b0 <SD_FindSCR>
 800b354:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b356:	697b      	ldr	r3, [r7, #20]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d001      	beq.n	800b360 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800b35c:	697b      	ldr	r3, [r7, #20]
 800b35e:	e023      	b.n	800b3a8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b360:	693b      	ldr	r3, [r7, #16]
 800b362:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b366:	2b00      	cmp	r3, #0
 800b368:	d01c      	beq.n	800b3a4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681a      	ldr	r2, [r3, #0]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b372:	041b      	lsls	r3, r3, #16
 800b374:	4619      	mov	r1, r3
 800b376:	4610      	mov	r0, r2
 800b378:	f002 fb80 	bl	800da7c <SDMMC_CmdAppCommand>
 800b37c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b37e:	697b      	ldr	r3, [r7, #20]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d001      	beq.n	800b388 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	e00f      	b.n	800b3a8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	2100      	movs	r1, #0
 800b38e:	4618      	mov	r0, r3
 800b390:	f002 fbb9 	bl	800db06 <SDMMC_CmdBusWidth>
 800b394:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b396:	697b      	ldr	r3, [r7, #20]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d001      	beq.n	800b3a0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800b39c:	697b      	ldr	r3, [r7, #20]
 800b39e:	e003      	b.n	800b3a8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	e001      	b.n	800b3a8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b3a4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	3718      	adds	r7, #24
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	bd80      	pop	{r7, pc}

0800b3b0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800b3b0:	b590      	push	{r4, r7, lr}
 800b3b2:	b08f      	sub	sp, #60	; 0x3c
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
 800b3b8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b3ba:	f7fb fd63 	bl	8006e84 <HAL_GetTick>
 800b3be:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	60bb      	str	r3, [r7, #8]
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	2108      	movs	r1, #8
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f002 fa24 	bl	800d824 <SDMMC_CmdBlockLength>
 800b3dc:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b3de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d001      	beq.n	800b3e8 <SD_FindSCR+0x38>
  {
    return errorstate;
 800b3e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3e6:	e0a9      	b.n	800b53c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681a      	ldr	r2, [r3, #0]
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b3f0:	041b      	lsls	r3, r3, #16
 800b3f2:	4619      	mov	r1, r3
 800b3f4:	4610      	mov	r0, r2
 800b3f6:	f002 fb41 	bl	800da7c <SDMMC_CmdAppCommand>
 800b3fa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b3fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d001      	beq.n	800b406 <SD_FindSCR+0x56>
  {
    return errorstate;
 800b402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b404:	e09a      	b.n	800b53c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b406:	f04f 33ff 	mov.w	r3, #4294967295
 800b40a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800b40c:	2308      	movs	r3, #8
 800b40e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800b410:	2330      	movs	r3, #48	; 0x30
 800b412:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800b414:	2302      	movs	r3, #2
 800b416:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800b418:	2300      	movs	r3, #0
 800b41a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800b41c:	2301      	movs	r3, #1
 800b41e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	f107 0210 	add.w	r2, r7, #16
 800b428:	4611      	mov	r1, r2
 800b42a:	4618      	mov	r0, r3
 800b42c:	f002 f9ce 	bl	800d7cc <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	4618      	mov	r0, r3
 800b436:	f002 fb88 	bl	800db4a <SDMMC_CmdSendSCR>
 800b43a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d022      	beq.n	800b488 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800b442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b444:	e07a      	b.n	800b53c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b44c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b450:	2b00      	cmp	r3, #0
 800b452:	d00e      	beq.n	800b472 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6819      	ldr	r1, [r3, #0]
 800b458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b45a:	009b      	lsls	r3, r3, #2
 800b45c:	f107 0208 	add.w	r2, r7, #8
 800b460:	18d4      	adds	r4, r2, r3
 800b462:	4608      	mov	r0, r1
 800b464:	f002 f92d 	bl	800d6c2 <SDIO_ReadFIFO>
 800b468:	4603      	mov	r3, r0
 800b46a:	6023      	str	r3, [r4, #0]
      index++;
 800b46c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b46e:	3301      	adds	r3, #1
 800b470:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b472:	f7fb fd07 	bl	8006e84 <HAL_GetTick>
 800b476:	4602      	mov	r2, r0
 800b478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b47a:	1ad3      	subs	r3, r2, r3
 800b47c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b480:	d102      	bne.n	800b488 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b482:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b486:	e059      	b.n	800b53c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b48e:	f240 432a 	movw	r3, #1066	; 0x42a
 800b492:	4013      	ands	r3, r2
 800b494:	2b00      	cmp	r3, #0
 800b496:	d0d6      	beq.n	800b446 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b49e:	f003 0308 	and.w	r3, r3, #8
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d005      	beq.n	800b4b2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	2208      	movs	r2, #8
 800b4ac:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b4ae:	2308      	movs	r3, #8
 800b4b0:	e044      	b.n	800b53c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4b8:	f003 0302 	and.w	r3, r3, #2
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d005      	beq.n	800b4cc <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	2202      	movs	r2, #2
 800b4c6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b4c8:	2302      	movs	r3, #2
 800b4ca:	e037      	b.n	800b53c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4d2:	f003 0320 	and.w	r3, r3, #32
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d005      	beq.n	800b4e6 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	2220      	movs	r2, #32
 800b4e0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800b4e2:	2320      	movs	r3, #32
 800b4e4:	e02a      	b.n	800b53c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	f240 523a 	movw	r2, #1338	; 0x53a
 800b4ee:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	061a      	lsls	r2, r3, #24
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	021b      	lsls	r3, r3, #8
 800b4f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b4fc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	0a1b      	lsrs	r3, r3, #8
 800b502:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b506:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	0e1b      	lsrs	r3, r3, #24
 800b50c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b50e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b510:	601a      	str	r2, [r3, #0]
    scr++;
 800b512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b514:	3304      	adds	r3, #4
 800b516:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	061a      	lsls	r2, r3, #24
 800b51c:	68bb      	ldr	r3, [r7, #8]
 800b51e:	021b      	lsls	r3, r3, #8
 800b520:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b524:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	0a1b      	lsrs	r3, r3, #8
 800b52a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b52e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b530:	68bb      	ldr	r3, [r7, #8]
 800b532:	0e1b      	lsrs	r3, r3, #24
 800b534:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b538:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800b53a:	2300      	movs	r3, #0
}
 800b53c:	4618      	mov	r0, r3
 800b53e:	373c      	adds	r7, #60	; 0x3c
 800b540:	46bd      	mov	sp, r7
 800b542:	bd90      	pop	{r4, r7, pc}

0800b544 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b086      	sub	sp, #24
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b550:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b556:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800b558:	693b      	ldr	r3, [r7, #16]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d03f      	beq.n	800b5de <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800b55e:	2300      	movs	r3, #0
 800b560:	617b      	str	r3, [r7, #20]
 800b562:	e033      	b.n	800b5cc <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	4618      	mov	r0, r3
 800b56a:	f002 f8aa 	bl	800d6c2 <SDIO_ReadFIFO>
 800b56e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	b2da      	uxtb	r2, r3
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	3301      	adds	r3, #1
 800b57c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b57e:	693b      	ldr	r3, [r7, #16]
 800b580:	3b01      	subs	r3, #1
 800b582:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	0a1b      	lsrs	r3, r3, #8
 800b588:	b2da      	uxtb	r2, r3
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	3301      	adds	r3, #1
 800b592:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b594:	693b      	ldr	r3, [r7, #16]
 800b596:	3b01      	subs	r3, #1
 800b598:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800b59a:	68bb      	ldr	r3, [r7, #8]
 800b59c:	0c1b      	lsrs	r3, r3, #16
 800b59e:	b2da      	uxtb	r2, r3
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	3301      	adds	r3, #1
 800b5a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b5aa:	693b      	ldr	r3, [r7, #16]
 800b5ac:	3b01      	subs	r3, #1
 800b5ae:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	0e1b      	lsrs	r3, r3, #24
 800b5b4:	b2da      	uxtb	r2, r3
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	3301      	adds	r3, #1
 800b5be:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b5c0:	693b      	ldr	r3, [r7, #16]
 800b5c2:	3b01      	subs	r3, #1
 800b5c4:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	3301      	adds	r3, #1
 800b5ca:	617b      	str	r3, [r7, #20]
 800b5cc:	697b      	ldr	r3, [r7, #20]
 800b5ce:	2b07      	cmp	r3, #7
 800b5d0:	d9c8      	bls.n	800b564 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	68fa      	ldr	r2, [r7, #12]
 800b5d6:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	693a      	ldr	r2, [r7, #16]
 800b5dc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800b5de:	bf00      	nop
 800b5e0:	3718      	adds	r7, #24
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}

0800b5e6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800b5e6:	b580      	push	{r7, lr}
 800b5e8:	b086      	sub	sp, #24
 800b5ea:	af00      	add	r7, sp, #0
 800b5ec:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	6a1b      	ldr	r3, [r3, #32]
 800b5f2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5f8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d043      	beq.n	800b688 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800b600:	2300      	movs	r3, #0
 800b602:	617b      	str	r3, [r7, #20]
 800b604:	e037      	b.n	800b676 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	781b      	ldrb	r3, [r3, #0]
 800b60a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	3301      	adds	r3, #1
 800b610:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	3b01      	subs	r3, #1
 800b616:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	781b      	ldrb	r3, [r3, #0]
 800b61c:	021a      	lsls	r2, r3, #8
 800b61e:	68bb      	ldr	r3, [r7, #8]
 800b620:	4313      	orrs	r3, r2
 800b622:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	3301      	adds	r3, #1
 800b628:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b62a:	693b      	ldr	r3, [r7, #16]
 800b62c:	3b01      	subs	r3, #1
 800b62e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	781b      	ldrb	r3, [r3, #0]
 800b634:	041a      	lsls	r2, r3, #16
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	4313      	orrs	r3, r2
 800b63a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	3301      	adds	r3, #1
 800b640:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b642:	693b      	ldr	r3, [r7, #16]
 800b644:	3b01      	subs	r3, #1
 800b646:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	781b      	ldrb	r3, [r3, #0]
 800b64c:	061a      	lsls	r2, r3, #24
 800b64e:	68bb      	ldr	r3, [r7, #8]
 800b650:	4313      	orrs	r3, r2
 800b652:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	3301      	adds	r3, #1
 800b658:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b65a:	693b      	ldr	r3, [r7, #16]
 800b65c:	3b01      	subs	r3, #1
 800b65e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f107 0208 	add.w	r2, r7, #8
 800b668:	4611      	mov	r1, r2
 800b66a:	4618      	mov	r0, r3
 800b66c:	f002 f836 	bl	800d6dc <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800b670:	697b      	ldr	r3, [r7, #20]
 800b672:	3301      	adds	r3, #1
 800b674:	617b      	str	r3, [r7, #20]
 800b676:	697b      	ldr	r3, [r7, #20]
 800b678:	2b07      	cmp	r3, #7
 800b67a:	d9c4      	bls.n	800b606 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	68fa      	ldr	r2, [r7, #12]
 800b680:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	693a      	ldr	r2, [r7, #16]
 800b686:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800b688:	bf00      	nop
 800b68a:	3718      	adds	r7, #24
 800b68c:	46bd      	mov	sp, r7
 800b68e:	bd80      	pop	{r7, pc}

0800b690 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b690:	b580      	push	{r7, lr}
 800b692:	b082      	sub	sp, #8
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d101      	bne.n	800b6a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b69e:	2301      	movs	r3, #1
 800b6a0:	e056      	b.n	800b750 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b6ae:	b2db      	uxtb	r3, r3
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d106      	bne.n	800b6c2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b6bc:	6878      	ldr	r0, [r7, #4]
 800b6be:	f7f9 fcfd 	bl	80050bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	2202      	movs	r2, #2
 800b6c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	681a      	ldr	r2, [r3, #0]
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b6d8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	685a      	ldr	r2, [r3, #4]
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	689b      	ldr	r3, [r3, #8]
 800b6e2:	431a      	orrs	r2, r3
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	68db      	ldr	r3, [r3, #12]
 800b6e8:	431a      	orrs	r2, r3
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	691b      	ldr	r3, [r3, #16]
 800b6ee:	431a      	orrs	r2, r3
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	695b      	ldr	r3, [r3, #20]
 800b6f4:	431a      	orrs	r2, r3
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	699b      	ldr	r3, [r3, #24]
 800b6fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b6fe:	431a      	orrs	r2, r3
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	69db      	ldr	r3, [r3, #28]
 800b704:	431a      	orrs	r2, r3
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	6a1b      	ldr	r3, [r3, #32]
 800b70a:	ea42 0103 	orr.w	r1, r2, r3
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	430a      	orrs	r2, r1
 800b718:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	699b      	ldr	r3, [r3, #24]
 800b71e:	0c1b      	lsrs	r3, r3, #16
 800b720:	f003 0104 	and.w	r1, r3, #4
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	430a      	orrs	r2, r1
 800b72e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	69da      	ldr	r2, [r3, #28]
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b73e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2200      	movs	r2, #0
 800b744:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2201      	movs	r2, #1
 800b74a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b74e:	2300      	movs	r3, #0
}
 800b750:	4618      	mov	r0, r3
 800b752:	3708      	adds	r7, #8
 800b754:	46bd      	mov	sp, r7
 800b756:	bd80      	pop	{r7, pc}

0800b758 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b088      	sub	sp, #32
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	60f8      	str	r0, [r7, #12]
 800b760:	60b9      	str	r1, [r7, #8]
 800b762:	603b      	str	r3, [r7, #0]
 800b764:	4613      	mov	r3, r2
 800b766:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b768:	2300      	movs	r3, #0
 800b76a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b772:	2b01      	cmp	r3, #1
 800b774:	d101      	bne.n	800b77a <HAL_SPI_Transmit+0x22>
 800b776:	2302      	movs	r3, #2
 800b778:	e11e      	b.n	800b9b8 <HAL_SPI_Transmit+0x260>
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	2201      	movs	r2, #1
 800b77e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b782:	f7fb fb7f 	bl	8006e84 <HAL_GetTick>
 800b786:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b788:	88fb      	ldrh	r3, [r7, #6]
 800b78a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b792:	b2db      	uxtb	r3, r3
 800b794:	2b01      	cmp	r3, #1
 800b796:	d002      	beq.n	800b79e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b798:	2302      	movs	r3, #2
 800b79a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b79c:	e103      	b.n	800b9a6 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d002      	beq.n	800b7aa <HAL_SPI_Transmit+0x52>
 800b7a4:	88fb      	ldrh	r3, [r7, #6]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d102      	bne.n	800b7b0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b7ae:	e0fa      	b.n	800b9a6 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	2203      	movs	r2, #3
 800b7b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	68ba      	ldr	r2, [r7, #8]
 800b7c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	88fa      	ldrh	r2, [r7, #6]
 800b7c8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	88fa      	ldrh	r2, [r7, #6]
 800b7ce:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	2200      	movs	r2, #0
 800b7da:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	2200      	movs	r2, #0
 800b7e0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	2200      	movs	r2, #0
 800b7e6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	689b      	ldr	r3, [r3, #8]
 800b7f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b7f6:	d107      	bne.n	800b808 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	681a      	ldr	r2, [r3, #0]
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b806:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b812:	2b40      	cmp	r3, #64	; 0x40
 800b814:	d007      	beq.n	800b826 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	681a      	ldr	r2, [r3, #0]
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b824:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	68db      	ldr	r3, [r3, #12]
 800b82a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b82e:	d14b      	bne.n	800b8c8 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	685b      	ldr	r3, [r3, #4]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d002      	beq.n	800b83e <HAL_SPI_Transmit+0xe6>
 800b838:	8afb      	ldrh	r3, [r7, #22]
 800b83a:	2b01      	cmp	r3, #1
 800b83c:	d13e      	bne.n	800b8bc <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b842:	881a      	ldrh	r2, [r3, #0]
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b84e:	1c9a      	adds	r2, r3, #2
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b858:	b29b      	uxth	r3, r3
 800b85a:	3b01      	subs	r3, #1
 800b85c:	b29a      	uxth	r2, r3
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b862:	e02b      	b.n	800b8bc <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	689b      	ldr	r3, [r3, #8]
 800b86a:	f003 0302 	and.w	r3, r3, #2
 800b86e:	2b02      	cmp	r3, #2
 800b870:	d112      	bne.n	800b898 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b876:	881a      	ldrh	r2, [r3, #0]
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b882:	1c9a      	adds	r2, r3, #2
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b88c:	b29b      	uxth	r3, r3
 800b88e:	3b01      	subs	r3, #1
 800b890:	b29a      	uxth	r2, r3
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	86da      	strh	r2, [r3, #54]	; 0x36
 800b896:	e011      	b.n	800b8bc <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b898:	f7fb faf4 	bl	8006e84 <HAL_GetTick>
 800b89c:	4602      	mov	r2, r0
 800b89e:	69bb      	ldr	r3, [r7, #24]
 800b8a0:	1ad3      	subs	r3, r2, r3
 800b8a2:	683a      	ldr	r2, [r7, #0]
 800b8a4:	429a      	cmp	r2, r3
 800b8a6:	d803      	bhi.n	800b8b0 <HAL_SPI_Transmit+0x158>
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8ae:	d102      	bne.n	800b8b6 <HAL_SPI_Transmit+0x15e>
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d102      	bne.n	800b8bc <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800b8b6:	2303      	movs	r3, #3
 800b8b8:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b8ba:	e074      	b.n	800b9a6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b8c0:	b29b      	uxth	r3, r3
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d1ce      	bne.n	800b864 <HAL_SPI_Transmit+0x10c>
 800b8c6:	e04c      	b.n	800b962 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	685b      	ldr	r3, [r3, #4]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d002      	beq.n	800b8d6 <HAL_SPI_Transmit+0x17e>
 800b8d0:	8afb      	ldrh	r3, [r7, #22]
 800b8d2:	2b01      	cmp	r3, #1
 800b8d4:	d140      	bne.n	800b958 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	330c      	adds	r3, #12
 800b8e0:	7812      	ldrb	r2, [r2, #0]
 800b8e2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8e8:	1c5a      	adds	r2, r3, #1
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b8f2:	b29b      	uxth	r3, r3
 800b8f4:	3b01      	subs	r3, #1
 800b8f6:	b29a      	uxth	r2, r3
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b8fc:	e02c      	b.n	800b958 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	689b      	ldr	r3, [r3, #8]
 800b904:	f003 0302 	and.w	r3, r3, #2
 800b908:	2b02      	cmp	r3, #2
 800b90a:	d113      	bne.n	800b934 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	330c      	adds	r3, #12
 800b916:	7812      	ldrb	r2, [r2, #0]
 800b918:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b91e:	1c5a      	adds	r2, r3, #1
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b928:	b29b      	uxth	r3, r3
 800b92a:	3b01      	subs	r3, #1
 800b92c:	b29a      	uxth	r2, r3
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	86da      	strh	r2, [r3, #54]	; 0x36
 800b932:	e011      	b.n	800b958 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b934:	f7fb faa6 	bl	8006e84 <HAL_GetTick>
 800b938:	4602      	mov	r2, r0
 800b93a:	69bb      	ldr	r3, [r7, #24]
 800b93c:	1ad3      	subs	r3, r2, r3
 800b93e:	683a      	ldr	r2, [r7, #0]
 800b940:	429a      	cmp	r2, r3
 800b942:	d803      	bhi.n	800b94c <HAL_SPI_Transmit+0x1f4>
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b94a:	d102      	bne.n	800b952 <HAL_SPI_Transmit+0x1fa>
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d102      	bne.n	800b958 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800b952:	2303      	movs	r3, #3
 800b954:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b956:	e026      	b.n	800b9a6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b95c:	b29b      	uxth	r3, r3
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d1cd      	bne.n	800b8fe <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b962:	69ba      	ldr	r2, [r7, #24]
 800b964:	6839      	ldr	r1, [r7, #0]
 800b966:	68f8      	ldr	r0, [r7, #12]
 800b968:	f000 fba4 	bl	800c0b4 <SPI_EndRxTxTransaction>
 800b96c:	4603      	mov	r3, r0
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d002      	beq.n	800b978 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	2220      	movs	r2, #32
 800b976:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	689b      	ldr	r3, [r3, #8]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d10a      	bne.n	800b996 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b980:	2300      	movs	r3, #0
 800b982:	613b      	str	r3, [r7, #16]
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	68db      	ldr	r3, [r3, #12]
 800b98a:	613b      	str	r3, [r7, #16]
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	689b      	ldr	r3, [r3, #8]
 800b992:	613b      	str	r3, [r7, #16]
 800b994:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d002      	beq.n	800b9a4 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800b99e:	2301      	movs	r3, #1
 800b9a0:	77fb      	strb	r3, [r7, #31]
 800b9a2:	e000      	b.n	800b9a6 <HAL_SPI_Transmit+0x24e>
  }

error:
 800b9a4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	2201      	movs	r2, #1
 800b9aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b9b6:	7ffb      	ldrb	r3, [r7, #31]
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3720      	adds	r7, #32
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}

0800b9c0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b088      	sub	sp, #32
 800b9c4:	af02      	add	r7, sp, #8
 800b9c6:	60f8      	str	r0, [r7, #12]
 800b9c8:	60b9      	str	r1, [r7, #8]
 800b9ca:	603b      	str	r3, [r7, #0]
 800b9cc:	4613      	mov	r3, r2
 800b9ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	685b      	ldr	r3, [r3, #4]
 800b9d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b9dc:	d112      	bne.n	800ba04 <HAL_SPI_Receive+0x44>
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	689b      	ldr	r3, [r3, #8]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d10e      	bne.n	800ba04 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	2204      	movs	r2, #4
 800b9ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b9ee:	88fa      	ldrh	r2, [r7, #6]
 800b9f0:	683b      	ldr	r3, [r7, #0]
 800b9f2:	9300      	str	r3, [sp, #0]
 800b9f4:	4613      	mov	r3, r2
 800b9f6:	68ba      	ldr	r2, [r7, #8]
 800b9f8:	68b9      	ldr	r1, [r7, #8]
 800b9fa:	68f8      	ldr	r0, [r7, #12]
 800b9fc:	f000 f8e9 	bl	800bbd2 <HAL_SPI_TransmitReceive>
 800ba00:	4603      	mov	r3, r0
 800ba02:	e0e2      	b.n	800bbca <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ba0a:	2b01      	cmp	r3, #1
 800ba0c:	d101      	bne.n	800ba12 <HAL_SPI_Receive+0x52>
 800ba0e:	2302      	movs	r3, #2
 800ba10:	e0db      	b.n	800bbca <HAL_SPI_Receive+0x20a>
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	2201      	movs	r2, #1
 800ba16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ba1a:	f7fb fa33 	bl	8006e84 <HAL_GetTick>
 800ba1e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ba26:	b2db      	uxtb	r3, r3
 800ba28:	2b01      	cmp	r3, #1
 800ba2a:	d002      	beq.n	800ba32 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800ba2c:	2302      	movs	r3, #2
 800ba2e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ba30:	e0c2      	b.n	800bbb8 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d002      	beq.n	800ba3e <HAL_SPI_Receive+0x7e>
 800ba38:	88fb      	ldrh	r3, [r7, #6]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d102      	bne.n	800ba44 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800ba3e:	2301      	movs	r3, #1
 800ba40:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ba42:	e0b9      	b.n	800bbb8 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	2204      	movs	r2, #4
 800ba48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	2200      	movs	r2, #0
 800ba50:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	68ba      	ldr	r2, [r7, #8]
 800ba56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	88fa      	ldrh	r2, [r7, #6]
 800ba5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	88fa      	ldrh	r2, [r7, #6]
 800ba62:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2200      	movs	r2, #0
 800ba68:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	2200      	movs	r2, #0
 800ba74:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	2200      	movs	r2, #0
 800ba7a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	2200      	movs	r2, #0
 800ba80:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	689b      	ldr	r3, [r3, #8]
 800ba86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba8a:	d107      	bne.n	800ba9c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	681a      	ldr	r2, [r3, #0]
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ba9a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800baa6:	2b40      	cmp	r3, #64	; 0x40
 800baa8:	d007      	beq.n	800baba <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	681a      	ldr	r2, [r3, #0]
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bab8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	68db      	ldr	r3, [r3, #12]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d162      	bne.n	800bb88 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800bac2:	e02e      	b.n	800bb22 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	689b      	ldr	r3, [r3, #8]
 800baca:	f003 0301 	and.w	r3, r3, #1
 800bace:	2b01      	cmp	r3, #1
 800bad0:	d115      	bne.n	800bafe <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f103 020c 	add.w	r2, r3, #12
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bade:	7812      	ldrb	r2, [r2, #0]
 800bae0:	b2d2      	uxtb	r2, r2
 800bae2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bae8:	1c5a      	adds	r2, r3, #1
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800baf2:	b29b      	uxth	r3, r3
 800baf4:	3b01      	subs	r3, #1
 800baf6:	b29a      	uxth	r2, r3
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bafc:	e011      	b.n	800bb22 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bafe:	f7fb f9c1 	bl	8006e84 <HAL_GetTick>
 800bb02:	4602      	mov	r2, r0
 800bb04:	693b      	ldr	r3, [r7, #16]
 800bb06:	1ad3      	subs	r3, r2, r3
 800bb08:	683a      	ldr	r2, [r7, #0]
 800bb0a:	429a      	cmp	r2, r3
 800bb0c:	d803      	bhi.n	800bb16 <HAL_SPI_Receive+0x156>
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb14:	d102      	bne.n	800bb1c <HAL_SPI_Receive+0x15c>
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d102      	bne.n	800bb22 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800bb1c:	2303      	movs	r3, #3
 800bb1e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bb20:	e04a      	b.n	800bbb8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb26:	b29b      	uxth	r3, r3
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d1cb      	bne.n	800bac4 <HAL_SPI_Receive+0x104>
 800bb2c:	e031      	b.n	800bb92 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	689b      	ldr	r3, [r3, #8]
 800bb34:	f003 0301 	and.w	r3, r3, #1
 800bb38:	2b01      	cmp	r3, #1
 800bb3a:	d113      	bne.n	800bb64 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	68da      	ldr	r2, [r3, #12]
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb46:	b292      	uxth	r2, r2
 800bb48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb4e:	1c9a      	adds	r2, r3, #2
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb58:	b29b      	uxth	r3, r3
 800bb5a:	3b01      	subs	r3, #1
 800bb5c:	b29a      	uxth	r2, r3
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb62:	e011      	b.n	800bb88 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bb64:	f7fb f98e 	bl	8006e84 <HAL_GetTick>
 800bb68:	4602      	mov	r2, r0
 800bb6a:	693b      	ldr	r3, [r7, #16]
 800bb6c:	1ad3      	subs	r3, r2, r3
 800bb6e:	683a      	ldr	r2, [r7, #0]
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d803      	bhi.n	800bb7c <HAL_SPI_Receive+0x1bc>
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb7a:	d102      	bne.n	800bb82 <HAL_SPI_Receive+0x1c2>
 800bb7c:	683b      	ldr	r3, [r7, #0]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d102      	bne.n	800bb88 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800bb82:	2303      	movs	r3, #3
 800bb84:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bb86:	e017      	b.n	800bbb8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb8c:	b29b      	uxth	r3, r3
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d1cd      	bne.n	800bb2e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bb92:	693a      	ldr	r2, [r7, #16]
 800bb94:	6839      	ldr	r1, [r7, #0]
 800bb96:	68f8      	ldr	r0, [r7, #12]
 800bb98:	f000 fa27 	bl	800bfea <SPI_EndRxTransaction>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d002      	beq.n	800bba8 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	2220      	movs	r2, #32
 800bba6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d002      	beq.n	800bbb6 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800bbb0:	2301      	movs	r3, #1
 800bbb2:	75fb      	strb	r3, [r7, #23]
 800bbb4:	e000      	b.n	800bbb8 <HAL_SPI_Receive+0x1f8>
  }

error :
 800bbb6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	2201      	movs	r2, #1
 800bbbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bbc8:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbca:	4618      	mov	r0, r3
 800bbcc:	3718      	adds	r7, #24
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	bd80      	pop	{r7, pc}

0800bbd2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bbd2:	b580      	push	{r7, lr}
 800bbd4:	b08c      	sub	sp, #48	; 0x30
 800bbd6:	af00      	add	r7, sp, #0
 800bbd8:	60f8      	str	r0, [r7, #12]
 800bbda:	60b9      	str	r1, [r7, #8]
 800bbdc:	607a      	str	r2, [r7, #4]
 800bbde:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bbf0:	2b01      	cmp	r3, #1
 800bbf2:	d101      	bne.n	800bbf8 <HAL_SPI_TransmitReceive+0x26>
 800bbf4:	2302      	movs	r3, #2
 800bbf6:	e18a      	b.n	800bf0e <HAL_SPI_TransmitReceive+0x33c>
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	2201      	movs	r2, #1
 800bbfc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bc00:	f7fb f940 	bl	8006e84 <HAL_GetTick>
 800bc04:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bc0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	685b      	ldr	r3, [r3, #4]
 800bc14:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800bc16:	887b      	ldrh	r3, [r7, #2]
 800bc18:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bc1a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bc1e:	2b01      	cmp	r3, #1
 800bc20:	d00f      	beq.n	800bc42 <HAL_SPI_TransmitReceive+0x70>
 800bc22:	69fb      	ldr	r3, [r7, #28]
 800bc24:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bc28:	d107      	bne.n	800bc3a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	689b      	ldr	r3, [r3, #8]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d103      	bne.n	800bc3a <HAL_SPI_TransmitReceive+0x68>
 800bc32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bc36:	2b04      	cmp	r3, #4
 800bc38:	d003      	beq.n	800bc42 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800bc3a:	2302      	movs	r3, #2
 800bc3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bc40:	e15b      	b.n	800befa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bc42:	68bb      	ldr	r3, [r7, #8]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d005      	beq.n	800bc54 <HAL_SPI_TransmitReceive+0x82>
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d002      	beq.n	800bc54 <HAL_SPI_TransmitReceive+0x82>
 800bc4e:	887b      	ldrh	r3, [r7, #2]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d103      	bne.n	800bc5c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800bc54:	2301      	movs	r3, #1
 800bc56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bc5a:	e14e      	b.n	800befa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bc62:	b2db      	uxtb	r3, r3
 800bc64:	2b04      	cmp	r3, #4
 800bc66:	d003      	beq.n	800bc70 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	2205      	movs	r2, #5
 800bc6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	2200      	movs	r2, #0
 800bc74:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	687a      	ldr	r2, [r7, #4]
 800bc7a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	887a      	ldrh	r2, [r7, #2]
 800bc80:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	887a      	ldrh	r2, [r7, #2]
 800bc86:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	68ba      	ldr	r2, [r7, #8]
 800bc8c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	887a      	ldrh	r2, [r7, #2]
 800bc92:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	887a      	ldrh	r2, [r7, #2]
 800bc98:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	2200      	movs	r2, #0
 800bca4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcb0:	2b40      	cmp	r3, #64	; 0x40
 800bcb2:	d007      	beq.n	800bcc4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	681a      	ldr	r2, [r3, #0]
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bcc2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	68db      	ldr	r3, [r3, #12]
 800bcc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bccc:	d178      	bne.n	800bdc0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d002      	beq.n	800bcdc <HAL_SPI_TransmitReceive+0x10a>
 800bcd6:	8b7b      	ldrh	r3, [r7, #26]
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	d166      	bne.n	800bdaa <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bce0:	881a      	ldrh	r2, [r3, #0]
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcec:	1c9a      	adds	r2, r3, #2
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bcf6:	b29b      	uxth	r3, r3
 800bcf8:	3b01      	subs	r3, #1
 800bcfa:	b29a      	uxth	r2, r3
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bd00:	e053      	b.n	800bdaa <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	689b      	ldr	r3, [r3, #8]
 800bd08:	f003 0302 	and.w	r3, r3, #2
 800bd0c:	2b02      	cmp	r3, #2
 800bd0e:	d11b      	bne.n	800bd48 <HAL_SPI_TransmitReceive+0x176>
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bd14:	b29b      	uxth	r3, r3
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d016      	beq.n	800bd48 <HAL_SPI_TransmitReceive+0x176>
 800bd1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd1c:	2b01      	cmp	r3, #1
 800bd1e:	d113      	bne.n	800bd48 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd24:	881a      	ldrh	r2, [r3, #0]
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd30:	1c9a      	adds	r2, r3, #2
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bd3a:	b29b      	uxth	r3, r3
 800bd3c:	3b01      	subs	r3, #1
 800bd3e:	b29a      	uxth	r2, r3
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bd44:	2300      	movs	r3, #0
 800bd46:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	689b      	ldr	r3, [r3, #8]
 800bd4e:	f003 0301 	and.w	r3, r3, #1
 800bd52:	2b01      	cmp	r3, #1
 800bd54:	d119      	bne.n	800bd8a <HAL_SPI_TransmitReceive+0x1b8>
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd5a:	b29b      	uxth	r3, r3
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d014      	beq.n	800bd8a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	68da      	ldr	r2, [r3, #12]
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd6a:	b292      	uxth	r2, r2
 800bd6c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd72:	1c9a      	adds	r2, r3, #2
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd7c:	b29b      	uxth	r3, r3
 800bd7e:	3b01      	subs	r3, #1
 800bd80:	b29a      	uxth	r2, r3
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bd86:	2301      	movs	r3, #1
 800bd88:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800bd8a:	f7fb f87b 	bl	8006e84 <HAL_GetTick>
 800bd8e:	4602      	mov	r2, r0
 800bd90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd92:	1ad3      	subs	r3, r2, r3
 800bd94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bd96:	429a      	cmp	r2, r3
 800bd98:	d807      	bhi.n	800bdaa <HAL_SPI_TransmitReceive+0x1d8>
 800bd9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bda0:	d003      	beq.n	800bdaa <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800bda2:	2303      	movs	r3, #3
 800bda4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bda8:	e0a7      	b.n	800befa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bdae:	b29b      	uxth	r3, r3
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d1a6      	bne.n	800bd02 <HAL_SPI_TransmitReceive+0x130>
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdb8:	b29b      	uxth	r3, r3
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d1a1      	bne.n	800bd02 <HAL_SPI_TransmitReceive+0x130>
 800bdbe:	e07c      	b.n	800beba <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	685b      	ldr	r3, [r3, #4]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d002      	beq.n	800bdce <HAL_SPI_TransmitReceive+0x1fc>
 800bdc8:	8b7b      	ldrh	r3, [r7, #26]
 800bdca:	2b01      	cmp	r3, #1
 800bdcc:	d16b      	bne.n	800bea6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	330c      	adds	r3, #12
 800bdd8:	7812      	ldrb	r2, [r2, #0]
 800bdda:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bde0:	1c5a      	adds	r2, r3, #1
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bdea:	b29b      	uxth	r3, r3
 800bdec:	3b01      	subs	r3, #1
 800bdee:	b29a      	uxth	r2, r3
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bdf4:	e057      	b.n	800bea6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	689b      	ldr	r3, [r3, #8]
 800bdfc:	f003 0302 	and.w	r3, r3, #2
 800be00:	2b02      	cmp	r3, #2
 800be02:	d11c      	bne.n	800be3e <HAL_SPI_TransmitReceive+0x26c>
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be08:	b29b      	uxth	r3, r3
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d017      	beq.n	800be3e <HAL_SPI_TransmitReceive+0x26c>
 800be0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be10:	2b01      	cmp	r3, #1
 800be12:	d114      	bne.n	800be3e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	330c      	adds	r3, #12
 800be1e:	7812      	ldrb	r2, [r2, #0]
 800be20:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be26:	1c5a      	adds	r2, r3, #1
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be30:	b29b      	uxth	r3, r3
 800be32:	3b01      	subs	r3, #1
 800be34:	b29a      	uxth	r2, r3
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800be3a:	2300      	movs	r3, #0
 800be3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	689b      	ldr	r3, [r3, #8]
 800be44:	f003 0301 	and.w	r3, r3, #1
 800be48:	2b01      	cmp	r3, #1
 800be4a:	d119      	bne.n	800be80 <HAL_SPI_TransmitReceive+0x2ae>
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be50:	b29b      	uxth	r3, r3
 800be52:	2b00      	cmp	r3, #0
 800be54:	d014      	beq.n	800be80 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	68da      	ldr	r2, [r3, #12]
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be60:	b2d2      	uxtb	r2, r2
 800be62:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be68:	1c5a      	adds	r2, r3, #1
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be72:	b29b      	uxth	r3, r3
 800be74:	3b01      	subs	r3, #1
 800be76:	b29a      	uxth	r2, r3
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800be7c:	2301      	movs	r3, #1
 800be7e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800be80:	f7fb f800 	bl	8006e84 <HAL_GetTick>
 800be84:	4602      	mov	r2, r0
 800be86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be88:	1ad3      	subs	r3, r2, r3
 800be8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800be8c:	429a      	cmp	r2, r3
 800be8e:	d803      	bhi.n	800be98 <HAL_SPI_TransmitReceive+0x2c6>
 800be90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be96:	d102      	bne.n	800be9e <HAL_SPI_TransmitReceive+0x2cc>
 800be98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d103      	bne.n	800bea6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800be9e:	2303      	movs	r3, #3
 800bea0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bea4:	e029      	b.n	800befa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800beaa:	b29b      	uxth	r3, r3
 800beac:	2b00      	cmp	r3, #0
 800beae:	d1a2      	bne.n	800bdf6 <HAL_SPI_TransmitReceive+0x224>
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800beb4:	b29b      	uxth	r3, r3
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d19d      	bne.n	800bdf6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800beba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bebc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bebe:	68f8      	ldr	r0, [r7, #12]
 800bec0:	f000 f8f8 	bl	800c0b4 <SPI_EndRxTxTransaction>
 800bec4:	4603      	mov	r3, r0
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d006      	beq.n	800bed8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800beca:	2301      	movs	r3, #1
 800becc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	2220      	movs	r2, #32
 800bed4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800bed6:	e010      	b.n	800befa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	689b      	ldr	r3, [r3, #8]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d10b      	bne.n	800bef8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bee0:	2300      	movs	r3, #0
 800bee2:	617b      	str	r3, [r7, #20]
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	68db      	ldr	r3, [r3, #12]
 800beea:	617b      	str	r3, [r7, #20]
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	689b      	ldr	r3, [r3, #8]
 800bef2:	617b      	str	r3, [r7, #20]
 800bef4:	697b      	ldr	r3, [r7, #20]
 800bef6:	e000      	b.n	800befa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800bef8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	2201      	movs	r2, #1
 800befe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	2200      	movs	r2, #0
 800bf06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bf0a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800bf0e:	4618      	mov	r0, r3
 800bf10:	3730      	adds	r7, #48	; 0x30
 800bf12:	46bd      	mov	sp, r7
 800bf14:	bd80      	pop	{r7, pc}

0800bf16 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bf16:	b580      	push	{r7, lr}
 800bf18:	b084      	sub	sp, #16
 800bf1a:	af00      	add	r7, sp, #0
 800bf1c:	60f8      	str	r0, [r7, #12]
 800bf1e:	60b9      	str	r1, [r7, #8]
 800bf20:	603b      	str	r3, [r7, #0]
 800bf22:	4613      	mov	r3, r2
 800bf24:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bf26:	e04c      	b.n	800bfc2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bf28:	683b      	ldr	r3, [r7, #0]
 800bf2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf2e:	d048      	beq.n	800bfc2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800bf30:	f7fa ffa8 	bl	8006e84 <HAL_GetTick>
 800bf34:	4602      	mov	r2, r0
 800bf36:	69bb      	ldr	r3, [r7, #24]
 800bf38:	1ad3      	subs	r3, r2, r3
 800bf3a:	683a      	ldr	r2, [r7, #0]
 800bf3c:	429a      	cmp	r2, r3
 800bf3e:	d902      	bls.n	800bf46 <SPI_WaitFlagStateUntilTimeout+0x30>
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d13d      	bne.n	800bfc2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	685a      	ldr	r2, [r3, #4]
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bf54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	685b      	ldr	r3, [r3, #4]
 800bf5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bf5e:	d111      	bne.n	800bf84 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	689b      	ldr	r3, [r3, #8]
 800bf64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bf68:	d004      	beq.n	800bf74 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	689b      	ldr	r3, [r3, #8]
 800bf6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf72:	d107      	bne.n	800bf84 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	681a      	ldr	r2, [r3, #0]
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bf82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bf8c:	d10f      	bne.n	800bfae <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	681a      	ldr	r2, [r3, #0]
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bf9c:	601a      	str	r2, [r3, #0]
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	681a      	ldr	r2, [r3, #0]
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bfac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	2201      	movs	r2, #1
 800bfb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	2200      	movs	r2, #0
 800bfba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800bfbe:	2303      	movs	r3, #3
 800bfc0:	e00f      	b.n	800bfe2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	689a      	ldr	r2, [r3, #8]
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	4013      	ands	r3, r2
 800bfcc:	68ba      	ldr	r2, [r7, #8]
 800bfce:	429a      	cmp	r2, r3
 800bfd0:	bf0c      	ite	eq
 800bfd2:	2301      	moveq	r3, #1
 800bfd4:	2300      	movne	r3, #0
 800bfd6:	b2db      	uxtb	r3, r3
 800bfd8:	461a      	mov	r2, r3
 800bfda:	79fb      	ldrb	r3, [r7, #7]
 800bfdc:	429a      	cmp	r2, r3
 800bfde:	d1a3      	bne.n	800bf28 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800bfe0:	2300      	movs	r3, #0
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3710      	adds	r7, #16
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}

0800bfea <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800bfea:	b580      	push	{r7, lr}
 800bfec:	b086      	sub	sp, #24
 800bfee:	af02      	add	r7, sp, #8
 800bff0:	60f8      	str	r0, [r7, #12]
 800bff2:	60b9      	str	r1, [r7, #8]
 800bff4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	685b      	ldr	r3, [r3, #4]
 800bffa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bffe:	d111      	bne.n	800c024 <SPI_EndRxTransaction+0x3a>
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	689b      	ldr	r3, [r3, #8]
 800c004:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c008:	d004      	beq.n	800c014 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	689b      	ldr	r3, [r3, #8]
 800c00e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c012:	d107      	bne.n	800c024 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	681a      	ldr	r2, [r3, #0]
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c022:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	685b      	ldr	r3, [r3, #4]
 800c028:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c02c:	d12a      	bne.n	800c084 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	689b      	ldr	r3, [r3, #8]
 800c032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c036:	d012      	beq.n	800c05e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	9300      	str	r3, [sp, #0]
 800c03c:	68bb      	ldr	r3, [r7, #8]
 800c03e:	2200      	movs	r2, #0
 800c040:	2180      	movs	r1, #128	; 0x80
 800c042:	68f8      	ldr	r0, [r7, #12]
 800c044:	f7ff ff67 	bl	800bf16 <SPI_WaitFlagStateUntilTimeout>
 800c048:	4603      	mov	r3, r0
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d02d      	beq.n	800c0aa <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c052:	f043 0220 	orr.w	r2, r3, #32
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800c05a:	2303      	movs	r3, #3
 800c05c:	e026      	b.n	800c0ac <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	9300      	str	r3, [sp, #0]
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	2200      	movs	r2, #0
 800c066:	2101      	movs	r1, #1
 800c068:	68f8      	ldr	r0, [r7, #12]
 800c06a:	f7ff ff54 	bl	800bf16 <SPI_WaitFlagStateUntilTimeout>
 800c06e:	4603      	mov	r3, r0
 800c070:	2b00      	cmp	r3, #0
 800c072:	d01a      	beq.n	800c0aa <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c078:	f043 0220 	orr.w	r2, r3, #32
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800c080:	2303      	movs	r3, #3
 800c082:	e013      	b.n	800c0ac <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	9300      	str	r3, [sp, #0]
 800c088:	68bb      	ldr	r3, [r7, #8]
 800c08a:	2200      	movs	r2, #0
 800c08c:	2101      	movs	r1, #1
 800c08e:	68f8      	ldr	r0, [r7, #12]
 800c090:	f7ff ff41 	bl	800bf16 <SPI_WaitFlagStateUntilTimeout>
 800c094:	4603      	mov	r3, r0
 800c096:	2b00      	cmp	r3, #0
 800c098:	d007      	beq.n	800c0aa <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c09e:	f043 0220 	orr.w	r2, r3, #32
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c0a6:	2303      	movs	r3, #3
 800c0a8:	e000      	b.n	800c0ac <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800c0aa:	2300      	movs	r3, #0
}
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	3710      	adds	r7, #16
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	bd80      	pop	{r7, pc}

0800c0b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b088      	sub	sp, #32
 800c0b8:	af02      	add	r7, sp, #8
 800c0ba:	60f8      	str	r0, [r7, #12]
 800c0bc:	60b9      	str	r1, [r7, #8]
 800c0be:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c0c0:	4b1b      	ldr	r3, [pc, #108]	; (800c130 <SPI_EndRxTxTransaction+0x7c>)
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	4a1b      	ldr	r2, [pc, #108]	; (800c134 <SPI_EndRxTxTransaction+0x80>)
 800c0c6:	fba2 2303 	umull	r2, r3, r2, r3
 800c0ca:	0d5b      	lsrs	r3, r3, #21
 800c0cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c0d0:	fb02 f303 	mul.w	r3, r2, r3
 800c0d4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	685b      	ldr	r3, [r3, #4]
 800c0da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c0de:	d112      	bne.n	800c106 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	9300      	str	r3, [sp, #0]
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	2180      	movs	r1, #128	; 0x80
 800c0ea:	68f8      	ldr	r0, [r7, #12]
 800c0ec:	f7ff ff13 	bl	800bf16 <SPI_WaitFlagStateUntilTimeout>
 800c0f0:	4603      	mov	r3, r0
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d016      	beq.n	800c124 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0fa:	f043 0220 	orr.w	r2, r3, #32
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c102:	2303      	movs	r3, #3
 800c104:	e00f      	b.n	800c126 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c106:	697b      	ldr	r3, [r7, #20]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d00a      	beq.n	800c122 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800c10c:	697b      	ldr	r3, [r7, #20]
 800c10e:	3b01      	subs	r3, #1
 800c110:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	689b      	ldr	r3, [r3, #8]
 800c118:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c11c:	2b80      	cmp	r3, #128	; 0x80
 800c11e:	d0f2      	beq.n	800c106 <SPI_EndRxTxTransaction+0x52>
 800c120:	e000      	b.n	800c124 <SPI_EndRxTxTransaction+0x70>
        break;
 800c122:	bf00      	nop
  }

  return HAL_OK;
 800c124:	2300      	movs	r3, #0
}
 800c126:	4618      	mov	r0, r3
 800c128:	3718      	adds	r7, #24
 800c12a:	46bd      	mov	sp, r7
 800c12c:	bd80      	pop	{r7, pc}
 800c12e:	bf00      	nop
 800c130:	20000000 	.word	0x20000000
 800c134:	165e9f81 	.word	0x165e9f81

0800c138 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b082      	sub	sp, #8
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d101      	bne.n	800c14a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c146:	2301      	movs	r3, #1
 800c148:	e01d      	b.n	800c186 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c150:	b2db      	uxtb	r3, r3
 800c152:	2b00      	cmp	r3, #0
 800c154:	d106      	bne.n	800c164 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	2200      	movs	r2, #0
 800c15a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c15e:	6878      	ldr	r0, [r7, #4]
 800c160:	f7f9 f868 	bl	8005234 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	2202      	movs	r2, #2
 800c168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681a      	ldr	r2, [r3, #0]
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	3304      	adds	r3, #4
 800c174:	4619      	mov	r1, r3
 800c176:	4610      	mov	r0, r2
 800c178:	f000 fb56 	bl	800c828 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2201      	movs	r2, #1
 800c180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c184:	2300      	movs	r3, #0
}
 800c186:	4618      	mov	r0, r3
 800c188:	3708      	adds	r7, #8
 800c18a:	46bd      	mov	sp, r7
 800c18c:	bd80      	pop	{r7, pc}

0800c18e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c18e:	b480      	push	{r7}
 800c190:	b085      	sub	sp, #20
 800c192:	af00      	add	r7, sp, #0
 800c194:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	68da      	ldr	r2, [r3, #12]
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	f042 0201 	orr.w	r2, r2, #1
 800c1a4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	689b      	ldr	r3, [r3, #8]
 800c1ac:	f003 0307 	and.w	r3, r3, #7
 800c1b0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	2b06      	cmp	r3, #6
 800c1b6:	d007      	beq.n	800c1c8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	681a      	ldr	r2, [r3, #0]
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f042 0201 	orr.w	r2, r2, #1
 800c1c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c1c8:	2300      	movs	r3, #0
}
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	3714      	adds	r7, #20
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d4:	4770      	bx	lr

0800c1d6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c1d6:	b580      	push	{r7, lr}
 800c1d8:	b082      	sub	sp, #8
 800c1da:	af00      	add	r7, sp, #0
 800c1dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d101      	bne.n	800c1e8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c1e4:	2301      	movs	r3, #1
 800c1e6:	e01d      	b.n	800c224 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c1ee:	b2db      	uxtb	r3, r3
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d106      	bne.n	800c202 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c1fc:	6878      	ldr	r0, [r7, #4]
 800c1fe:	f7f8 ffa5 	bl	800514c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	2202      	movs	r2, #2
 800c206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681a      	ldr	r2, [r3, #0]
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	3304      	adds	r3, #4
 800c212:	4619      	mov	r1, r3
 800c214:	4610      	mov	r0, r2
 800c216:	f000 fb07 	bl	800c828 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	2201      	movs	r2, #1
 800c21e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c222:	2300      	movs	r3, #0
}
 800c224:	4618      	mov	r0, r3
 800c226:	3708      	adds	r7, #8
 800c228:	46bd      	mov	sp, r7
 800c22a:	bd80      	pop	{r7, pc}

0800c22c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b084      	sub	sp, #16
 800c230:	af00      	add	r7, sp, #0
 800c232:	6078      	str	r0, [r7, #4]
 800c234:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	2201      	movs	r2, #1
 800c23c:	6839      	ldr	r1, [r7, #0]
 800c23e:	4618      	mov	r0, r3
 800c240:	f000 fd42 	bl	800ccc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	4a15      	ldr	r2, [pc, #84]	; (800c2a0 <HAL_TIM_PWM_Start+0x74>)
 800c24a:	4293      	cmp	r3, r2
 800c24c:	d004      	beq.n	800c258 <HAL_TIM_PWM_Start+0x2c>
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	4a14      	ldr	r2, [pc, #80]	; (800c2a4 <HAL_TIM_PWM_Start+0x78>)
 800c254:	4293      	cmp	r3, r2
 800c256:	d101      	bne.n	800c25c <HAL_TIM_PWM_Start+0x30>
 800c258:	2301      	movs	r3, #1
 800c25a:	e000      	b.n	800c25e <HAL_TIM_PWM_Start+0x32>
 800c25c:	2300      	movs	r3, #0
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d007      	beq.n	800c272 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c270:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	689b      	ldr	r3, [r3, #8]
 800c278:	f003 0307 	and.w	r3, r3, #7
 800c27c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	2b06      	cmp	r3, #6
 800c282:	d007      	beq.n	800c294 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	681a      	ldr	r2, [r3, #0]
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f042 0201 	orr.w	r2, r2, #1
 800c292:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c294:	2300      	movs	r3, #0
}
 800c296:	4618      	mov	r0, r3
 800c298:	3710      	adds	r7, #16
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd80      	pop	{r7, pc}
 800c29e:	bf00      	nop
 800c2a0:	40010000 	.word	0x40010000
 800c2a4:	40010400 	.word	0x40010400

0800c2a8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b086      	sub	sp, #24
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
 800c2b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d101      	bne.n	800c2bc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	e083      	b.n	800c3c4 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c2c2:	b2db      	uxtb	r3, r3
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d106      	bne.n	800c2d6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c2d0:	6878      	ldr	r0, [r7, #4]
 800c2d2:	f7f9 f83f 	bl	8005354 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	2202      	movs	r2, #2
 800c2da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	689b      	ldr	r3, [r3, #8]
 800c2e4:	687a      	ldr	r2, [r7, #4]
 800c2e6:	6812      	ldr	r2, [r2, #0]
 800c2e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c2ec:	f023 0307 	bic.w	r3, r3, #7
 800c2f0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681a      	ldr	r2, [r3, #0]
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	3304      	adds	r3, #4
 800c2fa:	4619      	mov	r1, r3
 800c2fc:	4610      	mov	r0, r2
 800c2fe:	f000 fa93 	bl	800c828 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	689b      	ldr	r3, [r3, #8]
 800c308:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	699b      	ldr	r3, [r3, #24]
 800c310:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	6a1b      	ldr	r3, [r3, #32]
 800c318:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c31a:	683b      	ldr	r3, [r7, #0]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	697a      	ldr	r2, [r7, #20]
 800c320:	4313      	orrs	r3, r2
 800c322:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c324:	693b      	ldr	r3, [r7, #16]
 800c326:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c32a:	f023 0303 	bic.w	r3, r3, #3
 800c32e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	689a      	ldr	r2, [r3, #8]
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	699b      	ldr	r3, [r3, #24]
 800c338:	021b      	lsls	r3, r3, #8
 800c33a:	4313      	orrs	r3, r2
 800c33c:	693a      	ldr	r2, [r7, #16]
 800c33e:	4313      	orrs	r3, r2
 800c340:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c342:	693b      	ldr	r3, [r7, #16]
 800c344:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800c348:	f023 030c 	bic.w	r3, r3, #12
 800c34c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c34e:	693b      	ldr	r3, [r7, #16]
 800c350:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c354:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c358:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c35a:	683b      	ldr	r3, [r7, #0]
 800c35c:	68da      	ldr	r2, [r3, #12]
 800c35e:	683b      	ldr	r3, [r7, #0]
 800c360:	69db      	ldr	r3, [r3, #28]
 800c362:	021b      	lsls	r3, r3, #8
 800c364:	4313      	orrs	r3, r2
 800c366:	693a      	ldr	r2, [r7, #16]
 800c368:	4313      	orrs	r3, r2
 800c36a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	691b      	ldr	r3, [r3, #16]
 800c370:	011a      	lsls	r2, r3, #4
 800c372:	683b      	ldr	r3, [r7, #0]
 800c374:	6a1b      	ldr	r3, [r3, #32]
 800c376:	031b      	lsls	r3, r3, #12
 800c378:	4313      	orrs	r3, r2
 800c37a:	693a      	ldr	r2, [r7, #16]
 800c37c:	4313      	orrs	r3, r2
 800c37e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800c386:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800c38e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	685a      	ldr	r2, [r3, #4]
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	695b      	ldr	r3, [r3, #20]
 800c398:	011b      	lsls	r3, r3, #4
 800c39a:	4313      	orrs	r3, r2
 800c39c:	68fa      	ldr	r2, [r7, #12]
 800c39e:	4313      	orrs	r3, r2
 800c3a0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	697a      	ldr	r2, [r7, #20]
 800c3a8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	693a      	ldr	r2, [r7, #16]
 800c3b0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	68fa      	ldr	r2, [r7, #12]
 800c3b8:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2201      	movs	r2, #1
 800c3be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c3c2:	2300      	movs	r3, #0
}
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	3718      	adds	r7, #24
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}

0800c3cc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b082      	sub	sp, #8
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
 800c3d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800c3d6:	683b      	ldr	r3, [r7, #0]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d002      	beq.n	800c3e2 <HAL_TIM_Encoder_Start+0x16>
 800c3dc:	2b04      	cmp	r3, #4
 800c3de:	d008      	beq.n	800c3f2 <HAL_TIM_Encoder_Start+0x26>
 800c3e0:	e00f      	b.n	800c402 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	2201      	movs	r2, #1
 800c3e8:	2100      	movs	r1, #0
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f000 fc6c 	bl	800ccc8 <TIM_CCxChannelCmd>
      break;
 800c3f0:	e016      	b.n	800c420 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	2104      	movs	r1, #4
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	f000 fc64 	bl	800ccc8 <TIM_CCxChannelCmd>
      break;
 800c400:	e00e      	b.n	800c420 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	2201      	movs	r2, #1
 800c408:	2100      	movs	r1, #0
 800c40a:	4618      	mov	r0, r3
 800c40c:	f000 fc5c 	bl	800ccc8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	2201      	movs	r2, #1
 800c416:	2104      	movs	r1, #4
 800c418:	4618      	mov	r0, r3
 800c41a:	f000 fc55 	bl	800ccc8 <TIM_CCxChannelCmd>
      break;
 800c41e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	681a      	ldr	r2, [r3, #0]
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f042 0201 	orr.w	r2, r2, #1
 800c42e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c430:	2300      	movs	r3, #0
}
 800c432:	4618      	mov	r0, r3
 800c434:	3708      	adds	r7, #8
 800c436:	46bd      	mov	sp, r7
 800c438:	bd80      	pop	{r7, pc}

0800c43a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c43a:	b580      	push	{r7, lr}
 800c43c:	b082      	sub	sp, #8
 800c43e:	af00      	add	r7, sp, #0
 800c440:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	691b      	ldr	r3, [r3, #16]
 800c448:	f003 0302 	and.w	r3, r3, #2
 800c44c:	2b02      	cmp	r3, #2
 800c44e:	d122      	bne.n	800c496 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	68db      	ldr	r3, [r3, #12]
 800c456:	f003 0302 	and.w	r3, r3, #2
 800c45a:	2b02      	cmp	r3, #2
 800c45c:	d11b      	bne.n	800c496 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	f06f 0202 	mvn.w	r2, #2
 800c466:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2201      	movs	r2, #1
 800c46c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	699b      	ldr	r3, [r3, #24]
 800c474:	f003 0303 	and.w	r3, r3, #3
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d003      	beq.n	800c484 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c47c:	6878      	ldr	r0, [r7, #4]
 800c47e:	f000 f9b5 	bl	800c7ec <HAL_TIM_IC_CaptureCallback>
 800c482:	e005      	b.n	800c490 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	f000 f9a7 	bl	800c7d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c48a:	6878      	ldr	r0, [r7, #4]
 800c48c:	f000 f9b8 	bl	800c800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	2200      	movs	r2, #0
 800c494:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	691b      	ldr	r3, [r3, #16]
 800c49c:	f003 0304 	and.w	r3, r3, #4
 800c4a0:	2b04      	cmp	r3, #4
 800c4a2:	d122      	bne.n	800c4ea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	68db      	ldr	r3, [r3, #12]
 800c4aa:	f003 0304 	and.w	r3, r3, #4
 800c4ae:	2b04      	cmp	r3, #4
 800c4b0:	d11b      	bne.n	800c4ea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	f06f 0204 	mvn.w	r2, #4
 800c4ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	2202      	movs	r2, #2
 800c4c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	699b      	ldr	r3, [r3, #24]
 800c4c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d003      	beq.n	800c4d8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c4d0:	6878      	ldr	r0, [r7, #4]
 800c4d2:	f000 f98b 	bl	800c7ec <HAL_TIM_IC_CaptureCallback>
 800c4d6:	e005      	b.n	800c4e4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c4d8:	6878      	ldr	r0, [r7, #4]
 800c4da:	f000 f97d 	bl	800c7d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f000 f98e 	bl	800c800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	691b      	ldr	r3, [r3, #16]
 800c4f0:	f003 0308 	and.w	r3, r3, #8
 800c4f4:	2b08      	cmp	r3, #8
 800c4f6:	d122      	bne.n	800c53e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	68db      	ldr	r3, [r3, #12]
 800c4fe:	f003 0308 	and.w	r3, r3, #8
 800c502:	2b08      	cmp	r3, #8
 800c504:	d11b      	bne.n	800c53e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f06f 0208 	mvn.w	r2, #8
 800c50e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	2204      	movs	r2, #4
 800c514:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	69db      	ldr	r3, [r3, #28]
 800c51c:	f003 0303 	and.w	r3, r3, #3
 800c520:	2b00      	cmp	r3, #0
 800c522:	d003      	beq.n	800c52c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c524:	6878      	ldr	r0, [r7, #4]
 800c526:	f000 f961 	bl	800c7ec <HAL_TIM_IC_CaptureCallback>
 800c52a:	e005      	b.n	800c538 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	f000 f953 	bl	800c7d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c532:	6878      	ldr	r0, [r7, #4]
 800c534:	f000 f964 	bl	800c800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2200      	movs	r2, #0
 800c53c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	691b      	ldr	r3, [r3, #16]
 800c544:	f003 0310 	and.w	r3, r3, #16
 800c548:	2b10      	cmp	r3, #16
 800c54a:	d122      	bne.n	800c592 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	68db      	ldr	r3, [r3, #12]
 800c552:	f003 0310 	and.w	r3, r3, #16
 800c556:	2b10      	cmp	r3, #16
 800c558:	d11b      	bne.n	800c592 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	f06f 0210 	mvn.w	r2, #16
 800c562:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	2208      	movs	r2, #8
 800c568:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	69db      	ldr	r3, [r3, #28]
 800c570:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c574:	2b00      	cmp	r3, #0
 800c576:	d003      	beq.n	800c580 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c578:	6878      	ldr	r0, [r7, #4]
 800c57a:	f000 f937 	bl	800c7ec <HAL_TIM_IC_CaptureCallback>
 800c57e:	e005      	b.n	800c58c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c580:	6878      	ldr	r0, [r7, #4]
 800c582:	f000 f929 	bl	800c7d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c586:	6878      	ldr	r0, [r7, #4]
 800c588:	f000 f93a 	bl	800c800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2200      	movs	r2, #0
 800c590:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	691b      	ldr	r3, [r3, #16]
 800c598:	f003 0301 	and.w	r3, r3, #1
 800c59c:	2b01      	cmp	r3, #1
 800c59e:	d10e      	bne.n	800c5be <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	68db      	ldr	r3, [r3, #12]
 800c5a6:	f003 0301 	and.w	r3, r3, #1
 800c5aa:	2b01      	cmp	r3, #1
 800c5ac:	d107      	bne.n	800c5be <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	f06f 0201 	mvn.w	r2, #1
 800c5b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c5b8:	6878      	ldr	r0, [r7, #4]
 800c5ba:	f7f7 fba1 	bl	8003d00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	691b      	ldr	r3, [r3, #16]
 800c5c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c5c8:	2b80      	cmp	r3, #128	; 0x80
 800c5ca:	d10e      	bne.n	800c5ea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	68db      	ldr	r3, [r3, #12]
 800c5d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c5d6:	2b80      	cmp	r3, #128	; 0x80
 800c5d8:	d107      	bne.n	800c5ea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c5e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c5e4:	6878      	ldr	r0, [r7, #4]
 800c5e6:	f000 fc6d 	bl	800cec4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	691b      	ldr	r3, [r3, #16]
 800c5f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5f4:	2b40      	cmp	r3, #64	; 0x40
 800c5f6:	d10e      	bne.n	800c616 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	68db      	ldr	r3, [r3, #12]
 800c5fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c602:	2b40      	cmp	r3, #64	; 0x40
 800c604:	d107      	bne.n	800c616 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c60e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c610:	6878      	ldr	r0, [r7, #4]
 800c612:	f000 f8ff 	bl	800c814 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	691b      	ldr	r3, [r3, #16]
 800c61c:	f003 0320 	and.w	r3, r3, #32
 800c620:	2b20      	cmp	r3, #32
 800c622:	d10e      	bne.n	800c642 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	68db      	ldr	r3, [r3, #12]
 800c62a:	f003 0320 	and.w	r3, r3, #32
 800c62e:	2b20      	cmp	r3, #32
 800c630:	d107      	bne.n	800c642 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	f06f 0220 	mvn.w	r2, #32
 800c63a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c63c:	6878      	ldr	r0, [r7, #4]
 800c63e:	f000 fc37 	bl	800ceb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c642:	bf00      	nop
 800c644:	3708      	adds	r7, #8
 800c646:	46bd      	mov	sp, r7
 800c648:	bd80      	pop	{r7, pc}
	...

0800c64c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b084      	sub	sp, #16
 800c650:	af00      	add	r7, sp, #0
 800c652:	60f8      	str	r0, [r7, #12]
 800c654:	60b9      	str	r1, [r7, #8]
 800c656:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c65e:	2b01      	cmp	r3, #1
 800c660:	d101      	bne.n	800c666 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c662:	2302      	movs	r3, #2
 800c664:	e0b4      	b.n	800c7d0 <HAL_TIM_PWM_ConfigChannel+0x184>
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	2201      	movs	r2, #1
 800c66a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	2202      	movs	r2, #2
 800c672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	2b0c      	cmp	r3, #12
 800c67a:	f200 809f 	bhi.w	800c7bc <HAL_TIM_PWM_ConfigChannel+0x170>
 800c67e:	a201      	add	r2, pc, #4	; (adr r2, 800c684 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800c680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c684:	0800c6b9 	.word	0x0800c6b9
 800c688:	0800c7bd 	.word	0x0800c7bd
 800c68c:	0800c7bd 	.word	0x0800c7bd
 800c690:	0800c7bd 	.word	0x0800c7bd
 800c694:	0800c6f9 	.word	0x0800c6f9
 800c698:	0800c7bd 	.word	0x0800c7bd
 800c69c:	0800c7bd 	.word	0x0800c7bd
 800c6a0:	0800c7bd 	.word	0x0800c7bd
 800c6a4:	0800c73b 	.word	0x0800c73b
 800c6a8:	0800c7bd 	.word	0x0800c7bd
 800c6ac:	0800c7bd 	.word	0x0800c7bd
 800c6b0:	0800c7bd 	.word	0x0800c7bd
 800c6b4:	0800c77b 	.word	0x0800c77b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	68b9      	ldr	r1, [r7, #8]
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f000 f952 	bl	800c968 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	699a      	ldr	r2, [r3, #24]
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f042 0208 	orr.w	r2, r2, #8
 800c6d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	699a      	ldr	r2, [r3, #24]
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	f022 0204 	bic.w	r2, r2, #4
 800c6e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	6999      	ldr	r1, [r3, #24]
 800c6ea:	68bb      	ldr	r3, [r7, #8]
 800c6ec:	691a      	ldr	r2, [r3, #16]
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	430a      	orrs	r2, r1
 800c6f4:	619a      	str	r2, [r3, #24]
      break;
 800c6f6:	e062      	b.n	800c7be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	68b9      	ldr	r1, [r7, #8]
 800c6fe:	4618      	mov	r0, r3
 800c700:	f000 f9a2 	bl	800ca48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	699a      	ldr	r2, [r3, #24]
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c712:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	699a      	ldr	r2, [r3, #24]
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c722:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	6999      	ldr	r1, [r3, #24]
 800c72a:	68bb      	ldr	r3, [r7, #8]
 800c72c:	691b      	ldr	r3, [r3, #16]
 800c72e:	021a      	lsls	r2, r3, #8
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	430a      	orrs	r2, r1
 800c736:	619a      	str	r2, [r3, #24]
      break;
 800c738:	e041      	b.n	800c7be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	68b9      	ldr	r1, [r7, #8]
 800c740:	4618      	mov	r0, r3
 800c742:	f000 f9f7 	bl	800cb34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	69da      	ldr	r2, [r3, #28]
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	f042 0208 	orr.w	r2, r2, #8
 800c754:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	69da      	ldr	r2, [r3, #28]
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	f022 0204 	bic.w	r2, r2, #4
 800c764:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	69d9      	ldr	r1, [r3, #28]
 800c76c:	68bb      	ldr	r3, [r7, #8]
 800c76e:	691a      	ldr	r2, [r3, #16]
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	430a      	orrs	r2, r1
 800c776:	61da      	str	r2, [r3, #28]
      break;
 800c778:	e021      	b.n	800c7be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	68b9      	ldr	r1, [r7, #8]
 800c780:	4618      	mov	r0, r3
 800c782:	f000 fa4b 	bl	800cc1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	69da      	ldr	r2, [r3, #28]
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c794:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	69da      	ldr	r2, [r3, #28]
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c7a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	69d9      	ldr	r1, [r3, #28]
 800c7ac:	68bb      	ldr	r3, [r7, #8]
 800c7ae:	691b      	ldr	r3, [r3, #16]
 800c7b0:	021a      	lsls	r2, r3, #8
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	430a      	orrs	r2, r1
 800c7b8:	61da      	str	r2, [r3, #28]
      break;
 800c7ba:	e000      	b.n	800c7be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800c7bc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	2201      	movs	r2, #1
 800c7c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c7ce:	2300      	movs	r3, #0
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	3710      	adds	r7, #16
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	bd80      	pop	{r7, pc}

0800c7d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c7d8:	b480      	push	{r7}
 800c7da:	b083      	sub	sp, #12
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c7e0:	bf00      	nop
 800c7e2:	370c      	adds	r7, #12
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ea:	4770      	bx	lr

0800c7ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c7ec:	b480      	push	{r7}
 800c7ee:	b083      	sub	sp, #12
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c7f4:	bf00      	nop
 800c7f6:	370c      	adds	r7, #12
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fe:	4770      	bx	lr

0800c800 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c800:	b480      	push	{r7}
 800c802:	b083      	sub	sp, #12
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c808:	bf00      	nop
 800c80a:	370c      	adds	r7, #12
 800c80c:	46bd      	mov	sp, r7
 800c80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c812:	4770      	bx	lr

0800c814 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c814:	b480      	push	{r7}
 800c816:	b083      	sub	sp, #12
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c81c:	bf00      	nop
 800c81e:	370c      	adds	r7, #12
 800c820:	46bd      	mov	sp, r7
 800c822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c826:	4770      	bx	lr

0800c828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c828:	b480      	push	{r7}
 800c82a:	b085      	sub	sp, #20
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
 800c830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	4a40      	ldr	r2, [pc, #256]	; (800c93c <TIM_Base_SetConfig+0x114>)
 800c83c:	4293      	cmp	r3, r2
 800c83e:	d013      	beq.n	800c868 <TIM_Base_SetConfig+0x40>
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c846:	d00f      	beq.n	800c868 <TIM_Base_SetConfig+0x40>
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	4a3d      	ldr	r2, [pc, #244]	; (800c940 <TIM_Base_SetConfig+0x118>)
 800c84c:	4293      	cmp	r3, r2
 800c84e:	d00b      	beq.n	800c868 <TIM_Base_SetConfig+0x40>
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	4a3c      	ldr	r2, [pc, #240]	; (800c944 <TIM_Base_SetConfig+0x11c>)
 800c854:	4293      	cmp	r3, r2
 800c856:	d007      	beq.n	800c868 <TIM_Base_SetConfig+0x40>
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	4a3b      	ldr	r2, [pc, #236]	; (800c948 <TIM_Base_SetConfig+0x120>)
 800c85c:	4293      	cmp	r3, r2
 800c85e:	d003      	beq.n	800c868 <TIM_Base_SetConfig+0x40>
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	4a3a      	ldr	r2, [pc, #232]	; (800c94c <TIM_Base_SetConfig+0x124>)
 800c864:	4293      	cmp	r3, r2
 800c866:	d108      	bne.n	800c87a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c86e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c870:	683b      	ldr	r3, [r7, #0]
 800c872:	685b      	ldr	r3, [r3, #4]
 800c874:	68fa      	ldr	r2, [r7, #12]
 800c876:	4313      	orrs	r3, r2
 800c878:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	4a2f      	ldr	r2, [pc, #188]	; (800c93c <TIM_Base_SetConfig+0x114>)
 800c87e:	4293      	cmp	r3, r2
 800c880:	d02b      	beq.n	800c8da <TIM_Base_SetConfig+0xb2>
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c888:	d027      	beq.n	800c8da <TIM_Base_SetConfig+0xb2>
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	4a2c      	ldr	r2, [pc, #176]	; (800c940 <TIM_Base_SetConfig+0x118>)
 800c88e:	4293      	cmp	r3, r2
 800c890:	d023      	beq.n	800c8da <TIM_Base_SetConfig+0xb2>
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	4a2b      	ldr	r2, [pc, #172]	; (800c944 <TIM_Base_SetConfig+0x11c>)
 800c896:	4293      	cmp	r3, r2
 800c898:	d01f      	beq.n	800c8da <TIM_Base_SetConfig+0xb2>
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	4a2a      	ldr	r2, [pc, #168]	; (800c948 <TIM_Base_SetConfig+0x120>)
 800c89e:	4293      	cmp	r3, r2
 800c8a0:	d01b      	beq.n	800c8da <TIM_Base_SetConfig+0xb2>
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	4a29      	ldr	r2, [pc, #164]	; (800c94c <TIM_Base_SetConfig+0x124>)
 800c8a6:	4293      	cmp	r3, r2
 800c8a8:	d017      	beq.n	800c8da <TIM_Base_SetConfig+0xb2>
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	4a28      	ldr	r2, [pc, #160]	; (800c950 <TIM_Base_SetConfig+0x128>)
 800c8ae:	4293      	cmp	r3, r2
 800c8b0:	d013      	beq.n	800c8da <TIM_Base_SetConfig+0xb2>
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	4a27      	ldr	r2, [pc, #156]	; (800c954 <TIM_Base_SetConfig+0x12c>)
 800c8b6:	4293      	cmp	r3, r2
 800c8b8:	d00f      	beq.n	800c8da <TIM_Base_SetConfig+0xb2>
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	4a26      	ldr	r2, [pc, #152]	; (800c958 <TIM_Base_SetConfig+0x130>)
 800c8be:	4293      	cmp	r3, r2
 800c8c0:	d00b      	beq.n	800c8da <TIM_Base_SetConfig+0xb2>
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	4a25      	ldr	r2, [pc, #148]	; (800c95c <TIM_Base_SetConfig+0x134>)
 800c8c6:	4293      	cmp	r3, r2
 800c8c8:	d007      	beq.n	800c8da <TIM_Base_SetConfig+0xb2>
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	4a24      	ldr	r2, [pc, #144]	; (800c960 <TIM_Base_SetConfig+0x138>)
 800c8ce:	4293      	cmp	r3, r2
 800c8d0:	d003      	beq.n	800c8da <TIM_Base_SetConfig+0xb2>
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	4a23      	ldr	r2, [pc, #140]	; (800c964 <TIM_Base_SetConfig+0x13c>)
 800c8d6:	4293      	cmp	r3, r2
 800c8d8:	d108      	bne.n	800c8ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c8e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	68db      	ldr	r3, [r3, #12]
 800c8e6:	68fa      	ldr	r2, [r7, #12]
 800c8e8:	4313      	orrs	r3, r2
 800c8ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c8f2:	683b      	ldr	r3, [r7, #0]
 800c8f4:	695b      	ldr	r3, [r3, #20]
 800c8f6:	4313      	orrs	r3, r2
 800c8f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	68fa      	ldr	r2, [r7, #12]
 800c8fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	689a      	ldr	r2, [r3, #8]
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	681a      	ldr	r2, [r3, #0]
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	4a0a      	ldr	r2, [pc, #40]	; (800c93c <TIM_Base_SetConfig+0x114>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d003      	beq.n	800c920 <TIM_Base_SetConfig+0xf8>
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	4a0c      	ldr	r2, [pc, #48]	; (800c94c <TIM_Base_SetConfig+0x124>)
 800c91c:	4293      	cmp	r3, r2
 800c91e:	d103      	bne.n	800c928 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	691a      	ldr	r2, [r3, #16]
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2201      	movs	r2, #1
 800c92c:	615a      	str	r2, [r3, #20]
}
 800c92e:	bf00      	nop
 800c930:	3714      	adds	r7, #20
 800c932:	46bd      	mov	sp, r7
 800c934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c938:	4770      	bx	lr
 800c93a:	bf00      	nop
 800c93c:	40010000 	.word	0x40010000
 800c940:	40000400 	.word	0x40000400
 800c944:	40000800 	.word	0x40000800
 800c948:	40000c00 	.word	0x40000c00
 800c94c:	40010400 	.word	0x40010400
 800c950:	40014000 	.word	0x40014000
 800c954:	40014400 	.word	0x40014400
 800c958:	40014800 	.word	0x40014800
 800c95c:	40001800 	.word	0x40001800
 800c960:	40001c00 	.word	0x40001c00
 800c964:	40002000 	.word	0x40002000

0800c968 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c968:	b480      	push	{r7}
 800c96a:	b087      	sub	sp, #28
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
 800c970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	6a1b      	ldr	r3, [r3, #32]
 800c976:	f023 0201 	bic.w	r2, r3, #1
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	6a1b      	ldr	r3, [r3, #32]
 800c982:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	685b      	ldr	r3, [r3, #4]
 800c988:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	699b      	ldr	r3, [r3, #24]
 800c98e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	f023 0303 	bic.w	r3, r3, #3
 800c99e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	68fa      	ldr	r2, [r7, #12]
 800c9a6:	4313      	orrs	r3, r2
 800c9a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c9aa:	697b      	ldr	r3, [r7, #20]
 800c9ac:	f023 0302 	bic.w	r3, r3, #2
 800c9b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c9b2:	683b      	ldr	r3, [r7, #0]
 800c9b4:	689b      	ldr	r3, [r3, #8]
 800c9b6:	697a      	ldr	r2, [r7, #20]
 800c9b8:	4313      	orrs	r3, r2
 800c9ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	4a20      	ldr	r2, [pc, #128]	; (800ca40 <TIM_OC1_SetConfig+0xd8>)
 800c9c0:	4293      	cmp	r3, r2
 800c9c2:	d003      	beq.n	800c9cc <TIM_OC1_SetConfig+0x64>
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	4a1f      	ldr	r2, [pc, #124]	; (800ca44 <TIM_OC1_SetConfig+0xdc>)
 800c9c8:	4293      	cmp	r3, r2
 800c9ca:	d10c      	bne.n	800c9e6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c9cc:	697b      	ldr	r3, [r7, #20]
 800c9ce:	f023 0308 	bic.w	r3, r3, #8
 800c9d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c9d4:	683b      	ldr	r3, [r7, #0]
 800c9d6:	68db      	ldr	r3, [r3, #12]
 800c9d8:	697a      	ldr	r2, [r7, #20]
 800c9da:	4313      	orrs	r3, r2
 800c9dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c9de:	697b      	ldr	r3, [r7, #20]
 800c9e0:	f023 0304 	bic.w	r3, r3, #4
 800c9e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	4a15      	ldr	r2, [pc, #84]	; (800ca40 <TIM_OC1_SetConfig+0xd8>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d003      	beq.n	800c9f6 <TIM_OC1_SetConfig+0x8e>
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	4a14      	ldr	r2, [pc, #80]	; (800ca44 <TIM_OC1_SetConfig+0xdc>)
 800c9f2:	4293      	cmp	r3, r2
 800c9f4:	d111      	bne.n	800ca1a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c9f6:	693b      	ldr	r3, [r7, #16]
 800c9f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c9fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c9fe:	693b      	ldr	r3, [r7, #16]
 800ca00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ca04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ca06:	683b      	ldr	r3, [r7, #0]
 800ca08:	695b      	ldr	r3, [r3, #20]
 800ca0a:	693a      	ldr	r2, [r7, #16]
 800ca0c:	4313      	orrs	r3, r2
 800ca0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	699b      	ldr	r3, [r3, #24]
 800ca14:	693a      	ldr	r2, [r7, #16]
 800ca16:	4313      	orrs	r3, r2
 800ca18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	693a      	ldr	r2, [r7, #16]
 800ca1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	68fa      	ldr	r2, [r7, #12]
 800ca24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ca26:	683b      	ldr	r3, [r7, #0]
 800ca28:	685a      	ldr	r2, [r3, #4]
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	697a      	ldr	r2, [r7, #20]
 800ca32:	621a      	str	r2, [r3, #32]
}
 800ca34:	bf00      	nop
 800ca36:	371c      	adds	r7, #28
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3e:	4770      	bx	lr
 800ca40:	40010000 	.word	0x40010000
 800ca44:	40010400 	.word	0x40010400

0800ca48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ca48:	b480      	push	{r7}
 800ca4a:	b087      	sub	sp, #28
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
 800ca50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6a1b      	ldr	r3, [r3, #32]
 800ca56:	f023 0210 	bic.w	r2, r3, #16
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	6a1b      	ldr	r3, [r3, #32]
 800ca62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	685b      	ldr	r3, [r3, #4]
 800ca68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	699b      	ldr	r3, [r3, #24]
 800ca6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ca76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ca80:	683b      	ldr	r3, [r7, #0]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	021b      	lsls	r3, r3, #8
 800ca86:	68fa      	ldr	r2, [r7, #12]
 800ca88:	4313      	orrs	r3, r2
 800ca8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ca8c:	697b      	ldr	r3, [r7, #20]
 800ca8e:	f023 0320 	bic.w	r3, r3, #32
 800ca92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	689b      	ldr	r3, [r3, #8]
 800ca98:	011b      	lsls	r3, r3, #4
 800ca9a:	697a      	ldr	r2, [r7, #20]
 800ca9c:	4313      	orrs	r3, r2
 800ca9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	4a22      	ldr	r2, [pc, #136]	; (800cb2c <TIM_OC2_SetConfig+0xe4>)
 800caa4:	4293      	cmp	r3, r2
 800caa6:	d003      	beq.n	800cab0 <TIM_OC2_SetConfig+0x68>
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	4a21      	ldr	r2, [pc, #132]	; (800cb30 <TIM_OC2_SetConfig+0xe8>)
 800caac:	4293      	cmp	r3, r2
 800caae:	d10d      	bne.n	800cacc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cab0:	697b      	ldr	r3, [r7, #20]
 800cab2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cab6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	68db      	ldr	r3, [r3, #12]
 800cabc:	011b      	lsls	r3, r3, #4
 800cabe:	697a      	ldr	r2, [r7, #20]
 800cac0:	4313      	orrs	r3, r2
 800cac2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cac4:	697b      	ldr	r3, [r7, #20]
 800cac6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800caca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	4a17      	ldr	r2, [pc, #92]	; (800cb2c <TIM_OC2_SetConfig+0xe4>)
 800cad0:	4293      	cmp	r3, r2
 800cad2:	d003      	beq.n	800cadc <TIM_OC2_SetConfig+0x94>
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	4a16      	ldr	r2, [pc, #88]	; (800cb30 <TIM_OC2_SetConfig+0xe8>)
 800cad8:	4293      	cmp	r3, r2
 800cada:	d113      	bne.n	800cb04 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cadc:	693b      	ldr	r3, [r7, #16]
 800cade:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cae2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cae4:	693b      	ldr	r3, [r7, #16]
 800cae6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800caea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	695b      	ldr	r3, [r3, #20]
 800caf0:	009b      	lsls	r3, r3, #2
 800caf2:	693a      	ldr	r2, [r7, #16]
 800caf4:	4313      	orrs	r3, r2
 800caf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800caf8:	683b      	ldr	r3, [r7, #0]
 800cafa:	699b      	ldr	r3, [r3, #24]
 800cafc:	009b      	lsls	r3, r3, #2
 800cafe:	693a      	ldr	r2, [r7, #16]
 800cb00:	4313      	orrs	r3, r2
 800cb02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	693a      	ldr	r2, [r7, #16]
 800cb08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	68fa      	ldr	r2, [r7, #12]
 800cb0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	685a      	ldr	r2, [r3, #4]
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	697a      	ldr	r2, [r7, #20]
 800cb1c:	621a      	str	r2, [r3, #32]
}
 800cb1e:	bf00      	nop
 800cb20:	371c      	adds	r7, #28
 800cb22:	46bd      	mov	sp, r7
 800cb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb28:	4770      	bx	lr
 800cb2a:	bf00      	nop
 800cb2c:	40010000 	.word	0x40010000
 800cb30:	40010400 	.word	0x40010400

0800cb34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cb34:	b480      	push	{r7}
 800cb36:	b087      	sub	sp, #28
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
 800cb3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	6a1b      	ldr	r3, [r3, #32]
 800cb42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	6a1b      	ldr	r3, [r3, #32]
 800cb4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	685b      	ldr	r3, [r3, #4]
 800cb54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	69db      	ldr	r3, [r3, #28]
 800cb5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	f023 0303 	bic.w	r3, r3, #3
 800cb6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cb6c:	683b      	ldr	r3, [r7, #0]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	68fa      	ldr	r2, [r7, #12]
 800cb72:	4313      	orrs	r3, r2
 800cb74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cb76:	697b      	ldr	r3, [r7, #20]
 800cb78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cb7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cb7e:	683b      	ldr	r3, [r7, #0]
 800cb80:	689b      	ldr	r3, [r3, #8]
 800cb82:	021b      	lsls	r3, r3, #8
 800cb84:	697a      	ldr	r2, [r7, #20]
 800cb86:	4313      	orrs	r3, r2
 800cb88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	4a21      	ldr	r2, [pc, #132]	; (800cc14 <TIM_OC3_SetConfig+0xe0>)
 800cb8e:	4293      	cmp	r3, r2
 800cb90:	d003      	beq.n	800cb9a <TIM_OC3_SetConfig+0x66>
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	4a20      	ldr	r2, [pc, #128]	; (800cc18 <TIM_OC3_SetConfig+0xe4>)
 800cb96:	4293      	cmp	r3, r2
 800cb98:	d10d      	bne.n	800cbb6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cb9a:	697b      	ldr	r3, [r7, #20]
 800cb9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cba0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	68db      	ldr	r3, [r3, #12]
 800cba6:	021b      	lsls	r3, r3, #8
 800cba8:	697a      	ldr	r2, [r7, #20]
 800cbaa:	4313      	orrs	r3, r2
 800cbac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cbae:	697b      	ldr	r3, [r7, #20]
 800cbb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cbb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	4a16      	ldr	r2, [pc, #88]	; (800cc14 <TIM_OC3_SetConfig+0xe0>)
 800cbba:	4293      	cmp	r3, r2
 800cbbc:	d003      	beq.n	800cbc6 <TIM_OC3_SetConfig+0x92>
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	4a15      	ldr	r2, [pc, #84]	; (800cc18 <TIM_OC3_SetConfig+0xe4>)
 800cbc2:	4293      	cmp	r3, r2
 800cbc4:	d113      	bne.n	800cbee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cbc6:	693b      	ldr	r3, [r7, #16]
 800cbc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cbcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cbce:	693b      	ldr	r3, [r7, #16]
 800cbd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cbd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cbd6:	683b      	ldr	r3, [r7, #0]
 800cbd8:	695b      	ldr	r3, [r3, #20]
 800cbda:	011b      	lsls	r3, r3, #4
 800cbdc:	693a      	ldr	r2, [r7, #16]
 800cbde:	4313      	orrs	r3, r2
 800cbe0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cbe2:	683b      	ldr	r3, [r7, #0]
 800cbe4:	699b      	ldr	r3, [r3, #24]
 800cbe6:	011b      	lsls	r3, r3, #4
 800cbe8:	693a      	ldr	r2, [r7, #16]
 800cbea:	4313      	orrs	r3, r2
 800cbec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	693a      	ldr	r2, [r7, #16]
 800cbf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	68fa      	ldr	r2, [r7, #12]
 800cbf8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	685a      	ldr	r2, [r3, #4]
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	697a      	ldr	r2, [r7, #20]
 800cc06:	621a      	str	r2, [r3, #32]
}
 800cc08:	bf00      	nop
 800cc0a:	371c      	adds	r7, #28
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc12:	4770      	bx	lr
 800cc14:	40010000 	.word	0x40010000
 800cc18:	40010400 	.word	0x40010400

0800cc1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cc1c:	b480      	push	{r7}
 800cc1e:	b087      	sub	sp, #28
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
 800cc24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	6a1b      	ldr	r3, [r3, #32]
 800cc2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	6a1b      	ldr	r3, [r3, #32]
 800cc36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	685b      	ldr	r3, [r3, #4]
 800cc3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	69db      	ldr	r3, [r3, #28]
 800cc42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cc4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc54:	683b      	ldr	r3, [r7, #0]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	021b      	lsls	r3, r3, #8
 800cc5a:	68fa      	ldr	r2, [r7, #12]
 800cc5c:	4313      	orrs	r3, r2
 800cc5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cc60:	693b      	ldr	r3, [r7, #16]
 800cc62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cc66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cc68:	683b      	ldr	r3, [r7, #0]
 800cc6a:	689b      	ldr	r3, [r3, #8]
 800cc6c:	031b      	lsls	r3, r3, #12
 800cc6e:	693a      	ldr	r2, [r7, #16]
 800cc70:	4313      	orrs	r3, r2
 800cc72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	4a12      	ldr	r2, [pc, #72]	; (800ccc0 <TIM_OC4_SetConfig+0xa4>)
 800cc78:	4293      	cmp	r3, r2
 800cc7a:	d003      	beq.n	800cc84 <TIM_OC4_SetConfig+0x68>
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	4a11      	ldr	r2, [pc, #68]	; (800ccc4 <TIM_OC4_SetConfig+0xa8>)
 800cc80:	4293      	cmp	r3, r2
 800cc82:	d109      	bne.n	800cc98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cc84:	697b      	ldr	r3, [r7, #20]
 800cc86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cc8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	695b      	ldr	r3, [r3, #20]
 800cc90:	019b      	lsls	r3, r3, #6
 800cc92:	697a      	ldr	r2, [r7, #20]
 800cc94:	4313      	orrs	r3, r2
 800cc96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	697a      	ldr	r2, [r7, #20]
 800cc9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	68fa      	ldr	r2, [r7, #12]
 800cca2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	685a      	ldr	r2, [r3, #4]
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	693a      	ldr	r2, [r7, #16]
 800ccb0:	621a      	str	r2, [r3, #32]
}
 800ccb2:	bf00      	nop
 800ccb4:	371c      	adds	r7, #28
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccbc:	4770      	bx	lr
 800ccbe:	bf00      	nop
 800ccc0:	40010000 	.word	0x40010000
 800ccc4:	40010400 	.word	0x40010400

0800ccc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ccc8:	b480      	push	{r7}
 800ccca:	b087      	sub	sp, #28
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	60f8      	str	r0, [r7, #12]
 800ccd0:	60b9      	str	r1, [r7, #8]
 800ccd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	f003 031f 	and.w	r3, r3, #31
 800ccda:	2201      	movs	r2, #1
 800ccdc:	fa02 f303 	lsl.w	r3, r2, r3
 800cce0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	6a1a      	ldr	r2, [r3, #32]
 800cce6:	697b      	ldr	r3, [r7, #20]
 800cce8:	43db      	mvns	r3, r3
 800ccea:	401a      	ands	r2, r3
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	6a1a      	ldr	r2, [r3, #32]
 800ccf4:	68bb      	ldr	r3, [r7, #8]
 800ccf6:	f003 031f 	and.w	r3, r3, #31
 800ccfa:	6879      	ldr	r1, [r7, #4]
 800ccfc:	fa01 f303 	lsl.w	r3, r1, r3
 800cd00:	431a      	orrs	r2, r3
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	621a      	str	r2, [r3, #32]
}
 800cd06:	bf00      	nop
 800cd08:	371c      	adds	r7, #28
 800cd0a:	46bd      	mov	sp, r7
 800cd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd10:	4770      	bx	lr
	...

0800cd14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cd14:	b480      	push	{r7}
 800cd16:	b085      	sub	sp, #20
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
 800cd1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cd24:	2b01      	cmp	r3, #1
 800cd26:	d101      	bne.n	800cd2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cd28:	2302      	movs	r3, #2
 800cd2a:	e05a      	b.n	800cde2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	2201      	movs	r2, #1
 800cd30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	2202      	movs	r2, #2
 800cd38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	685b      	ldr	r3, [r3, #4]
 800cd42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	689b      	ldr	r3, [r3, #8]
 800cd4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	68fa      	ldr	r2, [r7, #12]
 800cd5a:	4313      	orrs	r3, r2
 800cd5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	68fa      	ldr	r2, [r7, #12]
 800cd64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	4a21      	ldr	r2, [pc, #132]	; (800cdf0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800cd6c:	4293      	cmp	r3, r2
 800cd6e:	d022      	beq.n	800cdb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cd78:	d01d      	beq.n	800cdb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	4a1d      	ldr	r2, [pc, #116]	; (800cdf4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800cd80:	4293      	cmp	r3, r2
 800cd82:	d018      	beq.n	800cdb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	4a1b      	ldr	r2, [pc, #108]	; (800cdf8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800cd8a:	4293      	cmp	r3, r2
 800cd8c:	d013      	beq.n	800cdb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	4a1a      	ldr	r2, [pc, #104]	; (800cdfc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800cd94:	4293      	cmp	r3, r2
 800cd96:	d00e      	beq.n	800cdb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	4a18      	ldr	r2, [pc, #96]	; (800ce00 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800cd9e:	4293      	cmp	r3, r2
 800cda0:	d009      	beq.n	800cdb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	4a17      	ldr	r2, [pc, #92]	; (800ce04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800cda8:	4293      	cmp	r3, r2
 800cdaa:	d004      	beq.n	800cdb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	4a15      	ldr	r2, [pc, #84]	; (800ce08 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800cdb2:	4293      	cmp	r3, r2
 800cdb4:	d10c      	bne.n	800cdd0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cdb6:	68bb      	ldr	r3, [r7, #8]
 800cdb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cdbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	685b      	ldr	r3, [r3, #4]
 800cdc2:	68ba      	ldr	r2, [r7, #8]
 800cdc4:	4313      	orrs	r3, r2
 800cdc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	68ba      	ldr	r2, [r7, #8]
 800cdce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	2201      	movs	r2, #1
 800cdd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	2200      	movs	r2, #0
 800cddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cde0:	2300      	movs	r3, #0
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	3714      	adds	r7, #20
 800cde6:	46bd      	mov	sp, r7
 800cde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdec:	4770      	bx	lr
 800cdee:	bf00      	nop
 800cdf0:	40010000 	.word	0x40010000
 800cdf4:	40000400 	.word	0x40000400
 800cdf8:	40000800 	.word	0x40000800
 800cdfc:	40000c00 	.word	0x40000c00
 800ce00:	40010400 	.word	0x40010400
 800ce04:	40014000 	.word	0x40014000
 800ce08:	40001800 	.word	0x40001800

0800ce0c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ce0c:	b480      	push	{r7}
 800ce0e:	b085      	sub	sp, #20
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
 800ce14:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ce16:	2300      	movs	r3, #0
 800ce18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce20:	2b01      	cmp	r3, #1
 800ce22:	d101      	bne.n	800ce28 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ce24:	2302      	movs	r3, #2
 800ce26:	e03d      	b.n	800cea4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ce36:	683b      	ldr	r3, [r7, #0]
 800ce38:	68db      	ldr	r3, [r3, #12]
 800ce3a:	4313      	orrs	r3, r2
 800ce3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ce44:	683b      	ldr	r3, [r7, #0]
 800ce46:	689b      	ldr	r3, [r3, #8]
 800ce48:	4313      	orrs	r3, r2
 800ce4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ce52:	683b      	ldr	r3, [r7, #0]
 800ce54:	685b      	ldr	r3, [r3, #4]
 800ce56:	4313      	orrs	r3, r2
 800ce58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ce60:	683b      	ldr	r3, [r7, #0]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	4313      	orrs	r3, r2
 800ce66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	691b      	ldr	r3, [r3, #16]
 800ce72:	4313      	orrs	r3, r2
 800ce74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ce7c:	683b      	ldr	r3, [r7, #0]
 800ce7e:	695b      	ldr	r3, [r3, #20]
 800ce80:	4313      	orrs	r3, r2
 800ce82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ce8a:	683b      	ldr	r3, [r7, #0]
 800ce8c:	69db      	ldr	r3, [r3, #28]
 800ce8e:	4313      	orrs	r3, r2
 800ce90:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	68fa      	ldr	r2, [r7, #12]
 800ce98:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cea2:	2300      	movs	r3, #0
}
 800cea4:	4618      	mov	r0, r3
 800cea6:	3714      	adds	r7, #20
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceae:	4770      	bx	lr

0800ceb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ceb0:	b480      	push	{r7}
 800ceb2:	b083      	sub	sp, #12
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ceb8:	bf00      	nop
 800ceba:	370c      	adds	r7, #12
 800cebc:	46bd      	mov	sp, r7
 800cebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec2:	4770      	bx	lr

0800cec4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cec4:	b480      	push	{r7}
 800cec6:	b083      	sub	sp, #12
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cecc:	bf00      	nop
 800cece:	370c      	adds	r7, #12
 800ced0:	46bd      	mov	sp, r7
 800ced2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced6:	4770      	bx	lr

0800ced8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b082      	sub	sp, #8
 800cedc:	af00      	add	r7, sp, #0
 800cede:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d101      	bne.n	800ceea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cee6:	2301      	movs	r3, #1
 800cee8:	e03f      	b.n	800cf6a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800cef0:	b2db      	uxtb	r3, r3
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d106      	bne.n	800cf04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	2200      	movs	r2, #0
 800cefa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cefe:	6878      	ldr	r0, [r7, #4]
 800cf00:	f7f8 fb52 	bl	80055a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	2224      	movs	r2, #36	; 0x24
 800cf08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	68da      	ldr	r2, [r3, #12]
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cf1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f000 f829 	bl	800cf74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	691a      	ldr	r2, [r3, #16]
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800cf30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	695a      	ldr	r2, [r3, #20]
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800cf40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	68da      	ldr	r2, [r3, #12]
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cf50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	2200      	movs	r2, #0
 800cf56:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2220      	movs	r2, #32
 800cf5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2220      	movs	r2, #32
 800cf64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800cf68:	2300      	movs	r3, #0
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3708      	adds	r7, #8
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}
	...

0800cf74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cf74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf78:	b085      	sub	sp, #20
 800cf7a:	af00      	add	r7, sp, #0
 800cf7c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	691b      	ldr	r3, [r3, #16]
 800cf84:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	68da      	ldr	r2, [r3, #12]
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	430a      	orrs	r2, r1
 800cf92:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	689a      	ldr	r2, [r3, #8]
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	691b      	ldr	r3, [r3, #16]
 800cf9c:	431a      	orrs	r2, r3
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	695b      	ldr	r3, [r3, #20]
 800cfa2:	431a      	orrs	r2, r3
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	69db      	ldr	r3, [r3, #28]
 800cfa8:	4313      	orrs	r3, r2
 800cfaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	68db      	ldr	r3, [r3, #12]
 800cfb2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800cfb6:	f023 030c 	bic.w	r3, r3, #12
 800cfba:	687a      	ldr	r2, [r7, #4]
 800cfbc:	6812      	ldr	r2, [r2, #0]
 800cfbe:	68f9      	ldr	r1, [r7, #12]
 800cfc0:	430b      	orrs	r3, r1
 800cfc2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	695b      	ldr	r3, [r3, #20]
 800cfca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	699a      	ldr	r2, [r3, #24]
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	430a      	orrs	r2, r1
 800cfd8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	69db      	ldr	r3, [r3, #28]
 800cfde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cfe2:	f040 818b 	bne.w	800d2fc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	4ac1      	ldr	r2, [pc, #772]	; (800d2f0 <UART_SetConfig+0x37c>)
 800cfec:	4293      	cmp	r3, r2
 800cfee:	d005      	beq.n	800cffc <UART_SetConfig+0x88>
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	4abf      	ldr	r2, [pc, #764]	; (800d2f4 <UART_SetConfig+0x380>)
 800cff6:	4293      	cmp	r3, r2
 800cff8:	f040 80bd 	bne.w	800d176 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800cffc:	f7fc fbcc 	bl	8009798 <HAL_RCC_GetPCLK2Freq>
 800d000:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d002:	68bb      	ldr	r3, [r7, #8]
 800d004:	461d      	mov	r5, r3
 800d006:	f04f 0600 	mov.w	r6, #0
 800d00a:	46a8      	mov	r8, r5
 800d00c:	46b1      	mov	r9, r6
 800d00e:	eb18 0308 	adds.w	r3, r8, r8
 800d012:	eb49 0409 	adc.w	r4, r9, r9
 800d016:	4698      	mov	r8, r3
 800d018:	46a1      	mov	r9, r4
 800d01a:	eb18 0805 	adds.w	r8, r8, r5
 800d01e:	eb49 0906 	adc.w	r9, r9, r6
 800d022:	f04f 0100 	mov.w	r1, #0
 800d026:	f04f 0200 	mov.w	r2, #0
 800d02a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d02e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d032:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d036:	4688      	mov	r8, r1
 800d038:	4691      	mov	r9, r2
 800d03a:	eb18 0005 	adds.w	r0, r8, r5
 800d03e:	eb49 0106 	adc.w	r1, r9, r6
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	685b      	ldr	r3, [r3, #4]
 800d046:	461d      	mov	r5, r3
 800d048:	f04f 0600 	mov.w	r6, #0
 800d04c:	196b      	adds	r3, r5, r5
 800d04e:	eb46 0406 	adc.w	r4, r6, r6
 800d052:	461a      	mov	r2, r3
 800d054:	4623      	mov	r3, r4
 800d056:	f7f3 fe2f 	bl	8000cb8 <__aeabi_uldivmod>
 800d05a:	4603      	mov	r3, r0
 800d05c:	460c      	mov	r4, r1
 800d05e:	461a      	mov	r2, r3
 800d060:	4ba5      	ldr	r3, [pc, #660]	; (800d2f8 <UART_SetConfig+0x384>)
 800d062:	fba3 2302 	umull	r2, r3, r3, r2
 800d066:	095b      	lsrs	r3, r3, #5
 800d068:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d06c:	68bb      	ldr	r3, [r7, #8]
 800d06e:	461d      	mov	r5, r3
 800d070:	f04f 0600 	mov.w	r6, #0
 800d074:	46a9      	mov	r9, r5
 800d076:	46b2      	mov	sl, r6
 800d078:	eb19 0309 	adds.w	r3, r9, r9
 800d07c:	eb4a 040a 	adc.w	r4, sl, sl
 800d080:	4699      	mov	r9, r3
 800d082:	46a2      	mov	sl, r4
 800d084:	eb19 0905 	adds.w	r9, r9, r5
 800d088:	eb4a 0a06 	adc.w	sl, sl, r6
 800d08c:	f04f 0100 	mov.w	r1, #0
 800d090:	f04f 0200 	mov.w	r2, #0
 800d094:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d098:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d09c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d0a0:	4689      	mov	r9, r1
 800d0a2:	4692      	mov	sl, r2
 800d0a4:	eb19 0005 	adds.w	r0, r9, r5
 800d0a8:	eb4a 0106 	adc.w	r1, sl, r6
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	685b      	ldr	r3, [r3, #4]
 800d0b0:	461d      	mov	r5, r3
 800d0b2:	f04f 0600 	mov.w	r6, #0
 800d0b6:	196b      	adds	r3, r5, r5
 800d0b8:	eb46 0406 	adc.w	r4, r6, r6
 800d0bc:	461a      	mov	r2, r3
 800d0be:	4623      	mov	r3, r4
 800d0c0:	f7f3 fdfa 	bl	8000cb8 <__aeabi_uldivmod>
 800d0c4:	4603      	mov	r3, r0
 800d0c6:	460c      	mov	r4, r1
 800d0c8:	461a      	mov	r2, r3
 800d0ca:	4b8b      	ldr	r3, [pc, #556]	; (800d2f8 <UART_SetConfig+0x384>)
 800d0cc:	fba3 1302 	umull	r1, r3, r3, r2
 800d0d0:	095b      	lsrs	r3, r3, #5
 800d0d2:	2164      	movs	r1, #100	; 0x64
 800d0d4:	fb01 f303 	mul.w	r3, r1, r3
 800d0d8:	1ad3      	subs	r3, r2, r3
 800d0da:	00db      	lsls	r3, r3, #3
 800d0dc:	3332      	adds	r3, #50	; 0x32
 800d0de:	4a86      	ldr	r2, [pc, #536]	; (800d2f8 <UART_SetConfig+0x384>)
 800d0e0:	fba2 2303 	umull	r2, r3, r2, r3
 800d0e4:	095b      	lsrs	r3, r3, #5
 800d0e6:	005b      	lsls	r3, r3, #1
 800d0e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d0ec:	4498      	add	r8, r3
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	461d      	mov	r5, r3
 800d0f2:	f04f 0600 	mov.w	r6, #0
 800d0f6:	46a9      	mov	r9, r5
 800d0f8:	46b2      	mov	sl, r6
 800d0fa:	eb19 0309 	adds.w	r3, r9, r9
 800d0fe:	eb4a 040a 	adc.w	r4, sl, sl
 800d102:	4699      	mov	r9, r3
 800d104:	46a2      	mov	sl, r4
 800d106:	eb19 0905 	adds.w	r9, r9, r5
 800d10a:	eb4a 0a06 	adc.w	sl, sl, r6
 800d10e:	f04f 0100 	mov.w	r1, #0
 800d112:	f04f 0200 	mov.w	r2, #0
 800d116:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d11a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d11e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d122:	4689      	mov	r9, r1
 800d124:	4692      	mov	sl, r2
 800d126:	eb19 0005 	adds.w	r0, r9, r5
 800d12a:	eb4a 0106 	adc.w	r1, sl, r6
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	685b      	ldr	r3, [r3, #4]
 800d132:	461d      	mov	r5, r3
 800d134:	f04f 0600 	mov.w	r6, #0
 800d138:	196b      	adds	r3, r5, r5
 800d13a:	eb46 0406 	adc.w	r4, r6, r6
 800d13e:	461a      	mov	r2, r3
 800d140:	4623      	mov	r3, r4
 800d142:	f7f3 fdb9 	bl	8000cb8 <__aeabi_uldivmod>
 800d146:	4603      	mov	r3, r0
 800d148:	460c      	mov	r4, r1
 800d14a:	461a      	mov	r2, r3
 800d14c:	4b6a      	ldr	r3, [pc, #424]	; (800d2f8 <UART_SetConfig+0x384>)
 800d14e:	fba3 1302 	umull	r1, r3, r3, r2
 800d152:	095b      	lsrs	r3, r3, #5
 800d154:	2164      	movs	r1, #100	; 0x64
 800d156:	fb01 f303 	mul.w	r3, r1, r3
 800d15a:	1ad3      	subs	r3, r2, r3
 800d15c:	00db      	lsls	r3, r3, #3
 800d15e:	3332      	adds	r3, #50	; 0x32
 800d160:	4a65      	ldr	r2, [pc, #404]	; (800d2f8 <UART_SetConfig+0x384>)
 800d162:	fba2 2303 	umull	r2, r3, r2, r3
 800d166:	095b      	lsrs	r3, r3, #5
 800d168:	f003 0207 	and.w	r2, r3, #7
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	4442      	add	r2, r8
 800d172:	609a      	str	r2, [r3, #8]
 800d174:	e26f      	b.n	800d656 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d176:	f7fc fafb 	bl	8009770 <HAL_RCC_GetPCLK1Freq>
 800d17a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d17c:	68bb      	ldr	r3, [r7, #8]
 800d17e:	461d      	mov	r5, r3
 800d180:	f04f 0600 	mov.w	r6, #0
 800d184:	46a8      	mov	r8, r5
 800d186:	46b1      	mov	r9, r6
 800d188:	eb18 0308 	adds.w	r3, r8, r8
 800d18c:	eb49 0409 	adc.w	r4, r9, r9
 800d190:	4698      	mov	r8, r3
 800d192:	46a1      	mov	r9, r4
 800d194:	eb18 0805 	adds.w	r8, r8, r5
 800d198:	eb49 0906 	adc.w	r9, r9, r6
 800d19c:	f04f 0100 	mov.w	r1, #0
 800d1a0:	f04f 0200 	mov.w	r2, #0
 800d1a4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d1a8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d1ac:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d1b0:	4688      	mov	r8, r1
 800d1b2:	4691      	mov	r9, r2
 800d1b4:	eb18 0005 	adds.w	r0, r8, r5
 800d1b8:	eb49 0106 	adc.w	r1, r9, r6
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	685b      	ldr	r3, [r3, #4]
 800d1c0:	461d      	mov	r5, r3
 800d1c2:	f04f 0600 	mov.w	r6, #0
 800d1c6:	196b      	adds	r3, r5, r5
 800d1c8:	eb46 0406 	adc.w	r4, r6, r6
 800d1cc:	461a      	mov	r2, r3
 800d1ce:	4623      	mov	r3, r4
 800d1d0:	f7f3 fd72 	bl	8000cb8 <__aeabi_uldivmod>
 800d1d4:	4603      	mov	r3, r0
 800d1d6:	460c      	mov	r4, r1
 800d1d8:	461a      	mov	r2, r3
 800d1da:	4b47      	ldr	r3, [pc, #284]	; (800d2f8 <UART_SetConfig+0x384>)
 800d1dc:	fba3 2302 	umull	r2, r3, r3, r2
 800d1e0:	095b      	lsrs	r3, r3, #5
 800d1e2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d1e6:	68bb      	ldr	r3, [r7, #8]
 800d1e8:	461d      	mov	r5, r3
 800d1ea:	f04f 0600 	mov.w	r6, #0
 800d1ee:	46a9      	mov	r9, r5
 800d1f0:	46b2      	mov	sl, r6
 800d1f2:	eb19 0309 	adds.w	r3, r9, r9
 800d1f6:	eb4a 040a 	adc.w	r4, sl, sl
 800d1fa:	4699      	mov	r9, r3
 800d1fc:	46a2      	mov	sl, r4
 800d1fe:	eb19 0905 	adds.w	r9, r9, r5
 800d202:	eb4a 0a06 	adc.w	sl, sl, r6
 800d206:	f04f 0100 	mov.w	r1, #0
 800d20a:	f04f 0200 	mov.w	r2, #0
 800d20e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d212:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d216:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d21a:	4689      	mov	r9, r1
 800d21c:	4692      	mov	sl, r2
 800d21e:	eb19 0005 	adds.w	r0, r9, r5
 800d222:	eb4a 0106 	adc.w	r1, sl, r6
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	685b      	ldr	r3, [r3, #4]
 800d22a:	461d      	mov	r5, r3
 800d22c:	f04f 0600 	mov.w	r6, #0
 800d230:	196b      	adds	r3, r5, r5
 800d232:	eb46 0406 	adc.w	r4, r6, r6
 800d236:	461a      	mov	r2, r3
 800d238:	4623      	mov	r3, r4
 800d23a:	f7f3 fd3d 	bl	8000cb8 <__aeabi_uldivmod>
 800d23e:	4603      	mov	r3, r0
 800d240:	460c      	mov	r4, r1
 800d242:	461a      	mov	r2, r3
 800d244:	4b2c      	ldr	r3, [pc, #176]	; (800d2f8 <UART_SetConfig+0x384>)
 800d246:	fba3 1302 	umull	r1, r3, r3, r2
 800d24a:	095b      	lsrs	r3, r3, #5
 800d24c:	2164      	movs	r1, #100	; 0x64
 800d24e:	fb01 f303 	mul.w	r3, r1, r3
 800d252:	1ad3      	subs	r3, r2, r3
 800d254:	00db      	lsls	r3, r3, #3
 800d256:	3332      	adds	r3, #50	; 0x32
 800d258:	4a27      	ldr	r2, [pc, #156]	; (800d2f8 <UART_SetConfig+0x384>)
 800d25a:	fba2 2303 	umull	r2, r3, r2, r3
 800d25e:	095b      	lsrs	r3, r3, #5
 800d260:	005b      	lsls	r3, r3, #1
 800d262:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d266:	4498      	add	r8, r3
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	461d      	mov	r5, r3
 800d26c:	f04f 0600 	mov.w	r6, #0
 800d270:	46a9      	mov	r9, r5
 800d272:	46b2      	mov	sl, r6
 800d274:	eb19 0309 	adds.w	r3, r9, r9
 800d278:	eb4a 040a 	adc.w	r4, sl, sl
 800d27c:	4699      	mov	r9, r3
 800d27e:	46a2      	mov	sl, r4
 800d280:	eb19 0905 	adds.w	r9, r9, r5
 800d284:	eb4a 0a06 	adc.w	sl, sl, r6
 800d288:	f04f 0100 	mov.w	r1, #0
 800d28c:	f04f 0200 	mov.w	r2, #0
 800d290:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d294:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d298:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d29c:	4689      	mov	r9, r1
 800d29e:	4692      	mov	sl, r2
 800d2a0:	eb19 0005 	adds.w	r0, r9, r5
 800d2a4:	eb4a 0106 	adc.w	r1, sl, r6
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	685b      	ldr	r3, [r3, #4]
 800d2ac:	461d      	mov	r5, r3
 800d2ae:	f04f 0600 	mov.w	r6, #0
 800d2b2:	196b      	adds	r3, r5, r5
 800d2b4:	eb46 0406 	adc.w	r4, r6, r6
 800d2b8:	461a      	mov	r2, r3
 800d2ba:	4623      	mov	r3, r4
 800d2bc:	f7f3 fcfc 	bl	8000cb8 <__aeabi_uldivmod>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	460c      	mov	r4, r1
 800d2c4:	461a      	mov	r2, r3
 800d2c6:	4b0c      	ldr	r3, [pc, #48]	; (800d2f8 <UART_SetConfig+0x384>)
 800d2c8:	fba3 1302 	umull	r1, r3, r3, r2
 800d2cc:	095b      	lsrs	r3, r3, #5
 800d2ce:	2164      	movs	r1, #100	; 0x64
 800d2d0:	fb01 f303 	mul.w	r3, r1, r3
 800d2d4:	1ad3      	subs	r3, r2, r3
 800d2d6:	00db      	lsls	r3, r3, #3
 800d2d8:	3332      	adds	r3, #50	; 0x32
 800d2da:	4a07      	ldr	r2, [pc, #28]	; (800d2f8 <UART_SetConfig+0x384>)
 800d2dc:	fba2 2303 	umull	r2, r3, r2, r3
 800d2e0:	095b      	lsrs	r3, r3, #5
 800d2e2:	f003 0207 	and.w	r2, r3, #7
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	4442      	add	r2, r8
 800d2ec:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800d2ee:	e1b2      	b.n	800d656 <UART_SetConfig+0x6e2>
 800d2f0:	40011000 	.word	0x40011000
 800d2f4:	40011400 	.word	0x40011400
 800d2f8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	4ad7      	ldr	r2, [pc, #860]	; (800d660 <UART_SetConfig+0x6ec>)
 800d302:	4293      	cmp	r3, r2
 800d304:	d005      	beq.n	800d312 <UART_SetConfig+0x39e>
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	4ad6      	ldr	r2, [pc, #856]	; (800d664 <UART_SetConfig+0x6f0>)
 800d30c:	4293      	cmp	r3, r2
 800d30e:	f040 80d1 	bne.w	800d4b4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800d312:	f7fc fa41 	bl	8009798 <HAL_RCC_GetPCLK2Freq>
 800d316:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d318:	68bb      	ldr	r3, [r7, #8]
 800d31a:	469a      	mov	sl, r3
 800d31c:	f04f 0b00 	mov.w	fp, #0
 800d320:	46d0      	mov	r8, sl
 800d322:	46d9      	mov	r9, fp
 800d324:	eb18 0308 	adds.w	r3, r8, r8
 800d328:	eb49 0409 	adc.w	r4, r9, r9
 800d32c:	4698      	mov	r8, r3
 800d32e:	46a1      	mov	r9, r4
 800d330:	eb18 080a 	adds.w	r8, r8, sl
 800d334:	eb49 090b 	adc.w	r9, r9, fp
 800d338:	f04f 0100 	mov.w	r1, #0
 800d33c:	f04f 0200 	mov.w	r2, #0
 800d340:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d344:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d348:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d34c:	4688      	mov	r8, r1
 800d34e:	4691      	mov	r9, r2
 800d350:	eb1a 0508 	adds.w	r5, sl, r8
 800d354:	eb4b 0609 	adc.w	r6, fp, r9
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	685b      	ldr	r3, [r3, #4]
 800d35c:	4619      	mov	r1, r3
 800d35e:	f04f 0200 	mov.w	r2, #0
 800d362:	f04f 0300 	mov.w	r3, #0
 800d366:	f04f 0400 	mov.w	r4, #0
 800d36a:	0094      	lsls	r4, r2, #2
 800d36c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d370:	008b      	lsls	r3, r1, #2
 800d372:	461a      	mov	r2, r3
 800d374:	4623      	mov	r3, r4
 800d376:	4628      	mov	r0, r5
 800d378:	4631      	mov	r1, r6
 800d37a:	f7f3 fc9d 	bl	8000cb8 <__aeabi_uldivmod>
 800d37e:	4603      	mov	r3, r0
 800d380:	460c      	mov	r4, r1
 800d382:	461a      	mov	r2, r3
 800d384:	4bb8      	ldr	r3, [pc, #736]	; (800d668 <UART_SetConfig+0x6f4>)
 800d386:	fba3 2302 	umull	r2, r3, r3, r2
 800d38a:	095b      	lsrs	r3, r3, #5
 800d38c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d390:	68bb      	ldr	r3, [r7, #8]
 800d392:	469b      	mov	fp, r3
 800d394:	f04f 0c00 	mov.w	ip, #0
 800d398:	46d9      	mov	r9, fp
 800d39a:	46e2      	mov	sl, ip
 800d39c:	eb19 0309 	adds.w	r3, r9, r9
 800d3a0:	eb4a 040a 	adc.w	r4, sl, sl
 800d3a4:	4699      	mov	r9, r3
 800d3a6:	46a2      	mov	sl, r4
 800d3a8:	eb19 090b 	adds.w	r9, r9, fp
 800d3ac:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d3b0:	f04f 0100 	mov.w	r1, #0
 800d3b4:	f04f 0200 	mov.w	r2, #0
 800d3b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d3bc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d3c0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d3c4:	4689      	mov	r9, r1
 800d3c6:	4692      	mov	sl, r2
 800d3c8:	eb1b 0509 	adds.w	r5, fp, r9
 800d3cc:	eb4c 060a 	adc.w	r6, ip, sl
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	685b      	ldr	r3, [r3, #4]
 800d3d4:	4619      	mov	r1, r3
 800d3d6:	f04f 0200 	mov.w	r2, #0
 800d3da:	f04f 0300 	mov.w	r3, #0
 800d3de:	f04f 0400 	mov.w	r4, #0
 800d3e2:	0094      	lsls	r4, r2, #2
 800d3e4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d3e8:	008b      	lsls	r3, r1, #2
 800d3ea:	461a      	mov	r2, r3
 800d3ec:	4623      	mov	r3, r4
 800d3ee:	4628      	mov	r0, r5
 800d3f0:	4631      	mov	r1, r6
 800d3f2:	f7f3 fc61 	bl	8000cb8 <__aeabi_uldivmod>
 800d3f6:	4603      	mov	r3, r0
 800d3f8:	460c      	mov	r4, r1
 800d3fa:	461a      	mov	r2, r3
 800d3fc:	4b9a      	ldr	r3, [pc, #616]	; (800d668 <UART_SetConfig+0x6f4>)
 800d3fe:	fba3 1302 	umull	r1, r3, r3, r2
 800d402:	095b      	lsrs	r3, r3, #5
 800d404:	2164      	movs	r1, #100	; 0x64
 800d406:	fb01 f303 	mul.w	r3, r1, r3
 800d40a:	1ad3      	subs	r3, r2, r3
 800d40c:	011b      	lsls	r3, r3, #4
 800d40e:	3332      	adds	r3, #50	; 0x32
 800d410:	4a95      	ldr	r2, [pc, #596]	; (800d668 <UART_SetConfig+0x6f4>)
 800d412:	fba2 2303 	umull	r2, r3, r2, r3
 800d416:	095b      	lsrs	r3, r3, #5
 800d418:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d41c:	4498      	add	r8, r3
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	469b      	mov	fp, r3
 800d422:	f04f 0c00 	mov.w	ip, #0
 800d426:	46d9      	mov	r9, fp
 800d428:	46e2      	mov	sl, ip
 800d42a:	eb19 0309 	adds.w	r3, r9, r9
 800d42e:	eb4a 040a 	adc.w	r4, sl, sl
 800d432:	4699      	mov	r9, r3
 800d434:	46a2      	mov	sl, r4
 800d436:	eb19 090b 	adds.w	r9, r9, fp
 800d43a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d43e:	f04f 0100 	mov.w	r1, #0
 800d442:	f04f 0200 	mov.w	r2, #0
 800d446:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d44a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d44e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d452:	4689      	mov	r9, r1
 800d454:	4692      	mov	sl, r2
 800d456:	eb1b 0509 	adds.w	r5, fp, r9
 800d45a:	eb4c 060a 	adc.w	r6, ip, sl
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	685b      	ldr	r3, [r3, #4]
 800d462:	4619      	mov	r1, r3
 800d464:	f04f 0200 	mov.w	r2, #0
 800d468:	f04f 0300 	mov.w	r3, #0
 800d46c:	f04f 0400 	mov.w	r4, #0
 800d470:	0094      	lsls	r4, r2, #2
 800d472:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d476:	008b      	lsls	r3, r1, #2
 800d478:	461a      	mov	r2, r3
 800d47a:	4623      	mov	r3, r4
 800d47c:	4628      	mov	r0, r5
 800d47e:	4631      	mov	r1, r6
 800d480:	f7f3 fc1a 	bl	8000cb8 <__aeabi_uldivmod>
 800d484:	4603      	mov	r3, r0
 800d486:	460c      	mov	r4, r1
 800d488:	461a      	mov	r2, r3
 800d48a:	4b77      	ldr	r3, [pc, #476]	; (800d668 <UART_SetConfig+0x6f4>)
 800d48c:	fba3 1302 	umull	r1, r3, r3, r2
 800d490:	095b      	lsrs	r3, r3, #5
 800d492:	2164      	movs	r1, #100	; 0x64
 800d494:	fb01 f303 	mul.w	r3, r1, r3
 800d498:	1ad3      	subs	r3, r2, r3
 800d49a:	011b      	lsls	r3, r3, #4
 800d49c:	3332      	adds	r3, #50	; 0x32
 800d49e:	4a72      	ldr	r2, [pc, #456]	; (800d668 <UART_SetConfig+0x6f4>)
 800d4a0:	fba2 2303 	umull	r2, r3, r2, r3
 800d4a4:	095b      	lsrs	r3, r3, #5
 800d4a6:	f003 020f 	and.w	r2, r3, #15
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	4442      	add	r2, r8
 800d4b0:	609a      	str	r2, [r3, #8]
 800d4b2:	e0d0      	b.n	800d656 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800d4b4:	f7fc f95c 	bl	8009770 <HAL_RCC_GetPCLK1Freq>
 800d4b8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d4ba:	68bb      	ldr	r3, [r7, #8]
 800d4bc:	469a      	mov	sl, r3
 800d4be:	f04f 0b00 	mov.w	fp, #0
 800d4c2:	46d0      	mov	r8, sl
 800d4c4:	46d9      	mov	r9, fp
 800d4c6:	eb18 0308 	adds.w	r3, r8, r8
 800d4ca:	eb49 0409 	adc.w	r4, r9, r9
 800d4ce:	4698      	mov	r8, r3
 800d4d0:	46a1      	mov	r9, r4
 800d4d2:	eb18 080a 	adds.w	r8, r8, sl
 800d4d6:	eb49 090b 	adc.w	r9, r9, fp
 800d4da:	f04f 0100 	mov.w	r1, #0
 800d4de:	f04f 0200 	mov.w	r2, #0
 800d4e2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d4e6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d4ea:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d4ee:	4688      	mov	r8, r1
 800d4f0:	4691      	mov	r9, r2
 800d4f2:	eb1a 0508 	adds.w	r5, sl, r8
 800d4f6:	eb4b 0609 	adc.w	r6, fp, r9
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	685b      	ldr	r3, [r3, #4]
 800d4fe:	4619      	mov	r1, r3
 800d500:	f04f 0200 	mov.w	r2, #0
 800d504:	f04f 0300 	mov.w	r3, #0
 800d508:	f04f 0400 	mov.w	r4, #0
 800d50c:	0094      	lsls	r4, r2, #2
 800d50e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d512:	008b      	lsls	r3, r1, #2
 800d514:	461a      	mov	r2, r3
 800d516:	4623      	mov	r3, r4
 800d518:	4628      	mov	r0, r5
 800d51a:	4631      	mov	r1, r6
 800d51c:	f7f3 fbcc 	bl	8000cb8 <__aeabi_uldivmod>
 800d520:	4603      	mov	r3, r0
 800d522:	460c      	mov	r4, r1
 800d524:	461a      	mov	r2, r3
 800d526:	4b50      	ldr	r3, [pc, #320]	; (800d668 <UART_SetConfig+0x6f4>)
 800d528:	fba3 2302 	umull	r2, r3, r3, r2
 800d52c:	095b      	lsrs	r3, r3, #5
 800d52e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	469b      	mov	fp, r3
 800d536:	f04f 0c00 	mov.w	ip, #0
 800d53a:	46d9      	mov	r9, fp
 800d53c:	46e2      	mov	sl, ip
 800d53e:	eb19 0309 	adds.w	r3, r9, r9
 800d542:	eb4a 040a 	adc.w	r4, sl, sl
 800d546:	4699      	mov	r9, r3
 800d548:	46a2      	mov	sl, r4
 800d54a:	eb19 090b 	adds.w	r9, r9, fp
 800d54e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d552:	f04f 0100 	mov.w	r1, #0
 800d556:	f04f 0200 	mov.w	r2, #0
 800d55a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d55e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d562:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d566:	4689      	mov	r9, r1
 800d568:	4692      	mov	sl, r2
 800d56a:	eb1b 0509 	adds.w	r5, fp, r9
 800d56e:	eb4c 060a 	adc.w	r6, ip, sl
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	685b      	ldr	r3, [r3, #4]
 800d576:	4619      	mov	r1, r3
 800d578:	f04f 0200 	mov.w	r2, #0
 800d57c:	f04f 0300 	mov.w	r3, #0
 800d580:	f04f 0400 	mov.w	r4, #0
 800d584:	0094      	lsls	r4, r2, #2
 800d586:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d58a:	008b      	lsls	r3, r1, #2
 800d58c:	461a      	mov	r2, r3
 800d58e:	4623      	mov	r3, r4
 800d590:	4628      	mov	r0, r5
 800d592:	4631      	mov	r1, r6
 800d594:	f7f3 fb90 	bl	8000cb8 <__aeabi_uldivmod>
 800d598:	4603      	mov	r3, r0
 800d59a:	460c      	mov	r4, r1
 800d59c:	461a      	mov	r2, r3
 800d59e:	4b32      	ldr	r3, [pc, #200]	; (800d668 <UART_SetConfig+0x6f4>)
 800d5a0:	fba3 1302 	umull	r1, r3, r3, r2
 800d5a4:	095b      	lsrs	r3, r3, #5
 800d5a6:	2164      	movs	r1, #100	; 0x64
 800d5a8:	fb01 f303 	mul.w	r3, r1, r3
 800d5ac:	1ad3      	subs	r3, r2, r3
 800d5ae:	011b      	lsls	r3, r3, #4
 800d5b0:	3332      	adds	r3, #50	; 0x32
 800d5b2:	4a2d      	ldr	r2, [pc, #180]	; (800d668 <UART_SetConfig+0x6f4>)
 800d5b4:	fba2 2303 	umull	r2, r3, r2, r3
 800d5b8:	095b      	lsrs	r3, r3, #5
 800d5ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d5be:	4498      	add	r8, r3
 800d5c0:	68bb      	ldr	r3, [r7, #8]
 800d5c2:	469b      	mov	fp, r3
 800d5c4:	f04f 0c00 	mov.w	ip, #0
 800d5c8:	46d9      	mov	r9, fp
 800d5ca:	46e2      	mov	sl, ip
 800d5cc:	eb19 0309 	adds.w	r3, r9, r9
 800d5d0:	eb4a 040a 	adc.w	r4, sl, sl
 800d5d4:	4699      	mov	r9, r3
 800d5d6:	46a2      	mov	sl, r4
 800d5d8:	eb19 090b 	adds.w	r9, r9, fp
 800d5dc:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d5e0:	f04f 0100 	mov.w	r1, #0
 800d5e4:	f04f 0200 	mov.w	r2, #0
 800d5e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d5ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d5f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d5f4:	4689      	mov	r9, r1
 800d5f6:	4692      	mov	sl, r2
 800d5f8:	eb1b 0509 	adds.w	r5, fp, r9
 800d5fc:	eb4c 060a 	adc.w	r6, ip, sl
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	685b      	ldr	r3, [r3, #4]
 800d604:	4619      	mov	r1, r3
 800d606:	f04f 0200 	mov.w	r2, #0
 800d60a:	f04f 0300 	mov.w	r3, #0
 800d60e:	f04f 0400 	mov.w	r4, #0
 800d612:	0094      	lsls	r4, r2, #2
 800d614:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d618:	008b      	lsls	r3, r1, #2
 800d61a:	461a      	mov	r2, r3
 800d61c:	4623      	mov	r3, r4
 800d61e:	4628      	mov	r0, r5
 800d620:	4631      	mov	r1, r6
 800d622:	f7f3 fb49 	bl	8000cb8 <__aeabi_uldivmod>
 800d626:	4603      	mov	r3, r0
 800d628:	460c      	mov	r4, r1
 800d62a:	461a      	mov	r2, r3
 800d62c:	4b0e      	ldr	r3, [pc, #56]	; (800d668 <UART_SetConfig+0x6f4>)
 800d62e:	fba3 1302 	umull	r1, r3, r3, r2
 800d632:	095b      	lsrs	r3, r3, #5
 800d634:	2164      	movs	r1, #100	; 0x64
 800d636:	fb01 f303 	mul.w	r3, r1, r3
 800d63a:	1ad3      	subs	r3, r2, r3
 800d63c:	011b      	lsls	r3, r3, #4
 800d63e:	3332      	adds	r3, #50	; 0x32
 800d640:	4a09      	ldr	r2, [pc, #36]	; (800d668 <UART_SetConfig+0x6f4>)
 800d642:	fba2 2303 	umull	r2, r3, r2, r3
 800d646:	095b      	lsrs	r3, r3, #5
 800d648:	f003 020f 	and.w	r2, r3, #15
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	4442      	add	r2, r8
 800d652:	609a      	str	r2, [r3, #8]
}
 800d654:	e7ff      	b.n	800d656 <UART_SetConfig+0x6e2>
 800d656:	bf00      	nop
 800d658:	3714      	adds	r7, #20
 800d65a:	46bd      	mov	sp, r7
 800d65c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d660:	40011000 	.word	0x40011000
 800d664:	40011400 	.word	0x40011400
 800d668:	51eb851f 	.word	0x51eb851f

0800d66c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800d66c:	b084      	sub	sp, #16
 800d66e:	b480      	push	{r7}
 800d670:	b085      	sub	sp, #20
 800d672:	af00      	add	r7, sp, #0
 800d674:	6078      	str	r0, [r7, #4]
 800d676:	f107 001c 	add.w	r0, r7, #28
 800d67a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800d67e:	2300      	movs	r3, #0
 800d680:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800d682:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800d684:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800d686:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800d688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800d68a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800d68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800d68e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800d690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800d692:	431a      	orrs	r2, r3
             Init.ClockDiv
 800d694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800d696:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800d698:	68fa      	ldr	r2, [r7, #12]
 800d69a:	4313      	orrs	r3, r2
 800d69c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	685b      	ldr	r3, [r3, #4]
 800d6a2:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800d6a6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d6aa:	68fa      	ldr	r2, [r7, #12]
 800d6ac:	431a      	orrs	r2, r3
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800d6b2:	2300      	movs	r3, #0
}
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	3714      	adds	r7, #20
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6be:	b004      	add	sp, #16
 800d6c0:	4770      	bx	lr

0800d6c2 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800d6c2:	b480      	push	{r7}
 800d6c4:	b083      	sub	sp, #12
 800d6c6:	af00      	add	r7, sp, #0
 800d6c8:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800d6d0:	4618      	mov	r0, r3
 800d6d2:	370c      	adds	r7, #12
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6da:	4770      	bx	lr

0800d6dc <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800d6dc:	b480      	push	{r7}
 800d6de:	b083      	sub	sp, #12
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
 800d6e4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800d6e6:	683b      	ldr	r3, [r7, #0]
 800d6e8:	681a      	ldr	r2, [r3, #0]
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d6f0:	2300      	movs	r3, #0
}
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	370c      	adds	r7, #12
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fc:	4770      	bx	lr

0800d6fe <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800d6fe:	b580      	push	{r7, lr}
 800d700:	b082      	sub	sp, #8
 800d702:	af00      	add	r7, sp, #0
 800d704:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	2203      	movs	r2, #3
 800d70a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800d70c:	2002      	movs	r0, #2
 800d70e:	f7f9 fbc5 	bl	8006e9c <HAL_Delay>
  
  return HAL_OK;
 800d712:	2300      	movs	r3, #0
}
 800d714:	4618      	mov	r0, r3
 800d716:	3708      	adds	r7, #8
 800d718:	46bd      	mov	sp, r7
 800d71a:	bd80      	pop	{r7, pc}

0800d71c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800d71c:	b480      	push	{r7}
 800d71e:	b083      	sub	sp, #12
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	f003 0303 	and.w	r3, r3, #3
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	370c      	adds	r7, #12
 800d730:	46bd      	mov	sp, r7
 800d732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d736:	4770      	bx	lr

0800d738 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800d738:	b480      	push	{r7}
 800d73a:	b085      	sub	sp, #20
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
 800d740:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d742:	2300      	movs	r3, #0
 800d744:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	681a      	ldr	r2, [r3, #0]
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d756:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800d75c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800d762:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d764:	68fa      	ldr	r2, [r7, #12]
 800d766:	4313      	orrs	r3, r2
 800d768:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	68db      	ldr	r3, [r3, #12]
 800d76e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d772:	f023 030f 	bic.w	r3, r3, #15
 800d776:	68fa      	ldr	r2, [r7, #12]
 800d778:	431a      	orrs	r2, r3
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800d77e:	2300      	movs	r3, #0
}
 800d780:	4618      	mov	r0, r3
 800d782:	3714      	adds	r7, #20
 800d784:	46bd      	mov	sp, r7
 800d786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d78a:	4770      	bx	lr

0800d78c <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800d78c:	b480      	push	{r7}
 800d78e:	b083      	sub	sp, #12
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	691b      	ldr	r3, [r3, #16]
 800d798:	b2db      	uxtb	r3, r3
}
 800d79a:	4618      	mov	r0, r3
 800d79c:	370c      	adds	r7, #12
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a4:	4770      	bx	lr

0800d7a6 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800d7a6:	b480      	push	{r7}
 800d7a8:	b085      	sub	sp, #20
 800d7aa:	af00      	add	r7, sp, #0
 800d7ac:	6078      	str	r0, [r7, #4]
 800d7ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	3314      	adds	r3, #20
 800d7b4:	461a      	mov	r2, r3
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	4413      	add	r3, r2
 800d7ba:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	681b      	ldr	r3, [r3, #0]
}  
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	3714      	adds	r7, #20
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ca:	4770      	bx	lr

0800d7cc <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800d7cc:	b480      	push	{r7}
 800d7ce:	b085      	sub	sp, #20
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
 800d7d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d7d6:	2300      	movs	r3, #0
 800d7d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800d7da:	683b      	ldr	r3, [r7, #0]
 800d7dc:	681a      	ldr	r2, [r3, #0]
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800d7e2:	683b      	ldr	r3, [r7, #0]
 800d7e4:	685a      	ldr	r2, [r3, #4]
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d7ea:	683b      	ldr	r3, [r7, #0]
 800d7ec:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800d7ee:	683b      	ldr	r3, [r7, #0]
 800d7f0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d7f2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800d7f8:	431a      	orrs	r2, r3
                       Data->DPSM);
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800d7fe:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d800:	68fa      	ldr	r2, [r7, #12]
 800d802:	4313      	orrs	r3, r2
 800d804:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d80a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	431a      	orrs	r2, r3
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800d816:	2300      	movs	r3, #0

}
 800d818:	4618      	mov	r0, r3
 800d81a:	3714      	adds	r7, #20
 800d81c:	46bd      	mov	sp, r7
 800d81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d822:	4770      	bx	lr

0800d824 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800d824:	b580      	push	{r7, lr}
 800d826:	b088      	sub	sp, #32
 800d828:	af00      	add	r7, sp, #0
 800d82a:	6078      	str	r0, [r7, #4]
 800d82c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800d832:	2310      	movs	r3, #16
 800d834:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d836:	2340      	movs	r3, #64	; 0x40
 800d838:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d83a:	2300      	movs	r3, #0
 800d83c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d83e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d842:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d844:	f107 0308 	add.w	r3, r7, #8
 800d848:	4619      	mov	r1, r3
 800d84a:	6878      	ldr	r0, [r7, #4]
 800d84c:	f7ff ff74 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800d850:	f241 3288 	movw	r2, #5000	; 0x1388
 800d854:	2110      	movs	r1, #16
 800d856:	6878      	ldr	r0, [r7, #4]
 800d858:	f000 fa40 	bl	800dcdc <SDMMC_GetCmdResp1>
 800d85c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d85e:	69fb      	ldr	r3, [r7, #28]
}
 800d860:	4618      	mov	r0, r3
 800d862:	3720      	adds	r7, #32
 800d864:	46bd      	mov	sp, r7
 800d866:	bd80      	pop	{r7, pc}

0800d868 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b088      	sub	sp, #32
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
 800d870:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d872:	683b      	ldr	r3, [r7, #0]
 800d874:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800d876:	2311      	movs	r3, #17
 800d878:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d87a:	2340      	movs	r3, #64	; 0x40
 800d87c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d87e:	2300      	movs	r3, #0
 800d880:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d882:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d886:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d888:	f107 0308 	add.w	r3, r7, #8
 800d88c:	4619      	mov	r1, r3
 800d88e:	6878      	ldr	r0, [r7, #4]
 800d890:	f7ff ff52 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800d894:	f241 3288 	movw	r2, #5000	; 0x1388
 800d898:	2111      	movs	r1, #17
 800d89a:	6878      	ldr	r0, [r7, #4]
 800d89c:	f000 fa1e 	bl	800dcdc <SDMMC_GetCmdResp1>
 800d8a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d8a2:	69fb      	ldr	r3, [r7, #28]
}
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	3720      	adds	r7, #32
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	bd80      	pop	{r7, pc}

0800d8ac <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	b088      	sub	sp, #32
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
 800d8b4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d8b6:	683b      	ldr	r3, [r7, #0]
 800d8b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800d8ba:	2312      	movs	r3, #18
 800d8bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d8be:	2340      	movs	r3, #64	; 0x40
 800d8c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d8c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d8ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d8cc:	f107 0308 	add.w	r3, r7, #8
 800d8d0:	4619      	mov	r1, r3
 800d8d2:	6878      	ldr	r0, [r7, #4]
 800d8d4:	f7ff ff30 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800d8d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800d8dc:	2112      	movs	r1, #18
 800d8de:	6878      	ldr	r0, [r7, #4]
 800d8e0:	f000 f9fc 	bl	800dcdc <SDMMC_GetCmdResp1>
 800d8e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d8e6:	69fb      	ldr	r3, [r7, #28]
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	3720      	adds	r7, #32
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	bd80      	pop	{r7, pc}

0800d8f0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b088      	sub	sp, #32
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
 800d8f8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d8fa:	683b      	ldr	r3, [r7, #0]
 800d8fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800d8fe:	2318      	movs	r3, #24
 800d900:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d902:	2340      	movs	r3, #64	; 0x40
 800d904:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d906:	2300      	movs	r3, #0
 800d908:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d90a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d90e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d910:	f107 0308 	add.w	r3, r7, #8
 800d914:	4619      	mov	r1, r3
 800d916:	6878      	ldr	r0, [r7, #4]
 800d918:	f7ff ff0e 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800d91c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d920:	2118      	movs	r1, #24
 800d922:	6878      	ldr	r0, [r7, #4]
 800d924:	f000 f9da 	bl	800dcdc <SDMMC_GetCmdResp1>
 800d928:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d92a:	69fb      	ldr	r3, [r7, #28]
}
 800d92c:	4618      	mov	r0, r3
 800d92e:	3720      	adds	r7, #32
 800d930:	46bd      	mov	sp, r7
 800d932:	bd80      	pop	{r7, pc}

0800d934 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800d934:	b580      	push	{r7, lr}
 800d936:	b088      	sub	sp, #32
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
 800d93c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800d942:	2319      	movs	r3, #25
 800d944:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d946:	2340      	movs	r3, #64	; 0x40
 800d948:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d94a:	2300      	movs	r3, #0
 800d94c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d94e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d952:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d954:	f107 0308 	add.w	r3, r7, #8
 800d958:	4619      	mov	r1, r3
 800d95a:	6878      	ldr	r0, [r7, #4]
 800d95c:	f7ff feec 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800d960:	f241 3288 	movw	r2, #5000	; 0x1388
 800d964:	2119      	movs	r1, #25
 800d966:	6878      	ldr	r0, [r7, #4]
 800d968:	f000 f9b8 	bl	800dcdc <SDMMC_GetCmdResp1>
 800d96c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d96e:	69fb      	ldr	r3, [r7, #28]
}
 800d970:	4618      	mov	r0, r3
 800d972:	3720      	adds	r7, #32
 800d974:	46bd      	mov	sp, r7
 800d976:	bd80      	pop	{r7, pc}

0800d978 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b088      	sub	sp, #32
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800d980:	2300      	movs	r3, #0
 800d982:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d984:	230c      	movs	r3, #12
 800d986:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d988:	2340      	movs	r3, #64	; 0x40
 800d98a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d98c:	2300      	movs	r3, #0
 800d98e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d990:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d994:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d996:	f107 0308 	add.w	r3, r7, #8
 800d99a:	4619      	mov	r1, r3
 800d99c:	6878      	ldr	r0, [r7, #4]
 800d99e:	f7ff fecb 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800d9a2:	4a05      	ldr	r2, [pc, #20]	; (800d9b8 <SDMMC_CmdStopTransfer+0x40>)
 800d9a4:	210c      	movs	r1, #12
 800d9a6:	6878      	ldr	r0, [r7, #4]
 800d9a8:	f000 f998 	bl	800dcdc <SDMMC_GetCmdResp1>
 800d9ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d9ae:	69fb      	ldr	r3, [r7, #28]
}
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	3720      	adds	r7, #32
 800d9b4:	46bd      	mov	sp, r7
 800d9b6:	bd80      	pop	{r7, pc}
 800d9b8:	05f5e100 	.word	0x05f5e100

0800d9bc <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b08a      	sub	sp, #40	; 0x28
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	60f8      	str	r0, [r7, #12]
 800d9c4:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800d9cc:	2307      	movs	r3, #7
 800d9ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d9d0:	2340      	movs	r3, #64	; 0x40
 800d9d2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d9d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d9dc:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d9de:	f107 0310 	add.w	r3, r7, #16
 800d9e2:	4619      	mov	r1, r3
 800d9e4:	68f8      	ldr	r0, [r7, #12]
 800d9e6:	f7ff fea7 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800d9ea:	f241 3288 	movw	r2, #5000	; 0x1388
 800d9ee:	2107      	movs	r1, #7
 800d9f0:	68f8      	ldr	r0, [r7, #12]
 800d9f2:	f000 f973 	bl	800dcdc <SDMMC_GetCmdResp1>
 800d9f6:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800d9f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	3728      	adds	r7, #40	; 0x28
 800d9fe:	46bd      	mov	sp, r7
 800da00:	bd80      	pop	{r7, pc}

0800da02 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800da02:	b580      	push	{r7, lr}
 800da04:	b088      	sub	sp, #32
 800da06:	af00      	add	r7, sp, #0
 800da08:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800da0a:	2300      	movs	r3, #0
 800da0c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800da0e:	2300      	movs	r3, #0
 800da10:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800da12:	2300      	movs	r3, #0
 800da14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800da16:	2300      	movs	r3, #0
 800da18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800da1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da1e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800da20:	f107 0308 	add.w	r3, r7, #8
 800da24:	4619      	mov	r1, r3
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	f7ff fe86 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800da2c:	6878      	ldr	r0, [r7, #4]
 800da2e:	f000 f92d 	bl	800dc8c <SDMMC_GetCmdError>
 800da32:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da34:	69fb      	ldr	r3, [r7, #28]
}
 800da36:	4618      	mov	r0, r3
 800da38:	3720      	adds	r7, #32
 800da3a:	46bd      	mov	sp, r7
 800da3c:	bd80      	pop	{r7, pc}

0800da3e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800da3e:	b580      	push	{r7, lr}
 800da40:	b088      	sub	sp, #32
 800da42:	af00      	add	r7, sp, #0
 800da44:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800da46:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800da4a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800da4c:	2308      	movs	r3, #8
 800da4e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800da50:	2340      	movs	r3, #64	; 0x40
 800da52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800da54:	2300      	movs	r3, #0
 800da56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800da58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da5c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800da5e:	f107 0308 	add.w	r3, r7, #8
 800da62:	4619      	mov	r1, r3
 800da64:	6878      	ldr	r0, [r7, #4]
 800da66:	f7ff fe67 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800da6a:	6878      	ldr	r0, [r7, #4]
 800da6c:	f000 fb16 	bl	800e09c <SDMMC_GetCmdResp7>
 800da70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da72:	69fb      	ldr	r3, [r7, #28]
}
 800da74:	4618      	mov	r0, r3
 800da76:	3720      	adds	r7, #32
 800da78:	46bd      	mov	sp, r7
 800da7a:	bd80      	pop	{r7, pc}

0800da7c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b088      	sub	sp, #32
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]
 800da84:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800da8a:	2337      	movs	r3, #55	; 0x37
 800da8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800da8e:	2340      	movs	r3, #64	; 0x40
 800da90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800da92:	2300      	movs	r3, #0
 800da94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800da96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da9a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800da9c:	f107 0308 	add.w	r3, r7, #8
 800daa0:	4619      	mov	r1, r3
 800daa2:	6878      	ldr	r0, [r7, #4]
 800daa4:	f7ff fe48 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800daa8:	f241 3288 	movw	r2, #5000	; 0x1388
 800daac:	2137      	movs	r1, #55	; 0x37
 800daae:	6878      	ldr	r0, [r7, #4]
 800dab0:	f000 f914 	bl	800dcdc <SDMMC_GetCmdResp1>
 800dab4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dab6:	69fb      	ldr	r3, [r7, #28]
}
 800dab8:	4618      	mov	r0, r3
 800daba:	3720      	adds	r7, #32
 800dabc:	46bd      	mov	sp, r7
 800dabe:	bd80      	pop	{r7, pc}

0800dac0 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b088      	sub	sp, #32
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
 800dac8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800daca:	683b      	ldr	r3, [r7, #0]
 800dacc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800dad0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dad4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800dad6:	2329      	movs	r3, #41	; 0x29
 800dad8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dada:	2340      	movs	r3, #64	; 0x40
 800dadc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dade:	2300      	movs	r3, #0
 800dae0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dae2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dae6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dae8:	f107 0308 	add.w	r3, r7, #8
 800daec:	4619      	mov	r1, r3
 800daee:	6878      	ldr	r0, [r7, #4]
 800daf0:	f7ff fe22 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800daf4:	6878      	ldr	r0, [r7, #4]
 800daf6:	f000 fa23 	bl	800df40 <SDMMC_GetCmdResp3>
 800dafa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dafc:	69fb      	ldr	r3, [r7, #28]
}
 800dafe:	4618      	mov	r0, r3
 800db00:	3720      	adds	r7, #32
 800db02:	46bd      	mov	sp, r7
 800db04:	bd80      	pop	{r7, pc}

0800db06 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800db06:	b580      	push	{r7, lr}
 800db08:	b088      	sub	sp, #32
 800db0a:	af00      	add	r7, sp, #0
 800db0c:	6078      	str	r0, [r7, #4]
 800db0e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800db14:	2306      	movs	r3, #6
 800db16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800db18:	2340      	movs	r3, #64	; 0x40
 800db1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800db1c:	2300      	movs	r3, #0
 800db1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800db20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db24:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800db26:	f107 0308 	add.w	r3, r7, #8
 800db2a:	4619      	mov	r1, r3
 800db2c:	6878      	ldr	r0, [r7, #4]
 800db2e:	f7ff fe03 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800db32:	f241 3288 	movw	r2, #5000	; 0x1388
 800db36:	2106      	movs	r1, #6
 800db38:	6878      	ldr	r0, [r7, #4]
 800db3a:	f000 f8cf 	bl	800dcdc <SDMMC_GetCmdResp1>
 800db3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800db40:	69fb      	ldr	r3, [r7, #28]
}
 800db42:	4618      	mov	r0, r3
 800db44:	3720      	adds	r7, #32
 800db46:	46bd      	mov	sp, r7
 800db48:	bd80      	pop	{r7, pc}

0800db4a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800db4a:	b580      	push	{r7, lr}
 800db4c:	b088      	sub	sp, #32
 800db4e:	af00      	add	r7, sp, #0
 800db50:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800db52:	2300      	movs	r3, #0
 800db54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800db56:	2333      	movs	r3, #51	; 0x33
 800db58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800db5a:	2340      	movs	r3, #64	; 0x40
 800db5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800db5e:	2300      	movs	r3, #0
 800db60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800db62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db66:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800db68:	f107 0308 	add.w	r3, r7, #8
 800db6c:	4619      	mov	r1, r3
 800db6e:	6878      	ldr	r0, [r7, #4]
 800db70:	f7ff fde2 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800db74:	f241 3288 	movw	r2, #5000	; 0x1388
 800db78:	2133      	movs	r1, #51	; 0x33
 800db7a:	6878      	ldr	r0, [r7, #4]
 800db7c:	f000 f8ae 	bl	800dcdc <SDMMC_GetCmdResp1>
 800db80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800db82:	69fb      	ldr	r3, [r7, #28]
}
 800db84:	4618      	mov	r0, r3
 800db86:	3720      	adds	r7, #32
 800db88:	46bd      	mov	sp, r7
 800db8a:	bd80      	pop	{r7, pc}

0800db8c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b088      	sub	sp, #32
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800db94:	2300      	movs	r3, #0
 800db96:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800db98:	2302      	movs	r3, #2
 800db9a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800db9c:	23c0      	movs	r3, #192	; 0xc0
 800db9e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dba0:	2300      	movs	r3, #0
 800dba2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dba4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dba8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dbaa:	f107 0308 	add.w	r3, r7, #8
 800dbae:	4619      	mov	r1, r3
 800dbb0:	6878      	ldr	r0, [r7, #4]
 800dbb2:	f7ff fdc1 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800dbb6:	6878      	ldr	r0, [r7, #4]
 800dbb8:	f000 f97c 	bl	800deb4 <SDMMC_GetCmdResp2>
 800dbbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dbbe:	69fb      	ldr	r3, [r7, #28]
}
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	3720      	adds	r7, #32
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}

0800dbc8 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b088      	sub	sp, #32
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
 800dbd0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800dbd6:	2309      	movs	r3, #9
 800dbd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800dbda:	23c0      	movs	r3, #192	; 0xc0
 800dbdc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dbde:	2300      	movs	r3, #0
 800dbe0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dbe2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dbe6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dbe8:	f107 0308 	add.w	r3, r7, #8
 800dbec:	4619      	mov	r1, r3
 800dbee:	6878      	ldr	r0, [r7, #4]
 800dbf0:	f7ff fda2 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800dbf4:	6878      	ldr	r0, [r7, #4]
 800dbf6:	f000 f95d 	bl	800deb4 <SDMMC_GetCmdResp2>
 800dbfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dbfc:	69fb      	ldr	r3, [r7, #28]
}
 800dbfe:	4618      	mov	r0, r3
 800dc00:	3720      	adds	r7, #32
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}

0800dc06 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800dc06:	b580      	push	{r7, lr}
 800dc08:	b088      	sub	sp, #32
 800dc0a:	af00      	add	r7, sp, #0
 800dc0c:	6078      	str	r0, [r7, #4]
 800dc0e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800dc10:	2300      	movs	r3, #0
 800dc12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800dc14:	2303      	movs	r3, #3
 800dc16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dc18:	2340      	movs	r3, #64	; 0x40
 800dc1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dc1c:	2300      	movs	r3, #0
 800dc1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dc20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc24:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dc26:	f107 0308 	add.w	r3, r7, #8
 800dc2a:	4619      	mov	r1, r3
 800dc2c:	6878      	ldr	r0, [r7, #4]
 800dc2e:	f7ff fd83 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800dc32:	683a      	ldr	r2, [r7, #0]
 800dc34:	2103      	movs	r1, #3
 800dc36:	6878      	ldr	r0, [r7, #4]
 800dc38:	f000 f9bc 	bl	800dfb4 <SDMMC_GetCmdResp6>
 800dc3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dc3e:	69fb      	ldr	r3, [r7, #28]
}
 800dc40:	4618      	mov	r0, r3
 800dc42:	3720      	adds	r7, #32
 800dc44:	46bd      	mov	sp, r7
 800dc46:	bd80      	pop	{r7, pc}

0800dc48 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b088      	sub	sp, #32
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
 800dc50:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800dc52:	683b      	ldr	r3, [r7, #0]
 800dc54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800dc56:	230d      	movs	r3, #13
 800dc58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dc5a:	2340      	movs	r3, #64	; 0x40
 800dc5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dc62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc66:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dc68:	f107 0308 	add.w	r3, r7, #8
 800dc6c:	4619      	mov	r1, r3
 800dc6e:	6878      	ldr	r0, [r7, #4]
 800dc70:	f7ff fd62 	bl	800d738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800dc74:	f241 3288 	movw	r2, #5000	; 0x1388
 800dc78:	210d      	movs	r1, #13
 800dc7a:	6878      	ldr	r0, [r7, #4]
 800dc7c:	f000 f82e 	bl	800dcdc <SDMMC_GetCmdResp1>
 800dc80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dc82:	69fb      	ldr	r3, [r7, #28]
}
 800dc84:	4618      	mov	r0, r3
 800dc86:	3720      	adds	r7, #32
 800dc88:	46bd      	mov	sp, r7
 800dc8a:	bd80      	pop	{r7, pc}

0800dc8c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800dc8c:	b490      	push	{r4, r7}
 800dc8e:	b082      	sub	sp, #8
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dc94:	4b0f      	ldr	r3, [pc, #60]	; (800dcd4 <SDMMC_GetCmdError+0x48>)
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	4a0f      	ldr	r2, [pc, #60]	; (800dcd8 <SDMMC_GetCmdError+0x4c>)
 800dc9a:	fba2 2303 	umull	r2, r3, r2, r3
 800dc9e:	0a5b      	lsrs	r3, r3, #9
 800dca0:	f241 3288 	movw	r2, #5000	; 0x1388
 800dca4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800dca8:	4623      	mov	r3, r4
 800dcaa:	1e5c      	subs	r4, r3, #1
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d102      	bne.n	800dcb6 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dcb0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dcb4:	e009      	b.n	800dcca <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d0f2      	beq.n	800dca8 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	22c5      	movs	r2, #197	; 0xc5
 800dcc6:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800dcc8:	2300      	movs	r3, #0
}
 800dcca:	4618      	mov	r0, r3
 800dccc:	3708      	adds	r7, #8
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	bc90      	pop	{r4, r7}
 800dcd2:	4770      	bx	lr
 800dcd4:	20000000 	.word	0x20000000
 800dcd8:	10624dd3 	.word	0x10624dd3

0800dcdc <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800dcdc:	b590      	push	{r4, r7, lr}
 800dcde:	b087      	sub	sp, #28
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	60f8      	str	r0, [r7, #12]
 800dce4:	460b      	mov	r3, r1
 800dce6:	607a      	str	r2, [r7, #4]
 800dce8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800dcea:	4b6f      	ldr	r3, [pc, #444]	; (800dea8 <SDMMC_GetCmdResp1+0x1cc>)
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	4a6f      	ldr	r2, [pc, #444]	; (800deac <SDMMC_GetCmdResp1+0x1d0>)
 800dcf0:	fba2 2303 	umull	r2, r3, r2, r3
 800dcf4:	0a5b      	lsrs	r3, r3, #9
 800dcf6:	687a      	ldr	r2, [r7, #4]
 800dcf8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800dcfc:	4623      	mov	r3, r4
 800dcfe:	1e5c      	subs	r4, r3, #1
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d102      	bne.n	800dd0a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dd04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dd08:	e0c9      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd0e:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dd10:	697b      	ldr	r3, [r7, #20]
 800dd12:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d0f0      	beq.n	800dcfc <SDMMC_GetCmdResp1+0x20>
 800dd1a:	697b      	ldr	r3, [r7, #20]
 800dd1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d1eb      	bne.n	800dcfc <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd28:	f003 0304 	and.w	r3, r3, #4
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d004      	beq.n	800dd3a <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	2204      	movs	r2, #4
 800dd34:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dd36:	2304      	movs	r3, #4
 800dd38:	e0b1      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd3e:	f003 0301 	and.w	r3, r3, #1
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d004      	beq.n	800dd50 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	2201      	movs	r2, #1
 800dd4a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dd4c:	2301      	movs	r3, #1
 800dd4e:	e0a6      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	22c5      	movs	r2, #197	; 0xc5
 800dd54:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800dd56:	68f8      	ldr	r0, [r7, #12]
 800dd58:	f7ff fd18 	bl	800d78c <SDIO_GetCommandResponse>
 800dd5c:	4603      	mov	r3, r0
 800dd5e:	461a      	mov	r2, r3
 800dd60:	7afb      	ldrb	r3, [r7, #11]
 800dd62:	4293      	cmp	r3, r2
 800dd64:	d001      	beq.n	800dd6a <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dd66:	2301      	movs	r3, #1
 800dd68:	e099      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800dd6a:	2100      	movs	r1, #0
 800dd6c:	68f8      	ldr	r0, [r7, #12]
 800dd6e:	f7ff fd1a 	bl	800d7a6 <SDIO_GetResponse>
 800dd72:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800dd74:	693a      	ldr	r2, [r7, #16]
 800dd76:	4b4e      	ldr	r3, [pc, #312]	; (800deb0 <SDMMC_GetCmdResp1+0x1d4>)
 800dd78:	4013      	ands	r3, r2
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d101      	bne.n	800dd82 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800dd7e:	2300      	movs	r3, #0
 800dd80:	e08d      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800dd82:	693b      	ldr	r3, [r7, #16]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	da02      	bge.n	800dd8e <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800dd88:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800dd8c:	e087      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800dd8e:	693b      	ldr	r3, [r7, #16]
 800dd90:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d001      	beq.n	800dd9c <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800dd98:	2340      	movs	r3, #64	; 0x40
 800dd9a:	e080      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800dd9c:	693b      	ldr	r3, [r7, #16]
 800dd9e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d001      	beq.n	800ddaa <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800dda6:	2380      	movs	r3, #128	; 0x80
 800dda8:	e079      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ddaa:	693b      	ldr	r3, [r7, #16]
 800ddac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d002      	beq.n	800ddba <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ddb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ddb8:	e071      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ddba:	693b      	ldr	r3, [r7, #16]
 800ddbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d002      	beq.n	800ddca <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ddc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ddc8:	e069      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ddca:	693b      	ldr	r3, [r7, #16]
 800ddcc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d002      	beq.n	800ddda <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800ddd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ddd8:	e061      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ddda:	693b      	ldr	r3, [r7, #16]
 800dddc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d002      	beq.n	800ddea <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800dde4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dde8:	e059      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ddea:	693b      	ldr	r3, [r7, #16]
 800ddec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d002      	beq.n	800ddfa <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ddf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ddf8:	e051      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ddfa:	693b      	ldr	r3, [r7, #16]
 800ddfc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800de00:	2b00      	cmp	r3, #0
 800de02:	d002      	beq.n	800de0a <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800de04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800de08:	e049      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800de0a:	693b      	ldr	r3, [r7, #16]
 800de0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800de10:	2b00      	cmp	r3, #0
 800de12:	d002      	beq.n	800de1a <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800de14:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800de18:	e041      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800de1a:	693b      	ldr	r3, [r7, #16]
 800de1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800de20:	2b00      	cmp	r3, #0
 800de22:	d002      	beq.n	800de2a <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800de24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800de28:	e039      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800de2a:	693b      	ldr	r3, [r7, #16]
 800de2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800de30:	2b00      	cmp	r3, #0
 800de32:	d002      	beq.n	800de3a <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800de34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800de38:	e031      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800de3a:	693b      	ldr	r3, [r7, #16]
 800de3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800de40:	2b00      	cmp	r3, #0
 800de42:	d002      	beq.n	800de4a <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800de44:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800de48:	e029      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800de4a:	693b      	ldr	r3, [r7, #16]
 800de4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800de50:	2b00      	cmp	r3, #0
 800de52:	d002      	beq.n	800de5a <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800de54:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800de58:	e021      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800de5a:	693b      	ldr	r3, [r7, #16]
 800de5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800de60:	2b00      	cmp	r3, #0
 800de62:	d002      	beq.n	800de6a <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800de64:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800de68:	e019      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800de6a:	693b      	ldr	r3, [r7, #16]
 800de6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800de70:	2b00      	cmp	r3, #0
 800de72:	d002      	beq.n	800de7a <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800de74:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800de78:	e011      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800de7a:	693b      	ldr	r3, [r7, #16]
 800de7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800de80:	2b00      	cmp	r3, #0
 800de82:	d002      	beq.n	800de8a <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800de84:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800de88:	e009      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800de8a:	693b      	ldr	r3, [r7, #16]
 800de8c:	f003 0308 	and.w	r3, r3, #8
 800de90:	2b00      	cmp	r3, #0
 800de92:	d002      	beq.n	800de9a <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800de94:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800de98:	e001      	b.n	800de9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800de9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800de9e:	4618      	mov	r0, r3
 800dea0:	371c      	adds	r7, #28
 800dea2:	46bd      	mov	sp, r7
 800dea4:	bd90      	pop	{r4, r7, pc}
 800dea6:	bf00      	nop
 800dea8:	20000000 	.word	0x20000000
 800deac:	10624dd3 	.word	0x10624dd3
 800deb0:	fdffe008 	.word	0xfdffe008

0800deb4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800deb4:	b490      	push	{r4, r7}
 800deb6:	b084      	sub	sp, #16
 800deb8:	af00      	add	r7, sp, #0
 800deba:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800debc:	4b1e      	ldr	r3, [pc, #120]	; (800df38 <SDMMC_GetCmdResp2+0x84>)
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	4a1e      	ldr	r2, [pc, #120]	; (800df3c <SDMMC_GetCmdResp2+0x88>)
 800dec2:	fba2 2303 	umull	r2, r3, r2, r3
 800dec6:	0a5b      	lsrs	r3, r3, #9
 800dec8:	f241 3288 	movw	r2, #5000	; 0x1388
 800decc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ded0:	4623      	mov	r3, r4
 800ded2:	1e5c      	subs	r4, r3, #1
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d102      	bne.n	800dede <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ded8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dedc:	e026      	b.n	800df2c <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dee2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800deea:	2b00      	cmp	r3, #0
 800deec:	d0f0      	beq.n	800ded0 <SDMMC_GetCmdResp2+0x1c>
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800def4:	2b00      	cmp	r3, #0
 800def6:	d1eb      	bne.n	800ded0 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800defc:	f003 0304 	and.w	r3, r3, #4
 800df00:	2b00      	cmp	r3, #0
 800df02:	d004      	beq.n	800df0e <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	2204      	movs	r2, #4
 800df08:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800df0a:	2304      	movs	r3, #4
 800df0c:	e00e      	b.n	800df2c <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df12:	f003 0301 	and.w	r3, r3, #1
 800df16:	2b00      	cmp	r3, #0
 800df18:	d004      	beq.n	800df24 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	2201      	movs	r2, #1
 800df1e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800df20:	2301      	movs	r3, #1
 800df22:	e003      	b.n	800df2c <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	22c5      	movs	r2, #197	; 0xc5
 800df28:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800df2a:	2300      	movs	r3, #0
}
 800df2c:	4618      	mov	r0, r3
 800df2e:	3710      	adds	r7, #16
 800df30:	46bd      	mov	sp, r7
 800df32:	bc90      	pop	{r4, r7}
 800df34:	4770      	bx	lr
 800df36:	bf00      	nop
 800df38:	20000000 	.word	0x20000000
 800df3c:	10624dd3 	.word	0x10624dd3

0800df40 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800df40:	b490      	push	{r4, r7}
 800df42:	b084      	sub	sp, #16
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800df48:	4b18      	ldr	r3, [pc, #96]	; (800dfac <SDMMC_GetCmdResp3+0x6c>)
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	4a18      	ldr	r2, [pc, #96]	; (800dfb0 <SDMMC_GetCmdResp3+0x70>)
 800df4e:	fba2 2303 	umull	r2, r3, r2, r3
 800df52:	0a5b      	lsrs	r3, r3, #9
 800df54:	f241 3288 	movw	r2, #5000	; 0x1388
 800df58:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800df5c:	4623      	mov	r3, r4
 800df5e:	1e5c      	subs	r4, r3, #1
 800df60:	2b00      	cmp	r3, #0
 800df62:	d102      	bne.n	800df6a <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800df64:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800df68:	e01b      	b.n	800dfa2 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df6e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800df76:	2b00      	cmp	r3, #0
 800df78:	d0f0      	beq.n	800df5c <SDMMC_GetCmdResp3+0x1c>
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800df80:	2b00      	cmp	r3, #0
 800df82:	d1eb      	bne.n	800df5c <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df88:	f003 0304 	and.w	r3, r3, #4
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d004      	beq.n	800df9a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2204      	movs	r2, #4
 800df94:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800df96:	2304      	movs	r3, #4
 800df98:	e003      	b.n	800dfa2 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	22c5      	movs	r2, #197	; 0xc5
 800df9e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800dfa0:	2300      	movs	r3, #0
}
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	3710      	adds	r7, #16
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	bc90      	pop	{r4, r7}
 800dfaa:	4770      	bx	lr
 800dfac:	20000000 	.word	0x20000000
 800dfb0:	10624dd3 	.word	0x10624dd3

0800dfb4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800dfb4:	b590      	push	{r4, r7, lr}
 800dfb6:	b087      	sub	sp, #28
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	60f8      	str	r0, [r7, #12]
 800dfbc:	460b      	mov	r3, r1
 800dfbe:	607a      	str	r2, [r7, #4]
 800dfc0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dfc2:	4b34      	ldr	r3, [pc, #208]	; (800e094 <SDMMC_GetCmdResp6+0xe0>)
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	4a34      	ldr	r2, [pc, #208]	; (800e098 <SDMMC_GetCmdResp6+0xe4>)
 800dfc8:	fba2 2303 	umull	r2, r3, r2, r3
 800dfcc:	0a5b      	lsrs	r3, r3, #9
 800dfce:	f241 3288 	movw	r2, #5000	; 0x1388
 800dfd2:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800dfd6:	4623      	mov	r3, r4
 800dfd8:	1e5c      	subs	r4, r3, #1
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d102      	bne.n	800dfe4 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dfde:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dfe2:	e052      	b.n	800e08a <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfe8:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dfea:	697b      	ldr	r3, [r7, #20]
 800dfec:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d0f0      	beq.n	800dfd6 <SDMMC_GetCmdResp6+0x22>
 800dff4:	697b      	ldr	r3, [r7, #20]
 800dff6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d1eb      	bne.n	800dfd6 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e002:	f003 0304 	and.w	r3, r3, #4
 800e006:	2b00      	cmp	r3, #0
 800e008:	d004      	beq.n	800e014 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	2204      	movs	r2, #4
 800e00e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e010:	2304      	movs	r3, #4
 800e012:	e03a      	b.n	800e08a <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e018:	f003 0301 	and.w	r3, r3, #1
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d004      	beq.n	800e02a <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	2201      	movs	r2, #1
 800e024:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e026:	2301      	movs	r3, #1
 800e028:	e02f      	b.n	800e08a <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800e02a:	68f8      	ldr	r0, [r7, #12]
 800e02c:	f7ff fbae 	bl	800d78c <SDIO_GetCommandResponse>
 800e030:	4603      	mov	r3, r0
 800e032:	461a      	mov	r2, r3
 800e034:	7afb      	ldrb	r3, [r7, #11]
 800e036:	4293      	cmp	r3, r2
 800e038:	d001      	beq.n	800e03e <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e03a:	2301      	movs	r3, #1
 800e03c:	e025      	b.n	800e08a <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	22c5      	movs	r2, #197	; 0xc5
 800e042:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800e044:	2100      	movs	r1, #0
 800e046:	68f8      	ldr	r0, [r7, #12]
 800e048:	f7ff fbad 	bl	800d7a6 <SDIO_GetResponse>
 800e04c:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800e04e:	693b      	ldr	r3, [r7, #16]
 800e050:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e054:	2b00      	cmp	r3, #0
 800e056:	d106      	bne.n	800e066 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800e058:	693b      	ldr	r3, [r7, #16]
 800e05a:	0c1b      	lsrs	r3, r3, #16
 800e05c:	b29a      	uxth	r2, r3
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800e062:	2300      	movs	r3, #0
 800e064:	e011      	b.n	800e08a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800e066:	693b      	ldr	r3, [r7, #16]
 800e068:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d002      	beq.n	800e076 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e070:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e074:	e009      	b.n	800e08a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800e076:	693b      	ldr	r3, [r7, #16]
 800e078:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d002      	beq.n	800e086 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e080:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e084:	e001      	b.n	800e08a <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e086:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800e08a:	4618      	mov	r0, r3
 800e08c:	371c      	adds	r7, #28
 800e08e:	46bd      	mov	sp, r7
 800e090:	bd90      	pop	{r4, r7, pc}
 800e092:	bf00      	nop
 800e094:	20000000 	.word	0x20000000
 800e098:	10624dd3 	.word	0x10624dd3

0800e09c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800e09c:	b490      	push	{r4, r7}
 800e09e:	b084      	sub	sp, #16
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e0a4:	4b21      	ldr	r3, [pc, #132]	; (800e12c <SDMMC_GetCmdResp7+0x90>)
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	4a21      	ldr	r2, [pc, #132]	; (800e130 <SDMMC_GetCmdResp7+0x94>)
 800e0aa:	fba2 2303 	umull	r2, r3, r2, r3
 800e0ae:	0a5b      	lsrs	r3, r3, #9
 800e0b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800e0b4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e0b8:	4623      	mov	r3, r4
 800e0ba:	1e5c      	subs	r4, r3, #1
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d102      	bne.n	800e0c6 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e0c0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e0c4:	e02c      	b.n	800e120 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0ca:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d0f0      	beq.n	800e0b8 <SDMMC_GetCmdResp7+0x1c>
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d1eb      	bne.n	800e0b8 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0e4:	f003 0304 	and.w	r3, r3, #4
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d004      	beq.n	800e0f6 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	2204      	movs	r2, #4
 800e0f0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e0f2:	2304      	movs	r3, #4
 800e0f4:	e014      	b.n	800e120 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0fa:	f003 0301 	and.w	r3, r3, #1
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d004      	beq.n	800e10c <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	2201      	movs	r2, #1
 800e106:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e108:	2301      	movs	r3, #1
 800e10a:	e009      	b.n	800e120 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e114:	2b00      	cmp	r3, #0
 800e116:	d002      	beq.n	800e11e <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	2240      	movs	r2, #64	; 0x40
 800e11c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e11e:	2300      	movs	r3, #0
  
}
 800e120:	4618      	mov	r0, r3
 800e122:	3710      	adds	r7, #16
 800e124:	46bd      	mov	sp, r7
 800e126:	bc90      	pop	{r4, r7}
 800e128:	4770      	bx	lr
 800e12a:	bf00      	nop
 800e12c:	20000000 	.word	0x20000000
 800e130:	10624dd3 	.word	0x10624dd3

0800e134 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800e134:	b580      	push	{r7, lr}
 800e136:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800e138:	4904      	ldr	r1, [pc, #16]	; (800e14c <MX_FATFS_Init+0x18>)
 800e13a:	4805      	ldr	r0, [pc, #20]	; (800e150 <MX_FATFS_Init+0x1c>)
 800e13c:	f003 fb9c 	bl	8011878 <FATFS_LinkDriver>
 800e140:	4603      	mov	r3, r0
 800e142:	461a      	mov	r2, r3
 800e144:	4b03      	ldr	r3, [pc, #12]	; (800e154 <MX_FATFS_Init+0x20>)
 800e146:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800e148:	bf00      	nop
 800e14a:	bd80      	pop	{r7, pc}
 800e14c:	2002da88 	.word	0x2002da88
 800e150:	08017c14 	.word	0x08017c14
 800e154:	2002da84 	.word	0x2002da84

0800e158 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800e158:	b580      	push	{r7, lr}
 800e15a:	b082      	sub	sp, #8
 800e15c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800e15e:	2300      	movs	r3, #0
 800e160:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800e162:	f000 f896 	bl	800e292 <BSP_SD_IsDetected>
 800e166:	4603      	mov	r3, r0
 800e168:	2b01      	cmp	r3, #1
 800e16a:	d001      	beq.n	800e170 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800e16c:	2301      	movs	r3, #1
 800e16e:	e012      	b.n	800e196 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800e170:	480b      	ldr	r0, [pc, #44]	; (800e1a0 <BSP_SD_Init+0x48>)
 800e172:	f7fb ffa5 	bl	800a0c0 <HAL_SD_Init>
 800e176:	4603      	mov	r3, r0
 800e178:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800e17a:	79fb      	ldrb	r3, [r7, #7]
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d109      	bne.n	800e194 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800e180:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800e184:	4806      	ldr	r0, [pc, #24]	; (800e1a0 <BSP_SD_Init+0x48>)
 800e186:	f7fc fd4f 	bl	800ac28 <HAL_SD_ConfigWideBusOperation>
 800e18a:	4603      	mov	r3, r0
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d001      	beq.n	800e194 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800e190:	2301      	movs	r3, #1
 800e192:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800e194:	79fb      	ldrb	r3, [r7, #7]
}
 800e196:	4618      	mov	r0, r3
 800e198:	3708      	adds	r7, #8
 800e19a:	46bd      	mov	sp, r7
 800e19c:	bd80      	pop	{r7, pc}
 800e19e:	bf00      	nop
 800e1a0:	2002d884 	.word	0x2002d884

0800e1a4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800e1a4:	b580      	push	{r7, lr}
 800e1a6:	b086      	sub	sp, #24
 800e1a8:	af00      	add	r7, sp, #0
 800e1aa:	60f8      	str	r0, [r7, #12]
 800e1ac:	60b9      	str	r1, [r7, #8]
 800e1ae:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	68ba      	ldr	r2, [r7, #8]
 800e1b8:	68f9      	ldr	r1, [r7, #12]
 800e1ba:	4806      	ldr	r0, [pc, #24]	; (800e1d4 <BSP_SD_ReadBlocks_DMA+0x30>)
 800e1bc:	f7fc f810 	bl	800a1e0 <HAL_SD_ReadBlocks_DMA>
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d001      	beq.n	800e1ca <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800e1c6:	2301      	movs	r3, #1
 800e1c8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e1ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	3718      	adds	r7, #24
 800e1d0:	46bd      	mov	sp, r7
 800e1d2:	bd80      	pop	{r7, pc}
 800e1d4:	2002d884 	.word	0x2002d884

0800e1d8 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800e1d8:	b580      	push	{r7, lr}
 800e1da:	b086      	sub	sp, #24
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	60f8      	str	r0, [r7, #12]
 800e1e0:	60b9      	str	r1, [r7, #8]
 800e1e2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800e1e4:	2300      	movs	r3, #0
 800e1e6:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	68ba      	ldr	r2, [r7, #8]
 800e1ec:	68f9      	ldr	r1, [r7, #12]
 800e1ee:	4806      	ldr	r0, [pc, #24]	; (800e208 <BSP_SD_WriteBlocks_DMA+0x30>)
 800e1f0:	f7fc f8de 	bl	800a3b0 <HAL_SD_WriteBlocks_DMA>
 800e1f4:	4603      	mov	r3, r0
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d001      	beq.n	800e1fe <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800e1fa:	2301      	movs	r3, #1
 800e1fc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e1fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800e200:	4618      	mov	r0, r3
 800e202:	3718      	adds	r7, #24
 800e204:	46bd      	mov	sp, r7
 800e206:	bd80      	pop	{r7, pc}
 800e208:	2002d884 	.word	0x2002d884

0800e20c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800e20c:	b580      	push	{r7, lr}
 800e20e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800e210:	4805      	ldr	r0, [pc, #20]	; (800e228 <BSP_SD_GetCardState+0x1c>)
 800e212:	f7fc fd85 	bl	800ad20 <HAL_SD_GetCardState>
 800e216:	4603      	mov	r3, r0
 800e218:	2b04      	cmp	r3, #4
 800e21a:	bf14      	ite	ne
 800e21c:	2301      	movne	r3, #1
 800e21e:	2300      	moveq	r3, #0
 800e220:	b2db      	uxtb	r3, r3
}
 800e222:	4618      	mov	r0, r3
 800e224:	bd80      	pop	{r7, pc}
 800e226:	bf00      	nop
 800e228:	2002d884 	.word	0x2002d884

0800e22c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800e22c:	b580      	push	{r7, lr}
 800e22e:	b082      	sub	sp, #8
 800e230:	af00      	add	r7, sp, #0
 800e232:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800e234:	6879      	ldr	r1, [r7, #4]
 800e236:	4803      	ldr	r0, [pc, #12]	; (800e244 <BSP_SD_GetCardInfo+0x18>)
 800e238:	f7fc fcca 	bl	800abd0 <HAL_SD_GetCardInfo>
}
 800e23c:	bf00      	nop
 800e23e:	3708      	adds	r7, #8
 800e240:	46bd      	mov	sp, r7
 800e242:	bd80      	pop	{r7, pc}
 800e244:	2002d884 	.word	0x2002d884

0800e248 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800e248:	b580      	push	{r7, lr}
 800e24a:	b082      	sub	sp, #8
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800e250:	f000 f818 	bl	800e284 <BSP_SD_AbortCallback>
}
 800e254:	bf00      	nop
 800e256:	3708      	adds	r7, #8
 800e258:	46bd      	mov	sp, r7
 800e25a:	bd80      	pop	{r7, pc}

0800e25c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b082      	sub	sp, #8
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800e264:	f000 f9a8 	bl	800e5b8 <BSP_SD_WriteCpltCallback>
}
 800e268:	bf00      	nop
 800e26a:	3708      	adds	r7, #8
 800e26c:	46bd      	mov	sp, r7
 800e26e:	bd80      	pop	{r7, pc}

0800e270 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800e270:	b580      	push	{r7, lr}
 800e272:	b082      	sub	sp, #8
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800e278:	f000 f9aa 	bl	800e5d0 <BSP_SD_ReadCpltCallback>
}
 800e27c:	bf00      	nop
 800e27e:	3708      	adds	r7, #8
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}

0800e284 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800e284:	b480      	push	{r7}
 800e286:	af00      	add	r7, sp, #0

}
 800e288:	bf00      	nop
 800e28a:	46bd      	mov	sp, r7
 800e28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e290:	4770      	bx	lr

0800e292 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800e292:	b580      	push	{r7, lr}
 800e294:	b082      	sub	sp, #8
 800e296:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800e298:	2301      	movs	r3, #1
 800e29a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800e29c:	f000 f80c 	bl	800e2b8 <BSP_PlatformIsDetected>
 800e2a0:	4603      	mov	r3, r0
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d101      	bne.n	800e2aa <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800e2aa:	79fb      	ldrb	r3, [r7, #7]
 800e2ac:	b2db      	uxtb	r3, r3
}
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	3708      	adds	r7, #8
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	bd80      	pop	{r7, pc}
	...

0800e2b8 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800e2b8:	b580      	push	{r7, lr}
 800e2ba:	b082      	sub	sp, #8
 800e2bc:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800e2be:	2301      	movs	r3, #1
 800e2c0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800e2c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800e2c6:	4806      	ldr	r0, [pc, #24]	; (800e2e0 <BSP_PlatformIsDetected+0x28>)
 800e2c8:	f7fa f866 	bl	8008398 <HAL_GPIO_ReadPin>
 800e2cc:	4603      	mov	r3, r0
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d001      	beq.n	800e2d6 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800e2d6:	79fb      	ldrb	r3, [r7, #7]
}
 800e2d8:	4618      	mov	r0, r3
 800e2da:	3708      	adds	r7, #8
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	bd80      	pop	{r7, pc}
 800e2e0:	40020000 	.word	0x40020000

0800e2e4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800e2e4:	b580      	push	{r7, lr}
 800e2e6:	b084      	sub	sp, #16
 800e2e8:	af00      	add	r7, sp, #0
 800e2ea:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800e2ec:	f7f8 fdca 	bl	8006e84 <HAL_GetTick>
 800e2f0:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800e2f2:	e006      	b.n	800e302 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800e2f4:	f7ff ff8a 	bl	800e20c <BSP_SD_GetCardState>
 800e2f8:	4603      	mov	r3, r0
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d101      	bne.n	800e302 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800e2fe:	2300      	movs	r3, #0
 800e300:	e009      	b.n	800e316 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800e302:	f7f8 fdbf 	bl	8006e84 <HAL_GetTick>
 800e306:	4602      	mov	r2, r0
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	1ad3      	subs	r3, r2, r3
 800e30c:	687a      	ldr	r2, [r7, #4]
 800e30e:	429a      	cmp	r2, r3
 800e310:	d8f0      	bhi.n	800e2f4 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800e312:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e316:	4618      	mov	r0, r3
 800e318:	3710      	adds	r7, #16
 800e31a:	46bd      	mov	sp, r7
 800e31c:	bd80      	pop	{r7, pc}
	...

0800e320 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800e320:	b580      	push	{r7, lr}
 800e322:	b082      	sub	sp, #8
 800e324:	af00      	add	r7, sp, #0
 800e326:	4603      	mov	r3, r0
 800e328:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800e32a:	4b0b      	ldr	r3, [pc, #44]	; (800e358 <SD_CheckStatus+0x38>)
 800e32c:	2201      	movs	r2, #1
 800e32e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800e330:	f7ff ff6c 	bl	800e20c <BSP_SD_GetCardState>
 800e334:	4603      	mov	r3, r0
 800e336:	2b00      	cmp	r3, #0
 800e338:	d107      	bne.n	800e34a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800e33a:	4b07      	ldr	r3, [pc, #28]	; (800e358 <SD_CheckStatus+0x38>)
 800e33c:	781b      	ldrb	r3, [r3, #0]
 800e33e:	b2db      	uxtb	r3, r3
 800e340:	f023 0301 	bic.w	r3, r3, #1
 800e344:	b2da      	uxtb	r2, r3
 800e346:	4b04      	ldr	r3, [pc, #16]	; (800e358 <SD_CheckStatus+0x38>)
 800e348:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800e34a:	4b03      	ldr	r3, [pc, #12]	; (800e358 <SD_CheckStatus+0x38>)
 800e34c:	781b      	ldrb	r3, [r3, #0]
 800e34e:	b2db      	uxtb	r3, r3
}
 800e350:	4618      	mov	r0, r3
 800e352:	3708      	adds	r7, #8
 800e354:	46bd      	mov	sp, r7
 800e356:	bd80      	pop	{r7, pc}
 800e358:	20000009 	.word	0x20000009

0800e35c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800e35c:	b580      	push	{r7, lr}
 800e35e:	b082      	sub	sp, #8
 800e360:	af00      	add	r7, sp, #0
 800e362:	4603      	mov	r3, r0
 800e364:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800e366:	f7ff fef7 	bl	800e158 <BSP_SD_Init>
 800e36a:	4603      	mov	r3, r0
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d107      	bne.n	800e380 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800e370:	79fb      	ldrb	r3, [r7, #7]
 800e372:	4618      	mov	r0, r3
 800e374:	f7ff ffd4 	bl	800e320 <SD_CheckStatus>
 800e378:	4603      	mov	r3, r0
 800e37a:	461a      	mov	r2, r3
 800e37c:	4b04      	ldr	r3, [pc, #16]	; (800e390 <SD_initialize+0x34>)
 800e37e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800e380:	4b03      	ldr	r3, [pc, #12]	; (800e390 <SD_initialize+0x34>)
 800e382:	781b      	ldrb	r3, [r3, #0]
 800e384:	b2db      	uxtb	r3, r3
}
 800e386:	4618      	mov	r0, r3
 800e388:	3708      	adds	r7, #8
 800e38a:	46bd      	mov	sp, r7
 800e38c:	bd80      	pop	{r7, pc}
 800e38e:	bf00      	nop
 800e390:	20000009 	.word	0x20000009

0800e394 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800e394:	b580      	push	{r7, lr}
 800e396:	b082      	sub	sp, #8
 800e398:	af00      	add	r7, sp, #0
 800e39a:	4603      	mov	r3, r0
 800e39c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800e39e:	79fb      	ldrb	r3, [r7, #7]
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	f7ff ffbd 	bl	800e320 <SD_CheckStatus>
 800e3a6:	4603      	mov	r3, r0
}
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	3708      	adds	r7, #8
 800e3ac:	46bd      	mov	sp, r7
 800e3ae:	bd80      	pop	{r7, pc}

0800e3b0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b086      	sub	sp, #24
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	60b9      	str	r1, [r7, #8]
 800e3b8:	607a      	str	r2, [r7, #4]
 800e3ba:	603b      	str	r3, [r7, #0]
 800e3bc:	4603      	mov	r3, r0
 800e3be:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e3c0:	2301      	movs	r3, #1
 800e3c2:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800e3c4:	f247 5030 	movw	r0, #30000	; 0x7530
 800e3c8:	f7ff ff8c 	bl	800e2e4 <SD_CheckStatusWithTimeout>
 800e3cc:	4603      	mov	r3, r0
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	da01      	bge.n	800e3d6 <SD_read+0x26>
  {
    return res;
 800e3d2:	7dfb      	ldrb	r3, [r7, #23]
 800e3d4:	e03b      	b.n	800e44e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800e3d6:	683a      	ldr	r2, [r7, #0]
 800e3d8:	6879      	ldr	r1, [r7, #4]
 800e3da:	68b8      	ldr	r0, [r7, #8]
 800e3dc:	f7ff fee2 	bl	800e1a4 <BSP_SD_ReadBlocks_DMA>
 800e3e0:	4603      	mov	r3, r0
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d132      	bne.n	800e44c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800e3e6:	4b1c      	ldr	r3, [pc, #112]	; (800e458 <SD_read+0xa8>)
 800e3e8:	2200      	movs	r2, #0
 800e3ea:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800e3ec:	f7f8 fd4a 	bl	8006e84 <HAL_GetTick>
 800e3f0:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800e3f2:	bf00      	nop
 800e3f4:	4b18      	ldr	r3, [pc, #96]	; (800e458 <SD_read+0xa8>)
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d108      	bne.n	800e40e <SD_read+0x5e>
 800e3fc:	f7f8 fd42 	bl	8006e84 <HAL_GetTick>
 800e400:	4602      	mov	r2, r0
 800e402:	693b      	ldr	r3, [r7, #16]
 800e404:	1ad3      	subs	r3, r2, r3
 800e406:	f247 522f 	movw	r2, #29999	; 0x752f
 800e40a:	4293      	cmp	r3, r2
 800e40c:	d9f2      	bls.n	800e3f4 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800e40e:	4b12      	ldr	r3, [pc, #72]	; (800e458 <SD_read+0xa8>)
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d102      	bne.n	800e41c <SD_read+0x6c>
      {
        res = RES_ERROR;
 800e416:	2301      	movs	r3, #1
 800e418:	75fb      	strb	r3, [r7, #23]
 800e41a:	e017      	b.n	800e44c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800e41c:	4b0e      	ldr	r3, [pc, #56]	; (800e458 <SD_read+0xa8>)
 800e41e:	2200      	movs	r2, #0
 800e420:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800e422:	f7f8 fd2f 	bl	8006e84 <HAL_GetTick>
 800e426:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e428:	e007      	b.n	800e43a <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800e42a:	f7ff feef 	bl	800e20c <BSP_SD_GetCardState>
 800e42e:	4603      	mov	r3, r0
 800e430:	2b00      	cmp	r3, #0
 800e432:	d102      	bne.n	800e43a <SD_read+0x8a>
          {
            res = RES_OK;
 800e434:	2300      	movs	r3, #0
 800e436:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800e438:	e008      	b.n	800e44c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e43a:	f7f8 fd23 	bl	8006e84 <HAL_GetTick>
 800e43e:	4602      	mov	r2, r0
 800e440:	693b      	ldr	r3, [r7, #16]
 800e442:	1ad3      	subs	r3, r2, r3
 800e444:	f247 522f 	movw	r2, #29999	; 0x752f
 800e448:	4293      	cmp	r3, r2
 800e44a:	d9ee      	bls.n	800e42a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800e44c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e44e:	4618      	mov	r0, r3
 800e450:	3718      	adds	r7, #24
 800e452:	46bd      	mov	sp, r7
 800e454:	bd80      	pop	{r7, pc}
 800e456:	bf00      	nop
 800e458:	2002b120 	.word	0x2002b120

0800e45c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800e45c:	b580      	push	{r7, lr}
 800e45e:	b086      	sub	sp, #24
 800e460:	af00      	add	r7, sp, #0
 800e462:	60b9      	str	r1, [r7, #8]
 800e464:	607a      	str	r2, [r7, #4]
 800e466:	603b      	str	r3, [r7, #0]
 800e468:	4603      	mov	r3, r0
 800e46a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e46c:	2301      	movs	r3, #1
 800e46e:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800e470:	4b24      	ldr	r3, [pc, #144]	; (800e504 <SD_write+0xa8>)
 800e472:	2200      	movs	r2, #0
 800e474:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800e476:	f247 5030 	movw	r0, #30000	; 0x7530
 800e47a:	f7ff ff33 	bl	800e2e4 <SD_CheckStatusWithTimeout>
 800e47e:	4603      	mov	r3, r0
 800e480:	2b00      	cmp	r3, #0
 800e482:	da01      	bge.n	800e488 <SD_write+0x2c>
  {
    return res;
 800e484:	7dfb      	ldrb	r3, [r7, #23]
 800e486:	e038      	b.n	800e4fa <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800e488:	683a      	ldr	r2, [r7, #0]
 800e48a:	6879      	ldr	r1, [r7, #4]
 800e48c:	68b8      	ldr	r0, [r7, #8]
 800e48e:	f7ff fea3 	bl	800e1d8 <BSP_SD_WriteBlocks_DMA>
 800e492:	4603      	mov	r3, r0
 800e494:	2b00      	cmp	r3, #0
 800e496:	d12f      	bne.n	800e4f8 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800e498:	f7f8 fcf4 	bl	8006e84 <HAL_GetTick>
 800e49c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800e49e:	bf00      	nop
 800e4a0:	4b18      	ldr	r3, [pc, #96]	; (800e504 <SD_write+0xa8>)
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d108      	bne.n	800e4ba <SD_write+0x5e>
 800e4a8:	f7f8 fcec 	bl	8006e84 <HAL_GetTick>
 800e4ac:	4602      	mov	r2, r0
 800e4ae:	693b      	ldr	r3, [r7, #16]
 800e4b0:	1ad3      	subs	r3, r2, r3
 800e4b2:	f247 522f 	movw	r2, #29999	; 0x752f
 800e4b6:	4293      	cmp	r3, r2
 800e4b8:	d9f2      	bls.n	800e4a0 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800e4ba:	4b12      	ldr	r3, [pc, #72]	; (800e504 <SD_write+0xa8>)
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d102      	bne.n	800e4c8 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800e4c2:	2301      	movs	r3, #1
 800e4c4:	75fb      	strb	r3, [r7, #23]
 800e4c6:	e017      	b.n	800e4f8 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800e4c8:	4b0e      	ldr	r3, [pc, #56]	; (800e504 <SD_write+0xa8>)
 800e4ca:	2200      	movs	r2, #0
 800e4cc:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800e4ce:	f7f8 fcd9 	bl	8006e84 <HAL_GetTick>
 800e4d2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e4d4:	e007      	b.n	800e4e6 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800e4d6:	f7ff fe99 	bl	800e20c <BSP_SD_GetCardState>
 800e4da:	4603      	mov	r3, r0
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d102      	bne.n	800e4e6 <SD_write+0x8a>
          {
            res = RES_OK;
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	75fb      	strb	r3, [r7, #23]
            break;
 800e4e4:	e008      	b.n	800e4f8 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e4e6:	f7f8 fccd 	bl	8006e84 <HAL_GetTick>
 800e4ea:	4602      	mov	r2, r0
 800e4ec:	693b      	ldr	r3, [r7, #16]
 800e4ee:	1ad3      	subs	r3, r2, r3
 800e4f0:	f247 522f 	movw	r2, #29999	; 0x752f
 800e4f4:	4293      	cmp	r3, r2
 800e4f6:	d9ee      	bls.n	800e4d6 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800e4f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4fa:	4618      	mov	r0, r3
 800e4fc:	3718      	adds	r7, #24
 800e4fe:	46bd      	mov	sp, r7
 800e500:	bd80      	pop	{r7, pc}
 800e502:	bf00      	nop
 800e504:	2002b11c 	.word	0x2002b11c

0800e508 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800e508:	b580      	push	{r7, lr}
 800e50a:	b08c      	sub	sp, #48	; 0x30
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	4603      	mov	r3, r0
 800e510:	603a      	str	r2, [r7, #0]
 800e512:	71fb      	strb	r3, [r7, #7]
 800e514:	460b      	mov	r3, r1
 800e516:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800e518:	2301      	movs	r3, #1
 800e51a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800e51e:	4b25      	ldr	r3, [pc, #148]	; (800e5b4 <SD_ioctl+0xac>)
 800e520:	781b      	ldrb	r3, [r3, #0]
 800e522:	b2db      	uxtb	r3, r3
 800e524:	f003 0301 	and.w	r3, r3, #1
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d001      	beq.n	800e530 <SD_ioctl+0x28>
 800e52c:	2303      	movs	r3, #3
 800e52e:	e03c      	b.n	800e5aa <SD_ioctl+0xa2>

  switch (cmd)
 800e530:	79bb      	ldrb	r3, [r7, #6]
 800e532:	2b03      	cmp	r3, #3
 800e534:	d834      	bhi.n	800e5a0 <SD_ioctl+0x98>
 800e536:	a201      	add	r2, pc, #4	; (adr r2, 800e53c <SD_ioctl+0x34>)
 800e538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e53c:	0800e54d 	.word	0x0800e54d
 800e540:	0800e555 	.word	0x0800e555
 800e544:	0800e56d 	.word	0x0800e56d
 800e548:	0800e587 	.word	0x0800e587
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800e54c:	2300      	movs	r3, #0
 800e54e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e552:	e028      	b.n	800e5a6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800e554:	f107 030c 	add.w	r3, r7, #12
 800e558:	4618      	mov	r0, r3
 800e55a:	f7ff fe67 	bl	800e22c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800e55e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800e564:	2300      	movs	r3, #0
 800e566:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e56a:	e01c      	b.n	800e5a6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800e56c:	f107 030c 	add.w	r3, r7, #12
 800e570:	4618      	mov	r0, r3
 800e572:	f7ff fe5b 	bl	800e22c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800e576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e578:	b29a      	uxth	r2, r3
 800e57a:	683b      	ldr	r3, [r7, #0]
 800e57c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800e57e:	2300      	movs	r3, #0
 800e580:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e584:	e00f      	b.n	800e5a6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800e586:	f107 030c 	add.w	r3, r7, #12
 800e58a:	4618      	mov	r0, r3
 800e58c:	f7ff fe4e 	bl	800e22c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800e590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e592:	0a5a      	lsrs	r2, r3, #9
 800e594:	683b      	ldr	r3, [r7, #0]
 800e596:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800e598:	2300      	movs	r3, #0
 800e59a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e59e:	e002      	b.n	800e5a6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800e5a0:	2304      	movs	r3, #4
 800e5a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800e5a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	3730      	adds	r7, #48	; 0x30
 800e5ae:	46bd      	mov	sp, r7
 800e5b0:	bd80      	pop	{r7, pc}
 800e5b2:	bf00      	nop
 800e5b4:	20000009 	.word	0x20000009

0800e5b8 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800e5b8:	b480      	push	{r7}
 800e5ba:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800e5bc:	4b03      	ldr	r3, [pc, #12]	; (800e5cc <BSP_SD_WriteCpltCallback+0x14>)
 800e5be:	2201      	movs	r2, #1
 800e5c0:	601a      	str	r2, [r3, #0]
}
 800e5c2:	bf00      	nop
 800e5c4:	46bd      	mov	sp, r7
 800e5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ca:	4770      	bx	lr
 800e5cc:	2002b11c 	.word	0x2002b11c

0800e5d0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800e5d0:	b480      	push	{r7}
 800e5d2:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800e5d4:	4b03      	ldr	r3, [pc, #12]	; (800e5e4 <BSP_SD_ReadCpltCallback+0x14>)
 800e5d6:	2201      	movs	r2, #1
 800e5d8:	601a      	str	r2, [r3, #0]
}
 800e5da:	bf00      	nop
 800e5dc:	46bd      	mov	sp, r7
 800e5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e2:	4770      	bx	lr
 800e5e4:	2002b120 	.word	0x2002b120

0800e5e8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800e5e8:	b580      	push	{r7, lr}
 800e5ea:	b084      	sub	sp, #16
 800e5ec:	af00      	add	r7, sp, #0
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e5f2:	79fb      	ldrb	r3, [r7, #7]
 800e5f4:	4a08      	ldr	r2, [pc, #32]	; (800e618 <disk_status+0x30>)
 800e5f6:	009b      	lsls	r3, r3, #2
 800e5f8:	4413      	add	r3, r2
 800e5fa:	685b      	ldr	r3, [r3, #4]
 800e5fc:	685b      	ldr	r3, [r3, #4]
 800e5fe:	79fa      	ldrb	r2, [r7, #7]
 800e600:	4905      	ldr	r1, [pc, #20]	; (800e618 <disk_status+0x30>)
 800e602:	440a      	add	r2, r1
 800e604:	7a12      	ldrb	r2, [r2, #8]
 800e606:	4610      	mov	r0, r2
 800e608:	4798      	blx	r3
 800e60a:	4603      	mov	r3, r0
 800e60c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e60e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e610:	4618      	mov	r0, r3
 800e612:	3710      	adds	r7, #16
 800e614:	46bd      	mov	sp, r7
 800e616:	bd80      	pop	{r7, pc}
 800e618:	2002b14c 	.word	0x2002b14c

0800e61c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e61c:	b580      	push	{r7, lr}
 800e61e:	b084      	sub	sp, #16
 800e620:	af00      	add	r7, sp, #0
 800e622:	4603      	mov	r3, r0
 800e624:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e626:	2300      	movs	r3, #0
 800e628:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800e62a:	79fb      	ldrb	r3, [r7, #7]
 800e62c:	4a0d      	ldr	r2, [pc, #52]	; (800e664 <disk_initialize+0x48>)
 800e62e:	5cd3      	ldrb	r3, [r2, r3]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d111      	bne.n	800e658 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800e634:	79fb      	ldrb	r3, [r7, #7]
 800e636:	4a0b      	ldr	r2, [pc, #44]	; (800e664 <disk_initialize+0x48>)
 800e638:	2101      	movs	r1, #1
 800e63a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e63c:	79fb      	ldrb	r3, [r7, #7]
 800e63e:	4a09      	ldr	r2, [pc, #36]	; (800e664 <disk_initialize+0x48>)
 800e640:	009b      	lsls	r3, r3, #2
 800e642:	4413      	add	r3, r2
 800e644:	685b      	ldr	r3, [r3, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	79fa      	ldrb	r2, [r7, #7]
 800e64a:	4906      	ldr	r1, [pc, #24]	; (800e664 <disk_initialize+0x48>)
 800e64c:	440a      	add	r2, r1
 800e64e:	7a12      	ldrb	r2, [r2, #8]
 800e650:	4610      	mov	r0, r2
 800e652:	4798      	blx	r3
 800e654:	4603      	mov	r3, r0
 800e656:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e658:	7bfb      	ldrb	r3, [r7, #15]
}
 800e65a:	4618      	mov	r0, r3
 800e65c:	3710      	adds	r7, #16
 800e65e:	46bd      	mov	sp, r7
 800e660:	bd80      	pop	{r7, pc}
 800e662:	bf00      	nop
 800e664:	2002b14c 	.word	0x2002b14c

0800e668 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e668:	b590      	push	{r4, r7, lr}
 800e66a:	b087      	sub	sp, #28
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	60b9      	str	r1, [r7, #8]
 800e670:	607a      	str	r2, [r7, #4]
 800e672:	603b      	str	r3, [r7, #0]
 800e674:	4603      	mov	r3, r0
 800e676:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e678:	7bfb      	ldrb	r3, [r7, #15]
 800e67a:	4a0a      	ldr	r2, [pc, #40]	; (800e6a4 <disk_read+0x3c>)
 800e67c:	009b      	lsls	r3, r3, #2
 800e67e:	4413      	add	r3, r2
 800e680:	685b      	ldr	r3, [r3, #4]
 800e682:	689c      	ldr	r4, [r3, #8]
 800e684:	7bfb      	ldrb	r3, [r7, #15]
 800e686:	4a07      	ldr	r2, [pc, #28]	; (800e6a4 <disk_read+0x3c>)
 800e688:	4413      	add	r3, r2
 800e68a:	7a18      	ldrb	r0, [r3, #8]
 800e68c:	683b      	ldr	r3, [r7, #0]
 800e68e:	687a      	ldr	r2, [r7, #4]
 800e690:	68b9      	ldr	r1, [r7, #8]
 800e692:	47a0      	blx	r4
 800e694:	4603      	mov	r3, r0
 800e696:	75fb      	strb	r3, [r7, #23]
  return res;
 800e698:	7dfb      	ldrb	r3, [r7, #23]
}
 800e69a:	4618      	mov	r0, r3
 800e69c:	371c      	adds	r7, #28
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	bd90      	pop	{r4, r7, pc}
 800e6a2:	bf00      	nop
 800e6a4:	2002b14c 	.word	0x2002b14c

0800e6a8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e6a8:	b590      	push	{r4, r7, lr}
 800e6aa:	b087      	sub	sp, #28
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	60b9      	str	r1, [r7, #8]
 800e6b0:	607a      	str	r2, [r7, #4]
 800e6b2:	603b      	str	r3, [r7, #0]
 800e6b4:	4603      	mov	r3, r0
 800e6b6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e6b8:	7bfb      	ldrb	r3, [r7, #15]
 800e6ba:	4a0a      	ldr	r2, [pc, #40]	; (800e6e4 <disk_write+0x3c>)
 800e6bc:	009b      	lsls	r3, r3, #2
 800e6be:	4413      	add	r3, r2
 800e6c0:	685b      	ldr	r3, [r3, #4]
 800e6c2:	68dc      	ldr	r4, [r3, #12]
 800e6c4:	7bfb      	ldrb	r3, [r7, #15]
 800e6c6:	4a07      	ldr	r2, [pc, #28]	; (800e6e4 <disk_write+0x3c>)
 800e6c8:	4413      	add	r3, r2
 800e6ca:	7a18      	ldrb	r0, [r3, #8]
 800e6cc:	683b      	ldr	r3, [r7, #0]
 800e6ce:	687a      	ldr	r2, [r7, #4]
 800e6d0:	68b9      	ldr	r1, [r7, #8]
 800e6d2:	47a0      	blx	r4
 800e6d4:	4603      	mov	r3, r0
 800e6d6:	75fb      	strb	r3, [r7, #23]
  return res;
 800e6d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6da:	4618      	mov	r0, r3
 800e6dc:	371c      	adds	r7, #28
 800e6de:	46bd      	mov	sp, r7
 800e6e0:	bd90      	pop	{r4, r7, pc}
 800e6e2:	bf00      	nop
 800e6e4:	2002b14c 	.word	0x2002b14c

0800e6e8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b084      	sub	sp, #16
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	603a      	str	r2, [r7, #0]
 800e6f2:	71fb      	strb	r3, [r7, #7]
 800e6f4:	460b      	mov	r3, r1
 800e6f6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e6f8:	79fb      	ldrb	r3, [r7, #7]
 800e6fa:	4a09      	ldr	r2, [pc, #36]	; (800e720 <disk_ioctl+0x38>)
 800e6fc:	009b      	lsls	r3, r3, #2
 800e6fe:	4413      	add	r3, r2
 800e700:	685b      	ldr	r3, [r3, #4]
 800e702:	691b      	ldr	r3, [r3, #16]
 800e704:	79fa      	ldrb	r2, [r7, #7]
 800e706:	4906      	ldr	r1, [pc, #24]	; (800e720 <disk_ioctl+0x38>)
 800e708:	440a      	add	r2, r1
 800e70a:	7a10      	ldrb	r0, [r2, #8]
 800e70c:	79b9      	ldrb	r1, [r7, #6]
 800e70e:	683a      	ldr	r2, [r7, #0]
 800e710:	4798      	blx	r3
 800e712:	4603      	mov	r3, r0
 800e714:	73fb      	strb	r3, [r7, #15]
  return res;
 800e716:	7bfb      	ldrb	r3, [r7, #15]
}
 800e718:	4618      	mov	r0, r3
 800e71a:	3710      	adds	r7, #16
 800e71c:	46bd      	mov	sp, r7
 800e71e:	bd80      	pop	{r7, pc}
 800e720:	2002b14c 	.word	0x2002b14c

0800e724 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800e724:	b480      	push	{r7}
 800e726:	b085      	sub	sp, #20
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	3301      	adds	r3, #1
 800e730:	781b      	ldrb	r3, [r3, #0]
 800e732:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800e734:	89fb      	ldrh	r3, [r7, #14]
 800e736:	021b      	lsls	r3, r3, #8
 800e738:	b21a      	sxth	r2, r3
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	781b      	ldrb	r3, [r3, #0]
 800e73e:	b21b      	sxth	r3, r3
 800e740:	4313      	orrs	r3, r2
 800e742:	b21b      	sxth	r3, r3
 800e744:	81fb      	strh	r3, [r7, #14]
	return rv;
 800e746:	89fb      	ldrh	r3, [r7, #14]
}
 800e748:	4618      	mov	r0, r3
 800e74a:	3714      	adds	r7, #20
 800e74c:	46bd      	mov	sp, r7
 800e74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e752:	4770      	bx	lr

0800e754 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800e754:	b480      	push	{r7}
 800e756:	b085      	sub	sp, #20
 800e758:	af00      	add	r7, sp, #0
 800e75a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	3303      	adds	r3, #3
 800e760:	781b      	ldrb	r3, [r3, #0]
 800e762:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	021b      	lsls	r3, r3, #8
 800e768:	687a      	ldr	r2, [r7, #4]
 800e76a:	3202      	adds	r2, #2
 800e76c:	7812      	ldrb	r2, [r2, #0]
 800e76e:	4313      	orrs	r3, r2
 800e770:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	021b      	lsls	r3, r3, #8
 800e776:	687a      	ldr	r2, [r7, #4]
 800e778:	3201      	adds	r2, #1
 800e77a:	7812      	ldrb	r2, [r2, #0]
 800e77c:	4313      	orrs	r3, r2
 800e77e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	021b      	lsls	r3, r3, #8
 800e784:	687a      	ldr	r2, [r7, #4]
 800e786:	7812      	ldrb	r2, [r2, #0]
 800e788:	4313      	orrs	r3, r2
 800e78a:	60fb      	str	r3, [r7, #12]
	return rv;
 800e78c:	68fb      	ldr	r3, [r7, #12]
}
 800e78e:	4618      	mov	r0, r3
 800e790:	3714      	adds	r7, #20
 800e792:	46bd      	mov	sp, r7
 800e794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e798:	4770      	bx	lr

0800e79a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800e79a:	b480      	push	{r7}
 800e79c:	b083      	sub	sp, #12
 800e79e:	af00      	add	r7, sp, #0
 800e7a0:	6078      	str	r0, [r7, #4]
 800e7a2:	460b      	mov	r3, r1
 800e7a4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	1c5a      	adds	r2, r3, #1
 800e7aa:	607a      	str	r2, [r7, #4]
 800e7ac:	887a      	ldrh	r2, [r7, #2]
 800e7ae:	b2d2      	uxtb	r2, r2
 800e7b0:	701a      	strb	r2, [r3, #0]
 800e7b2:	887b      	ldrh	r3, [r7, #2]
 800e7b4:	0a1b      	lsrs	r3, r3, #8
 800e7b6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	1c5a      	adds	r2, r3, #1
 800e7bc:	607a      	str	r2, [r7, #4]
 800e7be:	887a      	ldrh	r2, [r7, #2]
 800e7c0:	b2d2      	uxtb	r2, r2
 800e7c2:	701a      	strb	r2, [r3, #0]
}
 800e7c4:	bf00      	nop
 800e7c6:	370c      	adds	r7, #12
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ce:	4770      	bx	lr

0800e7d0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800e7d0:	b480      	push	{r7}
 800e7d2:	b083      	sub	sp, #12
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	6078      	str	r0, [r7, #4]
 800e7d8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	1c5a      	adds	r2, r3, #1
 800e7de:	607a      	str	r2, [r7, #4]
 800e7e0:	683a      	ldr	r2, [r7, #0]
 800e7e2:	b2d2      	uxtb	r2, r2
 800e7e4:	701a      	strb	r2, [r3, #0]
 800e7e6:	683b      	ldr	r3, [r7, #0]
 800e7e8:	0a1b      	lsrs	r3, r3, #8
 800e7ea:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	1c5a      	adds	r2, r3, #1
 800e7f0:	607a      	str	r2, [r7, #4]
 800e7f2:	683a      	ldr	r2, [r7, #0]
 800e7f4:	b2d2      	uxtb	r2, r2
 800e7f6:	701a      	strb	r2, [r3, #0]
 800e7f8:	683b      	ldr	r3, [r7, #0]
 800e7fa:	0a1b      	lsrs	r3, r3, #8
 800e7fc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	1c5a      	adds	r2, r3, #1
 800e802:	607a      	str	r2, [r7, #4]
 800e804:	683a      	ldr	r2, [r7, #0]
 800e806:	b2d2      	uxtb	r2, r2
 800e808:	701a      	strb	r2, [r3, #0]
 800e80a:	683b      	ldr	r3, [r7, #0]
 800e80c:	0a1b      	lsrs	r3, r3, #8
 800e80e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	1c5a      	adds	r2, r3, #1
 800e814:	607a      	str	r2, [r7, #4]
 800e816:	683a      	ldr	r2, [r7, #0]
 800e818:	b2d2      	uxtb	r2, r2
 800e81a:	701a      	strb	r2, [r3, #0]
}
 800e81c:	bf00      	nop
 800e81e:	370c      	adds	r7, #12
 800e820:	46bd      	mov	sp, r7
 800e822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e826:	4770      	bx	lr

0800e828 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e828:	b480      	push	{r7}
 800e82a:	b087      	sub	sp, #28
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	60f8      	str	r0, [r7, #12]
 800e830:	60b9      	str	r1, [r7, #8]
 800e832:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800e838:	68bb      	ldr	r3, [r7, #8]
 800e83a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d00d      	beq.n	800e85e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800e842:	693a      	ldr	r2, [r7, #16]
 800e844:	1c53      	adds	r3, r2, #1
 800e846:	613b      	str	r3, [r7, #16]
 800e848:	697b      	ldr	r3, [r7, #20]
 800e84a:	1c59      	adds	r1, r3, #1
 800e84c:	6179      	str	r1, [r7, #20]
 800e84e:	7812      	ldrb	r2, [r2, #0]
 800e850:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	3b01      	subs	r3, #1
 800e856:	607b      	str	r3, [r7, #4]
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d1f1      	bne.n	800e842 <mem_cpy+0x1a>
	}
}
 800e85e:	bf00      	nop
 800e860:	371c      	adds	r7, #28
 800e862:	46bd      	mov	sp, r7
 800e864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e868:	4770      	bx	lr

0800e86a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800e86a:	b480      	push	{r7}
 800e86c:	b087      	sub	sp, #28
 800e86e:	af00      	add	r7, sp, #0
 800e870:	60f8      	str	r0, [r7, #12]
 800e872:	60b9      	str	r1, [r7, #8]
 800e874:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800e87a:	697b      	ldr	r3, [r7, #20]
 800e87c:	1c5a      	adds	r2, r3, #1
 800e87e:	617a      	str	r2, [r7, #20]
 800e880:	68ba      	ldr	r2, [r7, #8]
 800e882:	b2d2      	uxtb	r2, r2
 800e884:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	3b01      	subs	r3, #1
 800e88a:	607b      	str	r3, [r7, #4]
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d1f3      	bne.n	800e87a <mem_set+0x10>
}
 800e892:	bf00      	nop
 800e894:	371c      	adds	r7, #28
 800e896:	46bd      	mov	sp, r7
 800e898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e89c:	4770      	bx	lr

0800e89e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800e89e:	b480      	push	{r7}
 800e8a0:	b089      	sub	sp, #36	; 0x24
 800e8a2:	af00      	add	r7, sp, #0
 800e8a4:	60f8      	str	r0, [r7, #12]
 800e8a6:	60b9      	str	r1, [r7, #8]
 800e8a8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	61fb      	str	r3, [r7, #28]
 800e8ae:	68bb      	ldr	r3, [r7, #8]
 800e8b0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800e8b2:	2300      	movs	r3, #0
 800e8b4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800e8b6:	69fb      	ldr	r3, [r7, #28]
 800e8b8:	1c5a      	adds	r2, r3, #1
 800e8ba:	61fa      	str	r2, [r7, #28]
 800e8bc:	781b      	ldrb	r3, [r3, #0]
 800e8be:	4619      	mov	r1, r3
 800e8c0:	69bb      	ldr	r3, [r7, #24]
 800e8c2:	1c5a      	adds	r2, r3, #1
 800e8c4:	61ba      	str	r2, [r7, #24]
 800e8c6:	781b      	ldrb	r3, [r3, #0]
 800e8c8:	1acb      	subs	r3, r1, r3
 800e8ca:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	3b01      	subs	r3, #1
 800e8d0:	607b      	str	r3, [r7, #4]
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d002      	beq.n	800e8de <mem_cmp+0x40>
 800e8d8:	697b      	ldr	r3, [r7, #20]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d0eb      	beq.n	800e8b6 <mem_cmp+0x18>

	return r;
 800e8de:	697b      	ldr	r3, [r7, #20]
}
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	3724      	adds	r7, #36	; 0x24
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ea:	4770      	bx	lr

0800e8ec <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800e8ec:	b480      	push	{r7}
 800e8ee:	b083      	sub	sp, #12
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	6078      	str	r0, [r7, #4]
 800e8f4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800e8f6:	e002      	b.n	800e8fe <chk_chr+0x12>
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	3301      	adds	r3, #1
 800e8fc:	607b      	str	r3, [r7, #4]
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	781b      	ldrb	r3, [r3, #0]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d005      	beq.n	800e912 <chk_chr+0x26>
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	781b      	ldrb	r3, [r3, #0]
 800e90a:	461a      	mov	r2, r3
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	4293      	cmp	r3, r2
 800e910:	d1f2      	bne.n	800e8f8 <chk_chr+0xc>
	return *str;
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	781b      	ldrb	r3, [r3, #0]
}
 800e916:	4618      	mov	r0, r3
 800e918:	370c      	adds	r7, #12
 800e91a:	46bd      	mov	sp, r7
 800e91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e920:	4770      	bx	lr
	...

0800e924 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e924:	b480      	push	{r7}
 800e926:	b085      	sub	sp, #20
 800e928:	af00      	add	r7, sp, #0
 800e92a:	6078      	str	r0, [r7, #4]
 800e92c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e92e:	2300      	movs	r3, #0
 800e930:	60bb      	str	r3, [r7, #8]
 800e932:	68bb      	ldr	r3, [r7, #8]
 800e934:	60fb      	str	r3, [r7, #12]
 800e936:	e029      	b.n	800e98c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800e938:	4a27      	ldr	r2, [pc, #156]	; (800e9d8 <chk_lock+0xb4>)
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	011b      	lsls	r3, r3, #4
 800e93e:	4413      	add	r3, r2
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	2b00      	cmp	r3, #0
 800e944:	d01d      	beq.n	800e982 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e946:	4a24      	ldr	r2, [pc, #144]	; (800e9d8 <chk_lock+0xb4>)
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	011b      	lsls	r3, r3, #4
 800e94c:	4413      	add	r3, r2
 800e94e:	681a      	ldr	r2, [r3, #0]
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	429a      	cmp	r2, r3
 800e956:	d116      	bne.n	800e986 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800e958:	4a1f      	ldr	r2, [pc, #124]	; (800e9d8 <chk_lock+0xb4>)
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	011b      	lsls	r3, r3, #4
 800e95e:	4413      	add	r3, r2
 800e960:	3304      	adds	r3, #4
 800e962:	681a      	ldr	r2, [r3, #0]
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e968:	429a      	cmp	r2, r3
 800e96a:	d10c      	bne.n	800e986 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e96c:	4a1a      	ldr	r2, [pc, #104]	; (800e9d8 <chk_lock+0xb4>)
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	011b      	lsls	r3, r3, #4
 800e972:	4413      	add	r3, r2
 800e974:	3308      	adds	r3, #8
 800e976:	681a      	ldr	r2, [r3, #0]
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800e97c:	429a      	cmp	r2, r3
 800e97e:	d102      	bne.n	800e986 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e980:	e007      	b.n	800e992 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800e982:	2301      	movs	r3, #1
 800e984:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	3301      	adds	r3, #1
 800e98a:	60fb      	str	r3, [r7, #12]
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	2b01      	cmp	r3, #1
 800e990:	d9d2      	bls.n	800e938 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	2b02      	cmp	r3, #2
 800e996:	d109      	bne.n	800e9ac <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800e998:	68bb      	ldr	r3, [r7, #8]
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d102      	bne.n	800e9a4 <chk_lock+0x80>
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	2b02      	cmp	r3, #2
 800e9a2:	d101      	bne.n	800e9a8 <chk_lock+0x84>
 800e9a4:	2300      	movs	r3, #0
 800e9a6:	e010      	b.n	800e9ca <chk_lock+0xa6>
 800e9a8:	2312      	movs	r3, #18
 800e9aa:	e00e      	b.n	800e9ca <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d108      	bne.n	800e9c4 <chk_lock+0xa0>
 800e9b2:	4a09      	ldr	r2, [pc, #36]	; (800e9d8 <chk_lock+0xb4>)
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	011b      	lsls	r3, r3, #4
 800e9b8:	4413      	add	r3, r2
 800e9ba:	330c      	adds	r3, #12
 800e9bc:	881b      	ldrh	r3, [r3, #0]
 800e9be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e9c2:	d101      	bne.n	800e9c8 <chk_lock+0xa4>
 800e9c4:	2310      	movs	r3, #16
 800e9c6:	e000      	b.n	800e9ca <chk_lock+0xa6>
 800e9c8:	2300      	movs	r3, #0
}
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	3714      	adds	r7, #20
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d4:	4770      	bx	lr
 800e9d6:	bf00      	nop
 800e9d8:	2002b12c 	.word	0x2002b12c

0800e9dc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800e9dc:	b480      	push	{r7}
 800e9de:	b083      	sub	sp, #12
 800e9e0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	607b      	str	r3, [r7, #4]
 800e9e6:	e002      	b.n	800e9ee <enq_lock+0x12>
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	3301      	adds	r3, #1
 800e9ec:	607b      	str	r3, [r7, #4]
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	2b01      	cmp	r3, #1
 800e9f2:	d806      	bhi.n	800ea02 <enq_lock+0x26>
 800e9f4:	4a09      	ldr	r2, [pc, #36]	; (800ea1c <enq_lock+0x40>)
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	011b      	lsls	r3, r3, #4
 800e9fa:	4413      	add	r3, r2
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d1f2      	bne.n	800e9e8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	2b02      	cmp	r3, #2
 800ea06:	bf14      	ite	ne
 800ea08:	2301      	movne	r3, #1
 800ea0a:	2300      	moveq	r3, #0
 800ea0c:	b2db      	uxtb	r3, r3
}
 800ea0e:	4618      	mov	r0, r3
 800ea10:	370c      	adds	r7, #12
 800ea12:	46bd      	mov	sp, r7
 800ea14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea18:	4770      	bx	lr
 800ea1a:	bf00      	nop
 800ea1c:	2002b12c 	.word	0x2002b12c

0800ea20 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ea20:	b480      	push	{r7}
 800ea22:	b085      	sub	sp, #20
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	6078      	str	r0, [r7, #4]
 800ea28:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	60fb      	str	r3, [r7, #12]
 800ea2e:	e01f      	b.n	800ea70 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ea30:	4a41      	ldr	r2, [pc, #260]	; (800eb38 <inc_lock+0x118>)
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	011b      	lsls	r3, r3, #4
 800ea36:	4413      	add	r3, r2
 800ea38:	681a      	ldr	r2, [r3, #0]
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	429a      	cmp	r2, r3
 800ea40:	d113      	bne.n	800ea6a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ea42:	4a3d      	ldr	r2, [pc, #244]	; (800eb38 <inc_lock+0x118>)
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	011b      	lsls	r3, r3, #4
 800ea48:	4413      	add	r3, r2
 800ea4a:	3304      	adds	r3, #4
 800ea4c:	681a      	ldr	r2, [r3, #0]
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ea52:	429a      	cmp	r2, r3
 800ea54:	d109      	bne.n	800ea6a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ea56:	4a38      	ldr	r2, [pc, #224]	; (800eb38 <inc_lock+0x118>)
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	011b      	lsls	r3, r3, #4
 800ea5c:	4413      	add	r3, r2
 800ea5e:	3308      	adds	r3, #8
 800ea60:	681a      	ldr	r2, [r3, #0]
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ea66:	429a      	cmp	r2, r3
 800ea68:	d006      	beq.n	800ea78 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	3301      	adds	r3, #1
 800ea6e:	60fb      	str	r3, [r7, #12]
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	2b01      	cmp	r3, #1
 800ea74:	d9dc      	bls.n	800ea30 <inc_lock+0x10>
 800ea76:	e000      	b.n	800ea7a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ea78:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	2b02      	cmp	r3, #2
 800ea7e:	d132      	bne.n	800eae6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ea80:	2300      	movs	r3, #0
 800ea82:	60fb      	str	r3, [r7, #12]
 800ea84:	e002      	b.n	800ea8c <inc_lock+0x6c>
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	3301      	adds	r3, #1
 800ea8a:	60fb      	str	r3, [r7, #12]
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	2b01      	cmp	r3, #1
 800ea90:	d806      	bhi.n	800eaa0 <inc_lock+0x80>
 800ea92:	4a29      	ldr	r2, [pc, #164]	; (800eb38 <inc_lock+0x118>)
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	011b      	lsls	r3, r3, #4
 800ea98:	4413      	add	r3, r2
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d1f2      	bne.n	800ea86 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	2b02      	cmp	r3, #2
 800eaa4:	d101      	bne.n	800eaaa <inc_lock+0x8a>
 800eaa6:	2300      	movs	r3, #0
 800eaa8:	e040      	b.n	800eb2c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	681a      	ldr	r2, [r3, #0]
 800eaae:	4922      	ldr	r1, [pc, #136]	; (800eb38 <inc_lock+0x118>)
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	011b      	lsls	r3, r3, #4
 800eab4:	440b      	add	r3, r1
 800eab6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	689a      	ldr	r2, [r3, #8]
 800eabc:	491e      	ldr	r1, [pc, #120]	; (800eb38 <inc_lock+0x118>)
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	011b      	lsls	r3, r3, #4
 800eac2:	440b      	add	r3, r1
 800eac4:	3304      	adds	r3, #4
 800eac6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	695a      	ldr	r2, [r3, #20]
 800eacc:	491a      	ldr	r1, [pc, #104]	; (800eb38 <inc_lock+0x118>)
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	011b      	lsls	r3, r3, #4
 800ead2:	440b      	add	r3, r1
 800ead4:	3308      	adds	r3, #8
 800ead6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ead8:	4a17      	ldr	r2, [pc, #92]	; (800eb38 <inc_lock+0x118>)
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	011b      	lsls	r3, r3, #4
 800eade:	4413      	add	r3, r2
 800eae0:	330c      	adds	r3, #12
 800eae2:	2200      	movs	r2, #0
 800eae4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800eae6:	683b      	ldr	r3, [r7, #0]
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d009      	beq.n	800eb00 <inc_lock+0xe0>
 800eaec:	4a12      	ldr	r2, [pc, #72]	; (800eb38 <inc_lock+0x118>)
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	011b      	lsls	r3, r3, #4
 800eaf2:	4413      	add	r3, r2
 800eaf4:	330c      	adds	r3, #12
 800eaf6:	881b      	ldrh	r3, [r3, #0]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d001      	beq.n	800eb00 <inc_lock+0xe0>
 800eafc:	2300      	movs	r3, #0
 800eafe:	e015      	b.n	800eb2c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d108      	bne.n	800eb18 <inc_lock+0xf8>
 800eb06:	4a0c      	ldr	r2, [pc, #48]	; (800eb38 <inc_lock+0x118>)
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	011b      	lsls	r3, r3, #4
 800eb0c:	4413      	add	r3, r2
 800eb0e:	330c      	adds	r3, #12
 800eb10:	881b      	ldrh	r3, [r3, #0]
 800eb12:	3301      	adds	r3, #1
 800eb14:	b29a      	uxth	r2, r3
 800eb16:	e001      	b.n	800eb1c <inc_lock+0xfc>
 800eb18:	f44f 7280 	mov.w	r2, #256	; 0x100
 800eb1c:	4906      	ldr	r1, [pc, #24]	; (800eb38 <inc_lock+0x118>)
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	011b      	lsls	r3, r3, #4
 800eb22:	440b      	add	r3, r1
 800eb24:	330c      	adds	r3, #12
 800eb26:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	3301      	adds	r3, #1
}
 800eb2c:	4618      	mov	r0, r3
 800eb2e:	3714      	adds	r7, #20
 800eb30:	46bd      	mov	sp, r7
 800eb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb36:	4770      	bx	lr
 800eb38:	2002b12c 	.word	0x2002b12c

0800eb3c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800eb3c:	b480      	push	{r7}
 800eb3e:	b085      	sub	sp, #20
 800eb40:	af00      	add	r7, sp, #0
 800eb42:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	3b01      	subs	r3, #1
 800eb48:	607b      	str	r3, [r7, #4]
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	2b01      	cmp	r3, #1
 800eb4e:	d825      	bhi.n	800eb9c <dec_lock+0x60>
		n = Files[i].ctr;
 800eb50:	4a17      	ldr	r2, [pc, #92]	; (800ebb0 <dec_lock+0x74>)
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	011b      	lsls	r3, r3, #4
 800eb56:	4413      	add	r3, r2
 800eb58:	330c      	adds	r3, #12
 800eb5a:	881b      	ldrh	r3, [r3, #0]
 800eb5c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800eb5e:	89fb      	ldrh	r3, [r7, #14]
 800eb60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800eb64:	d101      	bne.n	800eb6a <dec_lock+0x2e>
 800eb66:	2300      	movs	r3, #0
 800eb68:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800eb6a:	89fb      	ldrh	r3, [r7, #14]
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d002      	beq.n	800eb76 <dec_lock+0x3a>
 800eb70:	89fb      	ldrh	r3, [r7, #14]
 800eb72:	3b01      	subs	r3, #1
 800eb74:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800eb76:	4a0e      	ldr	r2, [pc, #56]	; (800ebb0 <dec_lock+0x74>)
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	011b      	lsls	r3, r3, #4
 800eb7c:	4413      	add	r3, r2
 800eb7e:	330c      	adds	r3, #12
 800eb80:	89fa      	ldrh	r2, [r7, #14]
 800eb82:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800eb84:	89fb      	ldrh	r3, [r7, #14]
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d105      	bne.n	800eb96 <dec_lock+0x5a>
 800eb8a:	4a09      	ldr	r2, [pc, #36]	; (800ebb0 <dec_lock+0x74>)
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	011b      	lsls	r3, r3, #4
 800eb90:	4413      	add	r3, r2
 800eb92:	2200      	movs	r2, #0
 800eb94:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800eb96:	2300      	movs	r3, #0
 800eb98:	737b      	strb	r3, [r7, #13]
 800eb9a:	e001      	b.n	800eba0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800eb9c:	2302      	movs	r3, #2
 800eb9e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800eba0:	7b7b      	ldrb	r3, [r7, #13]
}
 800eba2:	4618      	mov	r0, r3
 800eba4:	3714      	adds	r7, #20
 800eba6:	46bd      	mov	sp, r7
 800eba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebac:	4770      	bx	lr
 800ebae:	bf00      	nop
 800ebb0:	2002b12c 	.word	0x2002b12c

0800ebb4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ebb4:	b480      	push	{r7}
 800ebb6:	b085      	sub	sp, #20
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	60fb      	str	r3, [r7, #12]
 800ebc0:	e010      	b.n	800ebe4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ebc2:	4a0d      	ldr	r2, [pc, #52]	; (800ebf8 <clear_lock+0x44>)
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	011b      	lsls	r3, r3, #4
 800ebc8:	4413      	add	r3, r2
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	687a      	ldr	r2, [r7, #4]
 800ebce:	429a      	cmp	r2, r3
 800ebd0:	d105      	bne.n	800ebde <clear_lock+0x2a>
 800ebd2:	4a09      	ldr	r2, [pc, #36]	; (800ebf8 <clear_lock+0x44>)
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	011b      	lsls	r3, r3, #4
 800ebd8:	4413      	add	r3, r2
 800ebda:	2200      	movs	r2, #0
 800ebdc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	3301      	adds	r3, #1
 800ebe2:	60fb      	str	r3, [r7, #12]
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	2b01      	cmp	r3, #1
 800ebe8:	d9eb      	bls.n	800ebc2 <clear_lock+0xe>
	}
}
 800ebea:	bf00      	nop
 800ebec:	3714      	adds	r7, #20
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf4:	4770      	bx	lr
 800ebf6:	bf00      	nop
 800ebf8:	2002b12c 	.word	0x2002b12c

0800ebfc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b086      	sub	sp, #24
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ec04:	2300      	movs	r3, #0
 800ec06:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	78db      	ldrb	r3, [r3, #3]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d034      	beq.n	800ec7a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec14:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	7858      	ldrb	r0, [r3, #1]
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ec20:	2301      	movs	r3, #1
 800ec22:	697a      	ldr	r2, [r7, #20]
 800ec24:	f7ff fd40 	bl	800e6a8 <disk_write>
 800ec28:	4603      	mov	r3, r0
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d002      	beq.n	800ec34 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ec2e:	2301      	movs	r3, #1
 800ec30:	73fb      	strb	r3, [r7, #15]
 800ec32:	e022      	b.n	800ec7a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	2200      	movs	r2, #0
 800ec38:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec3e:	697a      	ldr	r2, [r7, #20]
 800ec40:	1ad2      	subs	r2, r2, r3
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	6a1b      	ldr	r3, [r3, #32]
 800ec46:	429a      	cmp	r2, r3
 800ec48:	d217      	bcs.n	800ec7a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	789b      	ldrb	r3, [r3, #2]
 800ec4e:	613b      	str	r3, [r7, #16]
 800ec50:	e010      	b.n	800ec74 <sync_window+0x78>
					wsect += fs->fsize;
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	6a1b      	ldr	r3, [r3, #32]
 800ec56:	697a      	ldr	r2, [r7, #20]
 800ec58:	4413      	add	r3, r2
 800ec5a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	7858      	ldrb	r0, [r3, #1]
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ec66:	2301      	movs	r3, #1
 800ec68:	697a      	ldr	r2, [r7, #20]
 800ec6a:	f7ff fd1d 	bl	800e6a8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ec6e:	693b      	ldr	r3, [r7, #16]
 800ec70:	3b01      	subs	r3, #1
 800ec72:	613b      	str	r3, [r7, #16]
 800ec74:	693b      	ldr	r3, [r7, #16]
 800ec76:	2b01      	cmp	r3, #1
 800ec78:	d8eb      	bhi.n	800ec52 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ec7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec7c:	4618      	mov	r0, r3
 800ec7e:	3718      	adds	r7, #24
 800ec80:	46bd      	mov	sp, r7
 800ec82:	bd80      	pop	{r7, pc}

0800ec84 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ec84:	b580      	push	{r7, lr}
 800ec86:	b084      	sub	sp, #16
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	6078      	str	r0, [r7, #4]
 800ec8c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800ec8e:	2300      	movs	r3, #0
 800ec90:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec96:	683a      	ldr	r2, [r7, #0]
 800ec98:	429a      	cmp	r2, r3
 800ec9a:	d01b      	beq.n	800ecd4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800ec9c:	6878      	ldr	r0, [r7, #4]
 800ec9e:	f7ff ffad 	bl	800ebfc <sync_window>
 800eca2:	4603      	mov	r3, r0
 800eca4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800eca6:	7bfb      	ldrb	r3, [r7, #15]
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d113      	bne.n	800ecd4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	7858      	ldrb	r0, [r3, #1]
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ecb6:	2301      	movs	r3, #1
 800ecb8:	683a      	ldr	r2, [r7, #0]
 800ecba:	f7ff fcd5 	bl	800e668 <disk_read>
 800ecbe:	4603      	mov	r3, r0
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d004      	beq.n	800ecce <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ecc4:	f04f 33ff 	mov.w	r3, #4294967295
 800ecc8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ecca:	2301      	movs	r3, #1
 800eccc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	683a      	ldr	r2, [r7, #0]
 800ecd2:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800ecd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	3710      	adds	r7, #16
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	bd80      	pop	{r7, pc}
	...

0800ece0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800ece0:	b580      	push	{r7, lr}
 800ece2:	b084      	sub	sp, #16
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ece8:	6878      	ldr	r0, [r7, #4]
 800ecea:	f7ff ff87 	bl	800ebfc <sync_window>
 800ecee:	4603      	mov	r3, r0
 800ecf0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ecf2:	7bfb      	ldrb	r3, [r7, #15]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d159      	bne.n	800edac <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	781b      	ldrb	r3, [r3, #0]
 800ecfc:	2b03      	cmp	r3, #3
 800ecfe:	d149      	bne.n	800ed94 <sync_fs+0xb4>
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	791b      	ldrb	r3, [r3, #4]
 800ed04:	2b01      	cmp	r3, #1
 800ed06:	d145      	bne.n	800ed94 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	899b      	ldrh	r3, [r3, #12]
 800ed12:	461a      	mov	r2, r3
 800ed14:	2100      	movs	r1, #0
 800ed16:	f7ff fda8 	bl	800e86a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	3338      	adds	r3, #56	; 0x38
 800ed1e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ed22:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ed26:	4618      	mov	r0, r3
 800ed28:	f7ff fd37 	bl	800e79a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	3338      	adds	r3, #56	; 0x38
 800ed30:	4921      	ldr	r1, [pc, #132]	; (800edb8 <sync_fs+0xd8>)
 800ed32:	4618      	mov	r0, r3
 800ed34:	f7ff fd4c 	bl	800e7d0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	3338      	adds	r3, #56	; 0x38
 800ed3c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ed40:	491e      	ldr	r1, [pc, #120]	; (800edbc <sync_fs+0xdc>)
 800ed42:	4618      	mov	r0, r3
 800ed44:	f7ff fd44 	bl	800e7d0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	3338      	adds	r3, #56	; 0x38
 800ed4c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	695b      	ldr	r3, [r3, #20]
 800ed54:	4619      	mov	r1, r3
 800ed56:	4610      	mov	r0, r2
 800ed58:	f7ff fd3a 	bl	800e7d0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	3338      	adds	r3, #56	; 0x38
 800ed60:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	691b      	ldr	r3, [r3, #16]
 800ed68:	4619      	mov	r1, r3
 800ed6a:	4610      	mov	r0, r2
 800ed6c:	f7ff fd30 	bl	800e7d0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed74:	1c5a      	adds	r2, r3, #1
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	7858      	ldrb	r0, [r3, #1]
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ed88:	2301      	movs	r3, #1
 800ed8a:	f7ff fc8d 	bl	800e6a8 <disk_write>
			fs->fsi_flag = 0;
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	2200      	movs	r2, #0
 800ed92:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	785b      	ldrb	r3, [r3, #1]
 800ed98:	2200      	movs	r2, #0
 800ed9a:	2100      	movs	r1, #0
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	f7ff fca3 	bl	800e6e8 <disk_ioctl>
 800eda2:	4603      	mov	r3, r0
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d001      	beq.n	800edac <sync_fs+0xcc>
 800eda8:	2301      	movs	r3, #1
 800edaa:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800edac:	7bfb      	ldrb	r3, [r7, #15]
}
 800edae:	4618      	mov	r0, r3
 800edb0:	3710      	adds	r7, #16
 800edb2:	46bd      	mov	sp, r7
 800edb4:	bd80      	pop	{r7, pc}
 800edb6:	bf00      	nop
 800edb8:	41615252 	.word	0x41615252
 800edbc:	61417272 	.word	0x61417272

0800edc0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800edc0:	b480      	push	{r7}
 800edc2:	b083      	sub	sp, #12
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	6078      	str	r0, [r7, #4]
 800edc8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	3b02      	subs	r3, #2
 800edce:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	69db      	ldr	r3, [r3, #28]
 800edd4:	3b02      	subs	r3, #2
 800edd6:	683a      	ldr	r2, [r7, #0]
 800edd8:	429a      	cmp	r2, r3
 800edda:	d301      	bcc.n	800ede0 <clust2sect+0x20>
 800eddc:	2300      	movs	r3, #0
 800edde:	e008      	b.n	800edf2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	895b      	ldrh	r3, [r3, #10]
 800ede4:	461a      	mov	r2, r3
 800ede6:	683b      	ldr	r3, [r7, #0]
 800ede8:	fb03 f202 	mul.w	r2, r3, r2
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800edf0:	4413      	add	r3, r2
}
 800edf2:	4618      	mov	r0, r3
 800edf4:	370c      	adds	r7, #12
 800edf6:	46bd      	mov	sp, r7
 800edf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edfc:	4770      	bx	lr

0800edfe <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800edfe:	b580      	push	{r7, lr}
 800ee00:	b086      	sub	sp, #24
 800ee02:	af00      	add	r7, sp, #0
 800ee04:	6078      	str	r0, [r7, #4]
 800ee06:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800ee0e:	683b      	ldr	r3, [r7, #0]
 800ee10:	2b01      	cmp	r3, #1
 800ee12:	d904      	bls.n	800ee1e <get_fat+0x20>
 800ee14:	693b      	ldr	r3, [r7, #16]
 800ee16:	69db      	ldr	r3, [r3, #28]
 800ee18:	683a      	ldr	r2, [r7, #0]
 800ee1a:	429a      	cmp	r2, r3
 800ee1c:	d302      	bcc.n	800ee24 <get_fat+0x26>
		val = 1;	/* Internal error */
 800ee1e:	2301      	movs	r3, #1
 800ee20:	617b      	str	r3, [r7, #20]
 800ee22:	e0b7      	b.n	800ef94 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800ee24:	f04f 33ff 	mov.w	r3, #4294967295
 800ee28:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800ee2a:	693b      	ldr	r3, [r7, #16]
 800ee2c:	781b      	ldrb	r3, [r3, #0]
 800ee2e:	2b02      	cmp	r3, #2
 800ee30:	d05a      	beq.n	800eee8 <get_fat+0xea>
 800ee32:	2b03      	cmp	r3, #3
 800ee34:	d07d      	beq.n	800ef32 <get_fat+0x134>
 800ee36:	2b01      	cmp	r3, #1
 800ee38:	f040 80a2 	bne.w	800ef80 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800ee3c:	683b      	ldr	r3, [r7, #0]
 800ee3e:	60fb      	str	r3, [r7, #12]
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	085b      	lsrs	r3, r3, #1
 800ee44:	68fa      	ldr	r2, [r7, #12]
 800ee46:	4413      	add	r3, r2
 800ee48:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ee4a:	693b      	ldr	r3, [r7, #16]
 800ee4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ee4e:	693b      	ldr	r3, [r7, #16]
 800ee50:	899b      	ldrh	r3, [r3, #12]
 800ee52:	4619      	mov	r1, r3
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	fbb3 f3f1 	udiv	r3, r3, r1
 800ee5a:	4413      	add	r3, r2
 800ee5c:	4619      	mov	r1, r3
 800ee5e:	6938      	ldr	r0, [r7, #16]
 800ee60:	f7ff ff10 	bl	800ec84 <move_window>
 800ee64:	4603      	mov	r3, r0
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	f040 808d 	bne.w	800ef86 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	1c5a      	adds	r2, r3, #1
 800ee70:	60fa      	str	r2, [r7, #12]
 800ee72:	693a      	ldr	r2, [r7, #16]
 800ee74:	8992      	ldrh	r2, [r2, #12]
 800ee76:	fbb3 f1f2 	udiv	r1, r3, r2
 800ee7a:	fb02 f201 	mul.w	r2, r2, r1
 800ee7e:	1a9b      	subs	r3, r3, r2
 800ee80:	693a      	ldr	r2, [r7, #16]
 800ee82:	4413      	add	r3, r2
 800ee84:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ee88:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ee8a:	693b      	ldr	r3, [r7, #16]
 800ee8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ee8e:	693b      	ldr	r3, [r7, #16]
 800ee90:	899b      	ldrh	r3, [r3, #12]
 800ee92:	4619      	mov	r1, r3
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	fbb3 f3f1 	udiv	r3, r3, r1
 800ee9a:	4413      	add	r3, r2
 800ee9c:	4619      	mov	r1, r3
 800ee9e:	6938      	ldr	r0, [r7, #16]
 800eea0:	f7ff fef0 	bl	800ec84 <move_window>
 800eea4:	4603      	mov	r3, r0
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d16f      	bne.n	800ef8a <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800eeaa:	693b      	ldr	r3, [r7, #16]
 800eeac:	899b      	ldrh	r3, [r3, #12]
 800eeae:	461a      	mov	r2, r3
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	fbb3 f1f2 	udiv	r1, r3, r2
 800eeb6:	fb02 f201 	mul.w	r2, r2, r1
 800eeba:	1a9b      	subs	r3, r3, r2
 800eebc:	693a      	ldr	r2, [r7, #16]
 800eebe:	4413      	add	r3, r2
 800eec0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800eec4:	021b      	lsls	r3, r3, #8
 800eec6:	461a      	mov	r2, r3
 800eec8:	68bb      	ldr	r3, [r7, #8]
 800eeca:	4313      	orrs	r3, r2
 800eecc:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800eece:	683b      	ldr	r3, [r7, #0]
 800eed0:	f003 0301 	and.w	r3, r3, #1
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d002      	beq.n	800eede <get_fat+0xe0>
 800eed8:	68bb      	ldr	r3, [r7, #8]
 800eeda:	091b      	lsrs	r3, r3, #4
 800eedc:	e002      	b.n	800eee4 <get_fat+0xe6>
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800eee4:	617b      	str	r3, [r7, #20]
			break;
 800eee6:	e055      	b.n	800ef94 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800eee8:	693b      	ldr	r3, [r7, #16]
 800eeea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800eeec:	693b      	ldr	r3, [r7, #16]
 800eeee:	899b      	ldrh	r3, [r3, #12]
 800eef0:	085b      	lsrs	r3, r3, #1
 800eef2:	b29b      	uxth	r3, r3
 800eef4:	4619      	mov	r1, r3
 800eef6:	683b      	ldr	r3, [r7, #0]
 800eef8:	fbb3 f3f1 	udiv	r3, r3, r1
 800eefc:	4413      	add	r3, r2
 800eefe:	4619      	mov	r1, r3
 800ef00:	6938      	ldr	r0, [r7, #16]
 800ef02:	f7ff febf 	bl	800ec84 <move_window>
 800ef06:	4603      	mov	r3, r0
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d140      	bne.n	800ef8e <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800ef0c:	693b      	ldr	r3, [r7, #16]
 800ef0e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ef12:	683b      	ldr	r3, [r7, #0]
 800ef14:	005b      	lsls	r3, r3, #1
 800ef16:	693a      	ldr	r2, [r7, #16]
 800ef18:	8992      	ldrh	r2, [r2, #12]
 800ef1a:	fbb3 f0f2 	udiv	r0, r3, r2
 800ef1e:	fb02 f200 	mul.w	r2, r2, r0
 800ef22:	1a9b      	subs	r3, r3, r2
 800ef24:	440b      	add	r3, r1
 800ef26:	4618      	mov	r0, r3
 800ef28:	f7ff fbfc 	bl	800e724 <ld_word>
 800ef2c:	4603      	mov	r3, r0
 800ef2e:	617b      	str	r3, [r7, #20]
			break;
 800ef30:	e030      	b.n	800ef94 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ef32:	693b      	ldr	r3, [r7, #16]
 800ef34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ef36:	693b      	ldr	r3, [r7, #16]
 800ef38:	899b      	ldrh	r3, [r3, #12]
 800ef3a:	089b      	lsrs	r3, r3, #2
 800ef3c:	b29b      	uxth	r3, r3
 800ef3e:	4619      	mov	r1, r3
 800ef40:	683b      	ldr	r3, [r7, #0]
 800ef42:	fbb3 f3f1 	udiv	r3, r3, r1
 800ef46:	4413      	add	r3, r2
 800ef48:	4619      	mov	r1, r3
 800ef4a:	6938      	ldr	r0, [r7, #16]
 800ef4c:	f7ff fe9a 	bl	800ec84 <move_window>
 800ef50:	4603      	mov	r3, r0
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d11d      	bne.n	800ef92 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800ef56:	693b      	ldr	r3, [r7, #16]
 800ef58:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ef5c:	683b      	ldr	r3, [r7, #0]
 800ef5e:	009b      	lsls	r3, r3, #2
 800ef60:	693a      	ldr	r2, [r7, #16]
 800ef62:	8992      	ldrh	r2, [r2, #12]
 800ef64:	fbb3 f0f2 	udiv	r0, r3, r2
 800ef68:	fb02 f200 	mul.w	r2, r2, r0
 800ef6c:	1a9b      	subs	r3, r3, r2
 800ef6e:	440b      	add	r3, r1
 800ef70:	4618      	mov	r0, r3
 800ef72:	f7ff fbef 	bl	800e754 <ld_dword>
 800ef76:	4603      	mov	r3, r0
 800ef78:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800ef7c:	617b      	str	r3, [r7, #20]
			break;
 800ef7e:	e009      	b.n	800ef94 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800ef80:	2301      	movs	r3, #1
 800ef82:	617b      	str	r3, [r7, #20]
 800ef84:	e006      	b.n	800ef94 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ef86:	bf00      	nop
 800ef88:	e004      	b.n	800ef94 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ef8a:	bf00      	nop
 800ef8c:	e002      	b.n	800ef94 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ef8e:	bf00      	nop
 800ef90:	e000      	b.n	800ef94 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ef92:	bf00      	nop
		}
	}

	return val;
 800ef94:	697b      	ldr	r3, [r7, #20]
}
 800ef96:	4618      	mov	r0, r3
 800ef98:	3718      	adds	r7, #24
 800ef9a:	46bd      	mov	sp, r7
 800ef9c:	bd80      	pop	{r7, pc}

0800ef9e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800ef9e:	b590      	push	{r4, r7, lr}
 800efa0:	b089      	sub	sp, #36	; 0x24
 800efa2:	af00      	add	r7, sp, #0
 800efa4:	60f8      	str	r0, [r7, #12]
 800efa6:	60b9      	str	r1, [r7, #8]
 800efa8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800efaa:	2302      	movs	r3, #2
 800efac:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800efae:	68bb      	ldr	r3, [r7, #8]
 800efb0:	2b01      	cmp	r3, #1
 800efb2:	f240 8106 	bls.w	800f1c2 <put_fat+0x224>
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	69db      	ldr	r3, [r3, #28]
 800efba:	68ba      	ldr	r2, [r7, #8]
 800efbc:	429a      	cmp	r2, r3
 800efbe:	f080 8100 	bcs.w	800f1c2 <put_fat+0x224>
		switch (fs->fs_type) {
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	781b      	ldrb	r3, [r3, #0]
 800efc6:	2b02      	cmp	r3, #2
 800efc8:	f000 8088 	beq.w	800f0dc <put_fat+0x13e>
 800efcc:	2b03      	cmp	r3, #3
 800efce:	f000 80b0 	beq.w	800f132 <put_fat+0x194>
 800efd2:	2b01      	cmp	r3, #1
 800efd4:	f040 80f5 	bne.w	800f1c2 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800efd8:	68bb      	ldr	r3, [r7, #8]
 800efda:	61bb      	str	r3, [r7, #24]
 800efdc:	69bb      	ldr	r3, [r7, #24]
 800efde:	085b      	lsrs	r3, r3, #1
 800efe0:	69ba      	ldr	r2, [r7, #24]
 800efe2:	4413      	add	r3, r2
 800efe4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	899b      	ldrh	r3, [r3, #12]
 800efee:	4619      	mov	r1, r3
 800eff0:	69bb      	ldr	r3, [r7, #24]
 800eff2:	fbb3 f3f1 	udiv	r3, r3, r1
 800eff6:	4413      	add	r3, r2
 800eff8:	4619      	mov	r1, r3
 800effa:	68f8      	ldr	r0, [r7, #12]
 800effc:	f7ff fe42 	bl	800ec84 <move_window>
 800f000:	4603      	mov	r3, r0
 800f002:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f004:	7ffb      	ldrb	r3, [r7, #31]
 800f006:	2b00      	cmp	r3, #0
 800f008:	f040 80d4 	bne.w	800f1b4 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f012:	69bb      	ldr	r3, [r7, #24]
 800f014:	1c5a      	adds	r2, r3, #1
 800f016:	61ba      	str	r2, [r7, #24]
 800f018:	68fa      	ldr	r2, [r7, #12]
 800f01a:	8992      	ldrh	r2, [r2, #12]
 800f01c:	fbb3 f0f2 	udiv	r0, r3, r2
 800f020:	fb02 f200 	mul.w	r2, r2, r0
 800f024:	1a9b      	subs	r3, r3, r2
 800f026:	440b      	add	r3, r1
 800f028:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f02a:	68bb      	ldr	r3, [r7, #8]
 800f02c:	f003 0301 	and.w	r3, r3, #1
 800f030:	2b00      	cmp	r3, #0
 800f032:	d00d      	beq.n	800f050 <put_fat+0xb2>
 800f034:	697b      	ldr	r3, [r7, #20]
 800f036:	781b      	ldrb	r3, [r3, #0]
 800f038:	b25b      	sxtb	r3, r3
 800f03a:	f003 030f 	and.w	r3, r3, #15
 800f03e:	b25a      	sxtb	r2, r3
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	b2db      	uxtb	r3, r3
 800f044:	011b      	lsls	r3, r3, #4
 800f046:	b25b      	sxtb	r3, r3
 800f048:	4313      	orrs	r3, r2
 800f04a:	b25b      	sxtb	r3, r3
 800f04c:	b2db      	uxtb	r3, r3
 800f04e:	e001      	b.n	800f054 <put_fat+0xb6>
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	b2db      	uxtb	r3, r3
 800f054:	697a      	ldr	r2, [r7, #20]
 800f056:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	2201      	movs	r2, #1
 800f05c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	899b      	ldrh	r3, [r3, #12]
 800f066:	4619      	mov	r1, r3
 800f068:	69bb      	ldr	r3, [r7, #24]
 800f06a:	fbb3 f3f1 	udiv	r3, r3, r1
 800f06e:	4413      	add	r3, r2
 800f070:	4619      	mov	r1, r3
 800f072:	68f8      	ldr	r0, [r7, #12]
 800f074:	f7ff fe06 	bl	800ec84 <move_window>
 800f078:	4603      	mov	r3, r0
 800f07a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f07c:	7ffb      	ldrb	r3, [r7, #31]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	f040 809a 	bne.w	800f1b8 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	899b      	ldrh	r3, [r3, #12]
 800f08e:	461a      	mov	r2, r3
 800f090:	69bb      	ldr	r3, [r7, #24]
 800f092:	fbb3 f0f2 	udiv	r0, r3, r2
 800f096:	fb02 f200 	mul.w	r2, r2, r0
 800f09a:	1a9b      	subs	r3, r3, r2
 800f09c:	440b      	add	r3, r1
 800f09e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f0a0:	68bb      	ldr	r3, [r7, #8]
 800f0a2:	f003 0301 	and.w	r3, r3, #1
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d003      	beq.n	800f0b2 <put_fat+0x114>
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	091b      	lsrs	r3, r3, #4
 800f0ae:	b2db      	uxtb	r3, r3
 800f0b0:	e00e      	b.n	800f0d0 <put_fat+0x132>
 800f0b2:	697b      	ldr	r3, [r7, #20]
 800f0b4:	781b      	ldrb	r3, [r3, #0]
 800f0b6:	b25b      	sxtb	r3, r3
 800f0b8:	f023 030f 	bic.w	r3, r3, #15
 800f0bc:	b25a      	sxtb	r2, r3
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	0a1b      	lsrs	r3, r3, #8
 800f0c2:	b25b      	sxtb	r3, r3
 800f0c4:	f003 030f 	and.w	r3, r3, #15
 800f0c8:	b25b      	sxtb	r3, r3
 800f0ca:	4313      	orrs	r3, r2
 800f0cc:	b25b      	sxtb	r3, r3
 800f0ce:	b2db      	uxtb	r3, r3
 800f0d0:	697a      	ldr	r2, [r7, #20]
 800f0d2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	2201      	movs	r2, #1
 800f0d8:	70da      	strb	r2, [r3, #3]
			break;
 800f0da:	e072      	b.n	800f1c2 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	899b      	ldrh	r3, [r3, #12]
 800f0e4:	085b      	lsrs	r3, r3, #1
 800f0e6:	b29b      	uxth	r3, r3
 800f0e8:	4619      	mov	r1, r3
 800f0ea:	68bb      	ldr	r3, [r7, #8]
 800f0ec:	fbb3 f3f1 	udiv	r3, r3, r1
 800f0f0:	4413      	add	r3, r2
 800f0f2:	4619      	mov	r1, r3
 800f0f4:	68f8      	ldr	r0, [r7, #12]
 800f0f6:	f7ff fdc5 	bl	800ec84 <move_window>
 800f0fa:	4603      	mov	r3, r0
 800f0fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f0fe:	7ffb      	ldrb	r3, [r7, #31]
 800f100:	2b00      	cmp	r3, #0
 800f102:	d15b      	bne.n	800f1bc <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f10a:	68bb      	ldr	r3, [r7, #8]
 800f10c:	005b      	lsls	r3, r3, #1
 800f10e:	68fa      	ldr	r2, [r7, #12]
 800f110:	8992      	ldrh	r2, [r2, #12]
 800f112:	fbb3 f0f2 	udiv	r0, r3, r2
 800f116:	fb02 f200 	mul.w	r2, r2, r0
 800f11a:	1a9b      	subs	r3, r3, r2
 800f11c:	440b      	add	r3, r1
 800f11e:	687a      	ldr	r2, [r7, #4]
 800f120:	b292      	uxth	r2, r2
 800f122:	4611      	mov	r1, r2
 800f124:	4618      	mov	r0, r3
 800f126:	f7ff fb38 	bl	800e79a <st_word>
			fs->wflag = 1;
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	2201      	movs	r2, #1
 800f12e:	70da      	strb	r2, [r3, #3]
			break;
 800f130:	e047      	b.n	800f1c2 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	899b      	ldrh	r3, [r3, #12]
 800f13a:	089b      	lsrs	r3, r3, #2
 800f13c:	b29b      	uxth	r3, r3
 800f13e:	4619      	mov	r1, r3
 800f140:	68bb      	ldr	r3, [r7, #8]
 800f142:	fbb3 f3f1 	udiv	r3, r3, r1
 800f146:	4413      	add	r3, r2
 800f148:	4619      	mov	r1, r3
 800f14a:	68f8      	ldr	r0, [r7, #12]
 800f14c:	f7ff fd9a 	bl	800ec84 <move_window>
 800f150:	4603      	mov	r3, r0
 800f152:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f154:	7ffb      	ldrb	r3, [r7, #31]
 800f156:	2b00      	cmp	r3, #0
 800f158:	d132      	bne.n	800f1c0 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f166:	68bb      	ldr	r3, [r7, #8]
 800f168:	009b      	lsls	r3, r3, #2
 800f16a:	68fa      	ldr	r2, [r7, #12]
 800f16c:	8992      	ldrh	r2, [r2, #12]
 800f16e:	fbb3 f0f2 	udiv	r0, r3, r2
 800f172:	fb02 f200 	mul.w	r2, r2, r0
 800f176:	1a9b      	subs	r3, r3, r2
 800f178:	440b      	add	r3, r1
 800f17a:	4618      	mov	r0, r3
 800f17c:	f7ff faea 	bl	800e754 <ld_dword>
 800f180:	4603      	mov	r3, r0
 800f182:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800f186:	4323      	orrs	r3, r4
 800f188:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f190:	68bb      	ldr	r3, [r7, #8]
 800f192:	009b      	lsls	r3, r3, #2
 800f194:	68fa      	ldr	r2, [r7, #12]
 800f196:	8992      	ldrh	r2, [r2, #12]
 800f198:	fbb3 f0f2 	udiv	r0, r3, r2
 800f19c:	fb02 f200 	mul.w	r2, r2, r0
 800f1a0:	1a9b      	subs	r3, r3, r2
 800f1a2:	440b      	add	r3, r1
 800f1a4:	6879      	ldr	r1, [r7, #4]
 800f1a6:	4618      	mov	r0, r3
 800f1a8:	f7ff fb12 	bl	800e7d0 <st_dword>
			fs->wflag = 1;
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	2201      	movs	r2, #1
 800f1b0:	70da      	strb	r2, [r3, #3]
			break;
 800f1b2:	e006      	b.n	800f1c2 <put_fat+0x224>
			if (res != FR_OK) break;
 800f1b4:	bf00      	nop
 800f1b6:	e004      	b.n	800f1c2 <put_fat+0x224>
			if (res != FR_OK) break;
 800f1b8:	bf00      	nop
 800f1ba:	e002      	b.n	800f1c2 <put_fat+0x224>
			if (res != FR_OK) break;
 800f1bc:	bf00      	nop
 800f1be:	e000      	b.n	800f1c2 <put_fat+0x224>
			if (res != FR_OK) break;
 800f1c0:	bf00      	nop
		}
	}
	return res;
 800f1c2:	7ffb      	ldrb	r3, [r7, #31]
}
 800f1c4:	4618      	mov	r0, r3
 800f1c6:	3724      	adds	r7, #36	; 0x24
 800f1c8:	46bd      	mov	sp, r7
 800f1ca:	bd90      	pop	{r4, r7, pc}

0800f1cc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800f1cc:	b580      	push	{r7, lr}
 800f1ce:	b088      	sub	sp, #32
 800f1d0:	af00      	add	r7, sp, #0
 800f1d2:	60f8      	str	r0, [r7, #12]
 800f1d4:	60b9      	str	r1, [r7, #8]
 800f1d6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800f1d8:	2300      	movs	r3, #0
 800f1da:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800f1e2:	68bb      	ldr	r3, [r7, #8]
 800f1e4:	2b01      	cmp	r3, #1
 800f1e6:	d904      	bls.n	800f1f2 <remove_chain+0x26>
 800f1e8:	69bb      	ldr	r3, [r7, #24]
 800f1ea:	69db      	ldr	r3, [r3, #28]
 800f1ec:	68ba      	ldr	r2, [r7, #8]
 800f1ee:	429a      	cmp	r2, r3
 800f1f0:	d301      	bcc.n	800f1f6 <remove_chain+0x2a>
 800f1f2:	2302      	movs	r3, #2
 800f1f4:	e04b      	b.n	800f28e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d00c      	beq.n	800f216 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800f1fc:	f04f 32ff 	mov.w	r2, #4294967295
 800f200:	6879      	ldr	r1, [r7, #4]
 800f202:	69b8      	ldr	r0, [r7, #24]
 800f204:	f7ff fecb 	bl	800ef9e <put_fat>
 800f208:	4603      	mov	r3, r0
 800f20a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800f20c:	7ffb      	ldrb	r3, [r7, #31]
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d001      	beq.n	800f216 <remove_chain+0x4a>
 800f212:	7ffb      	ldrb	r3, [r7, #31]
 800f214:	e03b      	b.n	800f28e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800f216:	68b9      	ldr	r1, [r7, #8]
 800f218:	68f8      	ldr	r0, [r7, #12]
 800f21a:	f7ff fdf0 	bl	800edfe <get_fat>
 800f21e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800f220:	697b      	ldr	r3, [r7, #20]
 800f222:	2b00      	cmp	r3, #0
 800f224:	d031      	beq.n	800f28a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800f226:	697b      	ldr	r3, [r7, #20]
 800f228:	2b01      	cmp	r3, #1
 800f22a:	d101      	bne.n	800f230 <remove_chain+0x64>
 800f22c:	2302      	movs	r3, #2
 800f22e:	e02e      	b.n	800f28e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800f230:	697b      	ldr	r3, [r7, #20]
 800f232:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f236:	d101      	bne.n	800f23c <remove_chain+0x70>
 800f238:	2301      	movs	r3, #1
 800f23a:	e028      	b.n	800f28e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800f23c:	2200      	movs	r2, #0
 800f23e:	68b9      	ldr	r1, [r7, #8]
 800f240:	69b8      	ldr	r0, [r7, #24]
 800f242:	f7ff feac 	bl	800ef9e <put_fat>
 800f246:	4603      	mov	r3, r0
 800f248:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800f24a:	7ffb      	ldrb	r3, [r7, #31]
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d001      	beq.n	800f254 <remove_chain+0x88>
 800f250:	7ffb      	ldrb	r3, [r7, #31]
 800f252:	e01c      	b.n	800f28e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800f254:	69bb      	ldr	r3, [r7, #24]
 800f256:	695a      	ldr	r2, [r3, #20]
 800f258:	69bb      	ldr	r3, [r7, #24]
 800f25a:	69db      	ldr	r3, [r3, #28]
 800f25c:	3b02      	subs	r3, #2
 800f25e:	429a      	cmp	r2, r3
 800f260:	d20b      	bcs.n	800f27a <remove_chain+0xae>
			fs->free_clst++;
 800f262:	69bb      	ldr	r3, [r7, #24]
 800f264:	695b      	ldr	r3, [r3, #20]
 800f266:	1c5a      	adds	r2, r3, #1
 800f268:	69bb      	ldr	r3, [r7, #24]
 800f26a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800f26c:	69bb      	ldr	r3, [r7, #24]
 800f26e:	791b      	ldrb	r3, [r3, #4]
 800f270:	f043 0301 	orr.w	r3, r3, #1
 800f274:	b2da      	uxtb	r2, r3
 800f276:	69bb      	ldr	r3, [r7, #24]
 800f278:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800f27a:	697b      	ldr	r3, [r7, #20]
 800f27c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800f27e:	69bb      	ldr	r3, [r7, #24]
 800f280:	69db      	ldr	r3, [r3, #28]
 800f282:	68ba      	ldr	r2, [r7, #8]
 800f284:	429a      	cmp	r2, r3
 800f286:	d3c6      	bcc.n	800f216 <remove_chain+0x4a>
 800f288:	e000      	b.n	800f28c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800f28a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800f28c:	2300      	movs	r3, #0
}
 800f28e:	4618      	mov	r0, r3
 800f290:	3720      	adds	r7, #32
 800f292:	46bd      	mov	sp, r7
 800f294:	bd80      	pop	{r7, pc}

0800f296 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800f296:	b580      	push	{r7, lr}
 800f298:	b088      	sub	sp, #32
 800f29a:	af00      	add	r7, sp, #0
 800f29c:	6078      	str	r0, [r7, #4]
 800f29e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800f2a6:	683b      	ldr	r3, [r7, #0]
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d10d      	bne.n	800f2c8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800f2ac:	693b      	ldr	r3, [r7, #16]
 800f2ae:	691b      	ldr	r3, [r3, #16]
 800f2b0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800f2b2:	69bb      	ldr	r3, [r7, #24]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d004      	beq.n	800f2c2 <create_chain+0x2c>
 800f2b8:	693b      	ldr	r3, [r7, #16]
 800f2ba:	69db      	ldr	r3, [r3, #28]
 800f2bc:	69ba      	ldr	r2, [r7, #24]
 800f2be:	429a      	cmp	r2, r3
 800f2c0:	d31b      	bcc.n	800f2fa <create_chain+0x64>
 800f2c2:	2301      	movs	r3, #1
 800f2c4:	61bb      	str	r3, [r7, #24]
 800f2c6:	e018      	b.n	800f2fa <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800f2c8:	6839      	ldr	r1, [r7, #0]
 800f2ca:	6878      	ldr	r0, [r7, #4]
 800f2cc:	f7ff fd97 	bl	800edfe <get_fat>
 800f2d0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	2b01      	cmp	r3, #1
 800f2d6:	d801      	bhi.n	800f2dc <create_chain+0x46>
 800f2d8:	2301      	movs	r3, #1
 800f2da:	e070      	b.n	800f3be <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2e2:	d101      	bne.n	800f2e8 <create_chain+0x52>
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	e06a      	b.n	800f3be <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f2e8:	693b      	ldr	r3, [r7, #16]
 800f2ea:	69db      	ldr	r3, [r3, #28]
 800f2ec:	68fa      	ldr	r2, [r7, #12]
 800f2ee:	429a      	cmp	r2, r3
 800f2f0:	d201      	bcs.n	800f2f6 <create_chain+0x60>
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	e063      	b.n	800f3be <create_chain+0x128>
		scl = clst;
 800f2f6:	683b      	ldr	r3, [r7, #0]
 800f2f8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800f2fa:	69bb      	ldr	r3, [r7, #24]
 800f2fc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800f2fe:	69fb      	ldr	r3, [r7, #28]
 800f300:	3301      	adds	r3, #1
 800f302:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800f304:	693b      	ldr	r3, [r7, #16]
 800f306:	69db      	ldr	r3, [r3, #28]
 800f308:	69fa      	ldr	r2, [r7, #28]
 800f30a:	429a      	cmp	r2, r3
 800f30c:	d307      	bcc.n	800f31e <create_chain+0x88>
				ncl = 2;
 800f30e:	2302      	movs	r3, #2
 800f310:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800f312:	69fa      	ldr	r2, [r7, #28]
 800f314:	69bb      	ldr	r3, [r7, #24]
 800f316:	429a      	cmp	r2, r3
 800f318:	d901      	bls.n	800f31e <create_chain+0x88>
 800f31a:	2300      	movs	r3, #0
 800f31c:	e04f      	b.n	800f3be <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800f31e:	69f9      	ldr	r1, [r7, #28]
 800f320:	6878      	ldr	r0, [r7, #4]
 800f322:	f7ff fd6c 	bl	800edfe <get_fat>
 800f326:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d00e      	beq.n	800f34c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	2b01      	cmp	r3, #1
 800f332:	d003      	beq.n	800f33c <create_chain+0xa6>
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f33a:	d101      	bne.n	800f340 <create_chain+0xaa>
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	e03e      	b.n	800f3be <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800f340:	69fa      	ldr	r2, [r7, #28]
 800f342:	69bb      	ldr	r3, [r7, #24]
 800f344:	429a      	cmp	r2, r3
 800f346:	d1da      	bne.n	800f2fe <create_chain+0x68>
 800f348:	2300      	movs	r3, #0
 800f34a:	e038      	b.n	800f3be <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800f34c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800f34e:	f04f 32ff 	mov.w	r2, #4294967295
 800f352:	69f9      	ldr	r1, [r7, #28]
 800f354:	6938      	ldr	r0, [r7, #16]
 800f356:	f7ff fe22 	bl	800ef9e <put_fat>
 800f35a:	4603      	mov	r3, r0
 800f35c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800f35e:	7dfb      	ldrb	r3, [r7, #23]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d109      	bne.n	800f378 <create_chain+0xe2>
 800f364:	683b      	ldr	r3, [r7, #0]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d006      	beq.n	800f378 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800f36a:	69fa      	ldr	r2, [r7, #28]
 800f36c:	6839      	ldr	r1, [r7, #0]
 800f36e:	6938      	ldr	r0, [r7, #16]
 800f370:	f7ff fe15 	bl	800ef9e <put_fat>
 800f374:	4603      	mov	r3, r0
 800f376:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800f378:	7dfb      	ldrb	r3, [r7, #23]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d116      	bne.n	800f3ac <create_chain+0x116>
		fs->last_clst = ncl;
 800f37e:	693b      	ldr	r3, [r7, #16]
 800f380:	69fa      	ldr	r2, [r7, #28]
 800f382:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800f384:	693b      	ldr	r3, [r7, #16]
 800f386:	695a      	ldr	r2, [r3, #20]
 800f388:	693b      	ldr	r3, [r7, #16]
 800f38a:	69db      	ldr	r3, [r3, #28]
 800f38c:	3b02      	subs	r3, #2
 800f38e:	429a      	cmp	r2, r3
 800f390:	d804      	bhi.n	800f39c <create_chain+0x106>
 800f392:	693b      	ldr	r3, [r7, #16]
 800f394:	695b      	ldr	r3, [r3, #20]
 800f396:	1e5a      	subs	r2, r3, #1
 800f398:	693b      	ldr	r3, [r7, #16]
 800f39a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800f39c:	693b      	ldr	r3, [r7, #16]
 800f39e:	791b      	ldrb	r3, [r3, #4]
 800f3a0:	f043 0301 	orr.w	r3, r3, #1
 800f3a4:	b2da      	uxtb	r2, r3
 800f3a6:	693b      	ldr	r3, [r7, #16]
 800f3a8:	711a      	strb	r2, [r3, #4]
 800f3aa:	e007      	b.n	800f3bc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800f3ac:	7dfb      	ldrb	r3, [r7, #23]
 800f3ae:	2b01      	cmp	r3, #1
 800f3b0:	d102      	bne.n	800f3b8 <create_chain+0x122>
 800f3b2:	f04f 33ff 	mov.w	r3, #4294967295
 800f3b6:	e000      	b.n	800f3ba <create_chain+0x124>
 800f3b8:	2301      	movs	r3, #1
 800f3ba:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800f3bc:	69fb      	ldr	r3, [r7, #28]
}
 800f3be:	4618      	mov	r0, r3
 800f3c0:	3720      	adds	r7, #32
 800f3c2:	46bd      	mov	sp, r7
 800f3c4:	bd80      	pop	{r7, pc}

0800f3c6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800f3c6:	b480      	push	{r7}
 800f3c8:	b087      	sub	sp, #28
 800f3ca:	af00      	add	r7, sp, #0
 800f3cc:	6078      	str	r0, [r7, #4]
 800f3ce:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f3da:	3304      	adds	r3, #4
 800f3dc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	899b      	ldrh	r3, [r3, #12]
 800f3e2:	461a      	mov	r2, r3
 800f3e4:	683b      	ldr	r3, [r7, #0]
 800f3e6:	fbb3 f3f2 	udiv	r3, r3, r2
 800f3ea:	68fa      	ldr	r2, [r7, #12]
 800f3ec:	8952      	ldrh	r2, [r2, #10]
 800f3ee:	fbb3 f3f2 	udiv	r3, r3, r2
 800f3f2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f3f4:	693b      	ldr	r3, [r7, #16]
 800f3f6:	1d1a      	adds	r2, r3, #4
 800f3f8:	613a      	str	r2, [r7, #16]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f3fe:	68bb      	ldr	r3, [r7, #8]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d101      	bne.n	800f408 <clmt_clust+0x42>
 800f404:	2300      	movs	r3, #0
 800f406:	e010      	b.n	800f42a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800f408:	697a      	ldr	r2, [r7, #20]
 800f40a:	68bb      	ldr	r3, [r7, #8]
 800f40c:	429a      	cmp	r2, r3
 800f40e:	d307      	bcc.n	800f420 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800f410:	697a      	ldr	r2, [r7, #20]
 800f412:	68bb      	ldr	r3, [r7, #8]
 800f414:	1ad3      	subs	r3, r2, r3
 800f416:	617b      	str	r3, [r7, #20]
 800f418:	693b      	ldr	r3, [r7, #16]
 800f41a:	3304      	adds	r3, #4
 800f41c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f41e:	e7e9      	b.n	800f3f4 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800f420:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800f422:	693b      	ldr	r3, [r7, #16]
 800f424:	681a      	ldr	r2, [r3, #0]
 800f426:	697b      	ldr	r3, [r7, #20]
 800f428:	4413      	add	r3, r2
}
 800f42a:	4618      	mov	r0, r3
 800f42c:	371c      	adds	r7, #28
 800f42e:	46bd      	mov	sp, r7
 800f430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f434:	4770      	bx	lr

0800f436 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800f436:	b580      	push	{r7, lr}
 800f438:	b086      	sub	sp, #24
 800f43a:	af00      	add	r7, sp, #0
 800f43c:	6078      	str	r0, [r7, #4]
 800f43e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800f446:	683b      	ldr	r3, [r7, #0]
 800f448:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f44c:	d204      	bcs.n	800f458 <dir_sdi+0x22>
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	f003 031f 	and.w	r3, r3, #31
 800f454:	2b00      	cmp	r3, #0
 800f456:	d001      	beq.n	800f45c <dir_sdi+0x26>
		return FR_INT_ERR;
 800f458:	2302      	movs	r3, #2
 800f45a:	e071      	b.n	800f540 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	683a      	ldr	r2, [r7, #0]
 800f460:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	689b      	ldr	r3, [r3, #8]
 800f466:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800f468:	697b      	ldr	r3, [r7, #20]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d106      	bne.n	800f47c <dir_sdi+0x46>
 800f46e:	693b      	ldr	r3, [r7, #16]
 800f470:	781b      	ldrb	r3, [r3, #0]
 800f472:	2b02      	cmp	r3, #2
 800f474:	d902      	bls.n	800f47c <dir_sdi+0x46>
		clst = fs->dirbase;
 800f476:	693b      	ldr	r3, [r7, #16]
 800f478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f47a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800f47c:	697b      	ldr	r3, [r7, #20]
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d10c      	bne.n	800f49c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	095b      	lsrs	r3, r3, #5
 800f486:	693a      	ldr	r2, [r7, #16]
 800f488:	8912      	ldrh	r2, [r2, #8]
 800f48a:	4293      	cmp	r3, r2
 800f48c:	d301      	bcc.n	800f492 <dir_sdi+0x5c>
 800f48e:	2302      	movs	r3, #2
 800f490:	e056      	b.n	800f540 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800f492:	693b      	ldr	r3, [r7, #16]
 800f494:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	61da      	str	r2, [r3, #28]
 800f49a:	e02d      	b.n	800f4f8 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800f49c:	693b      	ldr	r3, [r7, #16]
 800f49e:	895b      	ldrh	r3, [r3, #10]
 800f4a0:	461a      	mov	r2, r3
 800f4a2:	693b      	ldr	r3, [r7, #16]
 800f4a4:	899b      	ldrh	r3, [r3, #12]
 800f4a6:	fb03 f302 	mul.w	r3, r3, r2
 800f4aa:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f4ac:	e019      	b.n	800f4e2 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	6979      	ldr	r1, [r7, #20]
 800f4b2:	4618      	mov	r0, r3
 800f4b4:	f7ff fca3 	bl	800edfe <get_fat>
 800f4b8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f4ba:	697b      	ldr	r3, [r7, #20]
 800f4bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4c0:	d101      	bne.n	800f4c6 <dir_sdi+0x90>
 800f4c2:	2301      	movs	r3, #1
 800f4c4:	e03c      	b.n	800f540 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800f4c6:	697b      	ldr	r3, [r7, #20]
 800f4c8:	2b01      	cmp	r3, #1
 800f4ca:	d904      	bls.n	800f4d6 <dir_sdi+0xa0>
 800f4cc:	693b      	ldr	r3, [r7, #16]
 800f4ce:	69db      	ldr	r3, [r3, #28]
 800f4d0:	697a      	ldr	r2, [r7, #20]
 800f4d2:	429a      	cmp	r2, r3
 800f4d4:	d301      	bcc.n	800f4da <dir_sdi+0xa4>
 800f4d6:	2302      	movs	r3, #2
 800f4d8:	e032      	b.n	800f540 <dir_sdi+0x10a>
			ofs -= csz;
 800f4da:	683a      	ldr	r2, [r7, #0]
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	1ad3      	subs	r3, r2, r3
 800f4e0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f4e2:	683a      	ldr	r2, [r7, #0]
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	429a      	cmp	r2, r3
 800f4e8:	d2e1      	bcs.n	800f4ae <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800f4ea:	6979      	ldr	r1, [r7, #20]
 800f4ec:	6938      	ldr	r0, [r7, #16]
 800f4ee:	f7ff fc67 	bl	800edc0 <clust2sect>
 800f4f2:	4602      	mov	r2, r0
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	697a      	ldr	r2, [r7, #20]
 800f4fc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	69db      	ldr	r3, [r3, #28]
 800f502:	2b00      	cmp	r3, #0
 800f504:	d101      	bne.n	800f50a <dir_sdi+0xd4>
 800f506:	2302      	movs	r3, #2
 800f508:	e01a      	b.n	800f540 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	69da      	ldr	r2, [r3, #28]
 800f50e:	693b      	ldr	r3, [r7, #16]
 800f510:	899b      	ldrh	r3, [r3, #12]
 800f512:	4619      	mov	r1, r3
 800f514:	683b      	ldr	r3, [r7, #0]
 800f516:	fbb3 f3f1 	udiv	r3, r3, r1
 800f51a:	441a      	add	r2, r3
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800f520:	693b      	ldr	r3, [r7, #16]
 800f522:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f526:	693b      	ldr	r3, [r7, #16]
 800f528:	899b      	ldrh	r3, [r3, #12]
 800f52a:	461a      	mov	r2, r3
 800f52c:	683b      	ldr	r3, [r7, #0]
 800f52e:	fbb3 f0f2 	udiv	r0, r3, r2
 800f532:	fb02 f200 	mul.w	r2, r2, r0
 800f536:	1a9b      	subs	r3, r3, r2
 800f538:	18ca      	adds	r2, r1, r3
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f53e:	2300      	movs	r3, #0
}
 800f540:	4618      	mov	r0, r3
 800f542:	3718      	adds	r7, #24
 800f544:	46bd      	mov	sp, r7
 800f546:	bd80      	pop	{r7, pc}

0800f548 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800f548:	b580      	push	{r7, lr}
 800f54a:	b086      	sub	sp, #24
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
 800f550:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	695b      	ldr	r3, [r3, #20]
 800f55c:	3320      	adds	r3, #32
 800f55e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	69db      	ldr	r3, [r3, #28]
 800f564:	2b00      	cmp	r3, #0
 800f566:	d003      	beq.n	800f570 <dir_next+0x28>
 800f568:	68bb      	ldr	r3, [r7, #8]
 800f56a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f56e:	d301      	bcc.n	800f574 <dir_next+0x2c>
 800f570:	2304      	movs	r3, #4
 800f572:	e0bb      	b.n	800f6ec <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	899b      	ldrh	r3, [r3, #12]
 800f578:	461a      	mov	r2, r3
 800f57a:	68bb      	ldr	r3, [r7, #8]
 800f57c:	fbb3 f1f2 	udiv	r1, r3, r2
 800f580:	fb02 f201 	mul.w	r2, r2, r1
 800f584:	1a9b      	subs	r3, r3, r2
 800f586:	2b00      	cmp	r3, #0
 800f588:	f040 809d 	bne.w	800f6c6 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	69db      	ldr	r3, [r3, #28]
 800f590:	1c5a      	adds	r2, r3, #1
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	699b      	ldr	r3, [r3, #24]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d10b      	bne.n	800f5b6 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800f59e:	68bb      	ldr	r3, [r7, #8]
 800f5a0:	095b      	lsrs	r3, r3, #5
 800f5a2:	68fa      	ldr	r2, [r7, #12]
 800f5a4:	8912      	ldrh	r2, [r2, #8]
 800f5a6:	4293      	cmp	r3, r2
 800f5a8:	f0c0 808d 	bcc.w	800f6c6 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	2200      	movs	r2, #0
 800f5b0:	61da      	str	r2, [r3, #28]
 800f5b2:	2304      	movs	r3, #4
 800f5b4:	e09a      	b.n	800f6ec <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	899b      	ldrh	r3, [r3, #12]
 800f5ba:	461a      	mov	r2, r3
 800f5bc:	68bb      	ldr	r3, [r7, #8]
 800f5be:	fbb3 f3f2 	udiv	r3, r3, r2
 800f5c2:	68fa      	ldr	r2, [r7, #12]
 800f5c4:	8952      	ldrh	r2, [r2, #10]
 800f5c6:	3a01      	subs	r2, #1
 800f5c8:	4013      	ands	r3, r2
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d17b      	bne.n	800f6c6 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800f5ce:	687a      	ldr	r2, [r7, #4]
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	699b      	ldr	r3, [r3, #24]
 800f5d4:	4619      	mov	r1, r3
 800f5d6:	4610      	mov	r0, r2
 800f5d8:	f7ff fc11 	bl	800edfe <get_fat>
 800f5dc:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800f5de:	697b      	ldr	r3, [r7, #20]
 800f5e0:	2b01      	cmp	r3, #1
 800f5e2:	d801      	bhi.n	800f5e8 <dir_next+0xa0>
 800f5e4:	2302      	movs	r3, #2
 800f5e6:	e081      	b.n	800f6ec <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800f5e8:	697b      	ldr	r3, [r7, #20]
 800f5ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5ee:	d101      	bne.n	800f5f4 <dir_next+0xac>
 800f5f0:	2301      	movs	r3, #1
 800f5f2:	e07b      	b.n	800f6ec <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	69db      	ldr	r3, [r3, #28]
 800f5f8:	697a      	ldr	r2, [r7, #20]
 800f5fa:	429a      	cmp	r2, r3
 800f5fc:	d359      	bcc.n	800f6b2 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800f5fe:	683b      	ldr	r3, [r7, #0]
 800f600:	2b00      	cmp	r3, #0
 800f602:	d104      	bne.n	800f60e <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	2200      	movs	r2, #0
 800f608:	61da      	str	r2, [r3, #28]
 800f60a:	2304      	movs	r3, #4
 800f60c:	e06e      	b.n	800f6ec <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800f60e:	687a      	ldr	r2, [r7, #4]
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	699b      	ldr	r3, [r3, #24]
 800f614:	4619      	mov	r1, r3
 800f616:	4610      	mov	r0, r2
 800f618:	f7ff fe3d 	bl	800f296 <create_chain>
 800f61c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800f61e:	697b      	ldr	r3, [r7, #20]
 800f620:	2b00      	cmp	r3, #0
 800f622:	d101      	bne.n	800f628 <dir_next+0xe0>
 800f624:	2307      	movs	r3, #7
 800f626:	e061      	b.n	800f6ec <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800f628:	697b      	ldr	r3, [r7, #20]
 800f62a:	2b01      	cmp	r3, #1
 800f62c:	d101      	bne.n	800f632 <dir_next+0xea>
 800f62e:	2302      	movs	r3, #2
 800f630:	e05c      	b.n	800f6ec <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f632:	697b      	ldr	r3, [r7, #20]
 800f634:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f638:	d101      	bne.n	800f63e <dir_next+0xf6>
 800f63a:	2301      	movs	r3, #1
 800f63c:	e056      	b.n	800f6ec <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800f63e:	68f8      	ldr	r0, [r7, #12]
 800f640:	f7ff fadc 	bl	800ebfc <sync_window>
 800f644:	4603      	mov	r3, r0
 800f646:	2b00      	cmp	r3, #0
 800f648:	d001      	beq.n	800f64e <dir_next+0x106>
 800f64a:	2301      	movs	r3, #1
 800f64c:	e04e      	b.n	800f6ec <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	899b      	ldrh	r3, [r3, #12]
 800f658:	461a      	mov	r2, r3
 800f65a:	2100      	movs	r1, #0
 800f65c:	f7ff f905 	bl	800e86a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f660:	2300      	movs	r3, #0
 800f662:	613b      	str	r3, [r7, #16]
 800f664:	6979      	ldr	r1, [r7, #20]
 800f666:	68f8      	ldr	r0, [r7, #12]
 800f668:	f7ff fbaa 	bl	800edc0 <clust2sect>
 800f66c:	4602      	mov	r2, r0
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	635a      	str	r2, [r3, #52]	; 0x34
 800f672:	e012      	b.n	800f69a <dir_next+0x152>
						fs->wflag = 1;
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	2201      	movs	r2, #1
 800f678:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800f67a:	68f8      	ldr	r0, [r7, #12]
 800f67c:	f7ff fabe 	bl	800ebfc <sync_window>
 800f680:	4603      	mov	r3, r0
 800f682:	2b00      	cmp	r3, #0
 800f684:	d001      	beq.n	800f68a <dir_next+0x142>
 800f686:	2301      	movs	r3, #1
 800f688:	e030      	b.n	800f6ec <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f68a:	693b      	ldr	r3, [r7, #16]
 800f68c:	3301      	adds	r3, #1
 800f68e:	613b      	str	r3, [r7, #16]
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f694:	1c5a      	adds	r2, r3, #1
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	635a      	str	r2, [r3, #52]	; 0x34
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	895b      	ldrh	r3, [r3, #10]
 800f69e:	461a      	mov	r2, r3
 800f6a0:	693b      	ldr	r3, [r7, #16]
 800f6a2:	4293      	cmp	r3, r2
 800f6a4:	d3e6      	bcc.n	800f674 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f6aa:	693b      	ldr	r3, [r7, #16]
 800f6ac:	1ad2      	subs	r2, r2, r3
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	697a      	ldr	r2, [r7, #20]
 800f6b6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800f6b8:	6979      	ldr	r1, [r7, #20]
 800f6ba:	68f8      	ldr	r0, [r7, #12]
 800f6bc:	f7ff fb80 	bl	800edc0 <clust2sect>
 800f6c0:	4602      	mov	r2, r0
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	68ba      	ldr	r2, [r7, #8]
 800f6ca:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	899b      	ldrh	r3, [r3, #12]
 800f6d6:	461a      	mov	r2, r3
 800f6d8:	68bb      	ldr	r3, [r7, #8]
 800f6da:	fbb3 f0f2 	udiv	r0, r3, r2
 800f6de:	fb02 f200 	mul.w	r2, r2, r0
 800f6e2:	1a9b      	subs	r3, r3, r2
 800f6e4:	18ca      	adds	r2, r1, r3
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f6ea:	2300      	movs	r3, #0
}
 800f6ec:	4618      	mov	r0, r3
 800f6ee:	3718      	adds	r7, #24
 800f6f0:	46bd      	mov	sp, r7
 800f6f2:	bd80      	pop	{r7, pc}

0800f6f4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800f6f4:	b580      	push	{r7, lr}
 800f6f6:	b086      	sub	sp, #24
 800f6f8:	af00      	add	r7, sp, #0
 800f6fa:	6078      	str	r0, [r7, #4]
 800f6fc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800f704:	2100      	movs	r1, #0
 800f706:	6878      	ldr	r0, [r7, #4]
 800f708:	f7ff fe95 	bl	800f436 <dir_sdi>
 800f70c:	4603      	mov	r3, r0
 800f70e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f710:	7dfb      	ldrb	r3, [r7, #23]
 800f712:	2b00      	cmp	r3, #0
 800f714:	d12b      	bne.n	800f76e <dir_alloc+0x7a>
		n = 0;
 800f716:	2300      	movs	r3, #0
 800f718:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	69db      	ldr	r3, [r3, #28]
 800f71e:	4619      	mov	r1, r3
 800f720:	68f8      	ldr	r0, [r7, #12]
 800f722:	f7ff faaf 	bl	800ec84 <move_window>
 800f726:	4603      	mov	r3, r0
 800f728:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f72a:	7dfb      	ldrb	r3, [r7, #23]
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d11d      	bne.n	800f76c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	6a1b      	ldr	r3, [r3, #32]
 800f734:	781b      	ldrb	r3, [r3, #0]
 800f736:	2be5      	cmp	r3, #229	; 0xe5
 800f738:	d004      	beq.n	800f744 <dir_alloc+0x50>
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	6a1b      	ldr	r3, [r3, #32]
 800f73e:	781b      	ldrb	r3, [r3, #0]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d107      	bne.n	800f754 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f744:	693b      	ldr	r3, [r7, #16]
 800f746:	3301      	adds	r3, #1
 800f748:	613b      	str	r3, [r7, #16]
 800f74a:	693a      	ldr	r2, [r7, #16]
 800f74c:	683b      	ldr	r3, [r7, #0]
 800f74e:	429a      	cmp	r2, r3
 800f750:	d102      	bne.n	800f758 <dir_alloc+0x64>
 800f752:	e00c      	b.n	800f76e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f754:	2300      	movs	r3, #0
 800f756:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800f758:	2101      	movs	r1, #1
 800f75a:	6878      	ldr	r0, [r7, #4]
 800f75c:	f7ff fef4 	bl	800f548 <dir_next>
 800f760:	4603      	mov	r3, r0
 800f762:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800f764:	7dfb      	ldrb	r3, [r7, #23]
 800f766:	2b00      	cmp	r3, #0
 800f768:	d0d7      	beq.n	800f71a <dir_alloc+0x26>
 800f76a:	e000      	b.n	800f76e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800f76c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f76e:	7dfb      	ldrb	r3, [r7, #23]
 800f770:	2b04      	cmp	r3, #4
 800f772:	d101      	bne.n	800f778 <dir_alloc+0x84>
 800f774:	2307      	movs	r3, #7
 800f776:	75fb      	strb	r3, [r7, #23]
	return res;
 800f778:	7dfb      	ldrb	r3, [r7, #23]
}
 800f77a:	4618      	mov	r0, r3
 800f77c:	3718      	adds	r7, #24
 800f77e:	46bd      	mov	sp, r7
 800f780:	bd80      	pop	{r7, pc}

0800f782 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800f782:	b580      	push	{r7, lr}
 800f784:	b084      	sub	sp, #16
 800f786:	af00      	add	r7, sp, #0
 800f788:	6078      	str	r0, [r7, #4]
 800f78a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800f78c:	683b      	ldr	r3, [r7, #0]
 800f78e:	331a      	adds	r3, #26
 800f790:	4618      	mov	r0, r3
 800f792:	f7fe ffc7 	bl	800e724 <ld_word>
 800f796:	4603      	mov	r3, r0
 800f798:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	781b      	ldrb	r3, [r3, #0]
 800f79e:	2b03      	cmp	r3, #3
 800f7a0:	d109      	bne.n	800f7b6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f7a2:	683b      	ldr	r3, [r7, #0]
 800f7a4:	3314      	adds	r3, #20
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	f7fe ffbc 	bl	800e724 <ld_word>
 800f7ac:	4603      	mov	r3, r0
 800f7ae:	041b      	lsls	r3, r3, #16
 800f7b0:	68fa      	ldr	r2, [r7, #12]
 800f7b2:	4313      	orrs	r3, r2
 800f7b4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800f7b6:	68fb      	ldr	r3, [r7, #12]
}
 800f7b8:	4618      	mov	r0, r3
 800f7ba:	3710      	adds	r7, #16
 800f7bc:	46bd      	mov	sp, r7
 800f7be:	bd80      	pop	{r7, pc}

0800f7c0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800f7c0:	b580      	push	{r7, lr}
 800f7c2:	b084      	sub	sp, #16
 800f7c4:	af00      	add	r7, sp, #0
 800f7c6:	60f8      	str	r0, [r7, #12]
 800f7c8:	60b9      	str	r1, [r7, #8]
 800f7ca:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800f7cc:	68bb      	ldr	r3, [r7, #8]
 800f7ce:	331a      	adds	r3, #26
 800f7d0:	687a      	ldr	r2, [r7, #4]
 800f7d2:	b292      	uxth	r2, r2
 800f7d4:	4611      	mov	r1, r2
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	f7fe ffdf 	bl	800e79a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	781b      	ldrb	r3, [r3, #0]
 800f7e0:	2b03      	cmp	r3, #3
 800f7e2:	d109      	bne.n	800f7f8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800f7e4:	68bb      	ldr	r3, [r7, #8]
 800f7e6:	f103 0214 	add.w	r2, r3, #20
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	0c1b      	lsrs	r3, r3, #16
 800f7ee:	b29b      	uxth	r3, r3
 800f7f0:	4619      	mov	r1, r3
 800f7f2:	4610      	mov	r0, r2
 800f7f4:	f7fe ffd1 	bl	800e79a <st_word>
	}
}
 800f7f8:	bf00      	nop
 800f7fa:	3710      	adds	r7, #16
 800f7fc:	46bd      	mov	sp, r7
 800f7fe:	bd80      	pop	{r7, pc}

0800f800 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800f800:	b580      	push	{r7, lr}
 800f802:	b086      	sub	sp, #24
 800f804:	af00      	add	r7, sp, #0
 800f806:	6078      	str	r0, [r7, #4]
 800f808:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800f80a:	2304      	movs	r3, #4
 800f80c:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800f814:	e03c      	b.n	800f890 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	69db      	ldr	r3, [r3, #28]
 800f81a:	4619      	mov	r1, r3
 800f81c:	6938      	ldr	r0, [r7, #16]
 800f81e:	f7ff fa31 	bl	800ec84 <move_window>
 800f822:	4603      	mov	r3, r0
 800f824:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f826:	7dfb      	ldrb	r3, [r7, #23]
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d136      	bne.n	800f89a <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	6a1b      	ldr	r3, [r3, #32]
 800f830:	781b      	ldrb	r3, [r3, #0]
 800f832:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800f834:	7bfb      	ldrb	r3, [r7, #15]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d102      	bne.n	800f840 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800f83a:	2304      	movs	r3, #4
 800f83c:	75fb      	strb	r3, [r7, #23]
 800f83e:	e031      	b.n	800f8a4 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	6a1b      	ldr	r3, [r3, #32]
 800f844:	330b      	adds	r3, #11
 800f846:	781b      	ldrb	r3, [r3, #0]
 800f848:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f84c:	73bb      	strb	r3, [r7, #14]
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	7bba      	ldrb	r2, [r7, #14]
 800f852:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800f854:	7bfb      	ldrb	r3, [r7, #15]
 800f856:	2be5      	cmp	r3, #229	; 0xe5
 800f858:	d011      	beq.n	800f87e <dir_read+0x7e>
 800f85a:	7bfb      	ldrb	r3, [r7, #15]
 800f85c:	2b2e      	cmp	r3, #46	; 0x2e
 800f85e:	d00e      	beq.n	800f87e <dir_read+0x7e>
 800f860:	7bbb      	ldrb	r3, [r7, #14]
 800f862:	2b0f      	cmp	r3, #15
 800f864:	d00b      	beq.n	800f87e <dir_read+0x7e>
 800f866:	7bbb      	ldrb	r3, [r7, #14]
 800f868:	f023 0320 	bic.w	r3, r3, #32
 800f86c:	2b08      	cmp	r3, #8
 800f86e:	bf0c      	ite	eq
 800f870:	2301      	moveq	r3, #1
 800f872:	2300      	movne	r3, #0
 800f874:	b2db      	uxtb	r3, r3
 800f876:	461a      	mov	r2, r3
 800f878:	683b      	ldr	r3, [r7, #0]
 800f87a:	4293      	cmp	r3, r2
 800f87c:	d00f      	beq.n	800f89e <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800f87e:	2100      	movs	r1, #0
 800f880:	6878      	ldr	r0, [r7, #4]
 800f882:	f7ff fe61 	bl	800f548 <dir_next>
 800f886:	4603      	mov	r3, r0
 800f888:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f88a:	7dfb      	ldrb	r3, [r7, #23]
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d108      	bne.n	800f8a2 <dir_read+0xa2>
	while (dp->sect) {
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	69db      	ldr	r3, [r3, #28]
 800f894:	2b00      	cmp	r3, #0
 800f896:	d1be      	bne.n	800f816 <dir_read+0x16>
 800f898:	e004      	b.n	800f8a4 <dir_read+0xa4>
		if (res != FR_OK) break;
 800f89a:	bf00      	nop
 800f89c:	e002      	b.n	800f8a4 <dir_read+0xa4>
				break;
 800f89e:	bf00      	nop
 800f8a0:	e000      	b.n	800f8a4 <dir_read+0xa4>
		if (res != FR_OK) break;
 800f8a2:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800f8a4:	7dfb      	ldrb	r3, [r7, #23]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d002      	beq.n	800f8b0 <dir_read+0xb0>
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	2200      	movs	r2, #0
 800f8ae:	61da      	str	r2, [r3, #28]
	return res;
 800f8b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8b2:	4618      	mov	r0, r3
 800f8b4:	3718      	adds	r7, #24
 800f8b6:	46bd      	mov	sp, r7
 800f8b8:	bd80      	pop	{r7, pc}

0800f8ba <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800f8ba:	b580      	push	{r7, lr}
 800f8bc:	b086      	sub	sp, #24
 800f8be:	af00      	add	r7, sp, #0
 800f8c0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800f8c8:	2100      	movs	r1, #0
 800f8ca:	6878      	ldr	r0, [r7, #4]
 800f8cc:	f7ff fdb3 	bl	800f436 <dir_sdi>
 800f8d0:	4603      	mov	r3, r0
 800f8d2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800f8d4:	7dfb      	ldrb	r3, [r7, #23]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d001      	beq.n	800f8de <dir_find+0x24>
 800f8da:	7dfb      	ldrb	r3, [r7, #23]
 800f8dc:	e03e      	b.n	800f95c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	69db      	ldr	r3, [r3, #28]
 800f8e2:	4619      	mov	r1, r3
 800f8e4:	6938      	ldr	r0, [r7, #16]
 800f8e6:	f7ff f9cd 	bl	800ec84 <move_window>
 800f8ea:	4603      	mov	r3, r0
 800f8ec:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f8ee:	7dfb      	ldrb	r3, [r7, #23]
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d12f      	bne.n	800f954 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	6a1b      	ldr	r3, [r3, #32]
 800f8f8:	781b      	ldrb	r3, [r3, #0]
 800f8fa:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800f8fc:	7bfb      	ldrb	r3, [r7, #15]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d102      	bne.n	800f908 <dir_find+0x4e>
 800f902:	2304      	movs	r3, #4
 800f904:	75fb      	strb	r3, [r7, #23]
 800f906:	e028      	b.n	800f95a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	6a1b      	ldr	r3, [r3, #32]
 800f90c:	330b      	adds	r3, #11
 800f90e:	781b      	ldrb	r3, [r3, #0]
 800f910:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f914:	b2da      	uxtb	r2, r3
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	6a1b      	ldr	r3, [r3, #32]
 800f91e:	330b      	adds	r3, #11
 800f920:	781b      	ldrb	r3, [r3, #0]
 800f922:	f003 0308 	and.w	r3, r3, #8
 800f926:	2b00      	cmp	r3, #0
 800f928:	d10a      	bne.n	800f940 <dir_find+0x86>
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	6a18      	ldr	r0, [r3, #32]
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	3324      	adds	r3, #36	; 0x24
 800f932:	220b      	movs	r2, #11
 800f934:	4619      	mov	r1, r3
 800f936:	f7fe ffb2 	bl	800e89e <mem_cmp>
 800f93a:	4603      	mov	r3, r0
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d00b      	beq.n	800f958 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800f940:	2100      	movs	r1, #0
 800f942:	6878      	ldr	r0, [r7, #4]
 800f944:	f7ff fe00 	bl	800f548 <dir_next>
 800f948:	4603      	mov	r3, r0
 800f94a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800f94c:	7dfb      	ldrb	r3, [r7, #23]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d0c5      	beq.n	800f8de <dir_find+0x24>
 800f952:	e002      	b.n	800f95a <dir_find+0xa0>
		if (res != FR_OK) break;
 800f954:	bf00      	nop
 800f956:	e000      	b.n	800f95a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f958:	bf00      	nop

	return res;
 800f95a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f95c:	4618      	mov	r0, r3
 800f95e:	3718      	adds	r7, #24
 800f960:	46bd      	mov	sp, r7
 800f962:	bd80      	pop	{r7, pc}

0800f964 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f964:	b580      	push	{r7, lr}
 800f966:	b084      	sub	sp, #16
 800f968:	af00      	add	r7, sp, #0
 800f96a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800f972:	2101      	movs	r1, #1
 800f974:	6878      	ldr	r0, [r7, #4]
 800f976:	f7ff febd 	bl	800f6f4 <dir_alloc>
 800f97a:	4603      	mov	r3, r0
 800f97c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800f97e:	7bfb      	ldrb	r3, [r7, #15]
 800f980:	2b00      	cmp	r3, #0
 800f982:	d11c      	bne.n	800f9be <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	69db      	ldr	r3, [r3, #28]
 800f988:	4619      	mov	r1, r3
 800f98a:	68b8      	ldr	r0, [r7, #8]
 800f98c:	f7ff f97a 	bl	800ec84 <move_window>
 800f990:	4603      	mov	r3, r0
 800f992:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f994:	7bfb      	ldrb	r3, [r7, #15]
 800f996:	2b00      	cmp	r3, #0
 800f998:	d111      	bne.n	800f9be <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	6a1b      	ldr	r3, [r3, #32]
 800f99e:	2220      	movs	r2, #32
 800f9a0:	2100      	movs	r1, #0
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	f7fe ff61 	bl	800e86a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	6a18      	ldr	r0, [r3, #32]
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	3324      	adds	r3, #36	; 0x24
 800f9b0:	220b      	movs	r2, #11
 800f9b2:	4619      	mov	r1, r3
 800f9b4:	f7fe ff38 	bl	800e828 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800f9b8:	68bb      	ldr	r3, [r7, #8]
 800f9ba:	2201      	movs	r2, #1
 800f9bc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800f9be:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	3710      	adds	r7, #16
 800f9c4:	46bd      	mov	sp, r7
 800f9c6:	bd80      	pop	{r7, pc}

0800f9c8 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b084      	sub	sp, #16
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	69db      	ldr	r3, [r3, #28]
 800f9da:	4619      	mov	r1, r3
 800f9dc:	68f8      	ldr	r0, [r7, #12]
 800f9de:	f7ff f951 	bl	800ec84 <move_window>
 800f9e2:	4603      	mov	r3, r0
 800f9e4:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 800f9e6:	7afb      	ldrb	r3, [r7, #11]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d106      	bne.n	800f9fa <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	6a1b      	ldr	r3, [r3, #32]
 800f9f0:	22e5      	movs	r2, #229	; 0xe5
 800f9f2:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	2201      	movs	r2, #1
 800f9f8:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 800f9fa:	7afb      	ldrb	r3, [r7, #11]
}
 800f9fc:	4618      	mov	r0, r3
 800f9fe:	3710      	adds	r7, #16
 800fa00:	46bd      	mov	sp, r7
 800fa02:	bd80      	pop	{r7, pc}

0800fa04 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800fa04:	b580      	push	{r7, lr}
 800fa06:	b088      	sub	sp, #32
 800fa08:	af00      	add	r7, sp, #0
 800fa0a:	6078      	str	r0, [r7, #4]
 800fa0c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800fa0e:	683b      	ldr	r3, [r7, #0]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	60fb      	str	r3, [r7, #12]
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	3324      	adds	r3, #36	; 0x24
 800fa18:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800fa1a:	220b      	movs	r2, #11
 800fa1c:	2120      	movs	r1, #32
 800fa1e:	68b8      	ldr	r0, [r7, #8]
 800fa20:	f7fe ff23 	bl	800e86a <mem_set>
	si = i = 0; ni = 8;
 800fa24:	2300      	movs	r3, #0
 800fa26:	613b      	str	r3, [r7, #16]
 800fa28:	693b      	ldr	r3, [r7, #16]
 800fa2a:	617b      	str	r3, [r7, #20]
 800fa2c:	2308      	movs	r3, #8
 800fa2e:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 800fa30:	68fa      	ldr	r2, [r7, #12]
 800fa32:	697b      	ldr	r3, [r7, #20]
 800fa34:	4413      	add	r3, r2
 800fa36:	781b      	ldrb	r3, [r3, #0]
 800fa38:	2b2e      	cmp	r3, #46	; 0x2e
 800fa3a:	d12f      	bne.n	800fa9c <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 800fa3c:	697b      	ldr	r3, [r7, #20]
 800fa3e:	1c5a      	adds	r2, r3, #1
 800fa40:	617a      	str	r2, [r7, #20]
 800fa42:	68fa      	ldr	r2, [r7, #12]
 800fa44:	4413      	add	r3, r2
 800fa46:	781b      	ldrb	r3, [r3, #0]
 800fa48:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 800fa4a:	7ffb      	ldrb	r3, [r7, #31]
 800fa4c:	2b2e      	cmp	r3, #46	; 0x2e
 800fa4e:	d10a      	bne.n	800fa66 <create_name+0x62>
 800fa50:	697b      	ldr	r3, [r7, #20]
 800fa52:	2b02      	cmp	r3, #2
 800fa54:	d807      	bhi.n	800fa66 <create_name+0x62>
			sfn[i++] = c;
 800fa56:	693b      	ldr	r3, [r7, #16]
 800fa58:	1c5a      	adds	r2, r3, #1
 800fa5a:	613a      	str	r2, [r7, #16]
 800fa5c:	68ba      	ldr	r2, [r7, #8]
 800fa5e:	4413      	add	r3, r2
 800fa60:	7ffa      	ldrb	r2, [r7, #31]
 800fa62:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 800fa64:	e7ea      	b.n	800fa3c <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 800fa66:	7ffb      	ldrb	r3, [r7, #31]
 800fa68:	2b2f      	cmp	r3, #47	; 0x2f
 800fa6a:	d007      	beq.n	800fa7c <create_name+0x78>
 800fa6c:	7ffb      	ldrb	r3, [r7, #31]
 800fa6e:	2b5c      	cmp	r3, #92	; 0x5c
 800fa70:	d004      	beq.n	800fa7c <create_name+0x78>
 800fa72:	7ffb      	ldrb	r3, [r7, #31]
 800fa74:	2b20      	cmp	r3, #32
 800fa76:	d901      	bls.n	800fa7c <create_name+0x78>
 800fa78:	2306      	movs	r3, #6
 800fa7a:	e084      	b.n	800fb86 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 800fa7c:	68fa      	ldr	r2, [r7, #12]
 800fa7e:	697b      	ldr	r3, [r7, #20]
 800fa80:	441a      	add	r2, r3
 800fa82:	683b      	ldr	r3, [r7, #0]
 800fa84:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 800fa86:	7ffb      	ldrb	r3, [r7, #31]
 800fa88:	2b20      	cmp	r3, #32
 800fa8a:	d801      	bhi.n	800fa90 <create_name+0x8c>
 800fa8c:	2224      	movs	r2, #36	; 0x24
 800fa8e:	e000      	b.n	800fa92 <create_name+0x8e>
 800fa90:	2220      	movs	r2, #32
 800fa92:	68bb      	ldr	r3, [r7, #8]
 800fa94:	330b      	adds	r3, #11
 800fa96:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800fa98:	2300      	movs	r3, #0
 800fa9a:	e074      	b.n	800fb86 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800fa9c:	697b      	ldr	r3, [r7, #20]
 800fa9e:	1c5a      	adds	r2, r3, #1
 800faa0:	617a      	str	r2, [r7, #20]
 800faa2:	68fa      	ldr	r2, [r7, #12]
 800faa4:	4413      	add	r3, r2
 800faa6:	781b      	ldrb	r3, [r3, #0]
 800faa8:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800faaa:	7ffb      	ldrb	r3, [r7, #31]
 800faac:	2b20      	cmp	r3, #32
 800faae:	d94e      	bls.n	800fb4e <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800fab0:	7ffb      	ldrb	r3, [r7, #31]
 800fab2:	2b2f      	cmp	r3, #47	; 0x2f
 800fab4:	d006      	beq.n	800fac4 <create_name+0xc0>
 800fab6:	7ffb      	ldrb	r3, [r7, #31]
 800fab8:	2b5c      	cmp	r3, #92	; 0x5c
 800faba:	d110      	bne.n	800fade <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800fabc:	e002      	b.n	800fac4 <create_name+0xc0>
 800fabe:	697b      	ldr	r3, [r7, #20]
 800fac0:	3301      	adds	r3, #1
 800fac2:	617b      	str	r3, [r7, #20]
 800fac4:	68fa      	ldr	r2, [r7, #12]
 800fac6:	697b      	ldr	r3, [r7, #20]
 800fac8:	4413      	add	r3, r2
 800faca:	781b      	ldrb	r3, [r3, #0]
 800facc:	2b2f      	cmp	r3, #47	; 0x2f
 800face:	d0f6      	beq.n	800fabe <create_name+0xba>
 800fad0:	68fa      	ldr	r2, [r7, #12]
 800fad2:	697b      	ldr	r3, [r7, #20]
 800fad4:	4413      	add	r3, r2
 800fad6:	781b      	ldrb	r3, [r3, #0]
 800fad8:	2b5c      	cmp	r3, #92	; 0x5c
 800fada:	d0f0      	beq.n	800fabe <create_name+0xba>
			break;
 800fadc:	e038      	b.n	800fb50 <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800fade:	7ffb      	ldrb	r3, [r7, #31]
 800fae0:	2b2e      	cmp	r3, #46	; 0x2e
 800fae2:	d003      	beq.n	800faec <create_name+0xe8>
 800fae4:	693a      	ldr	r2, [r7, #16]
 800fae6:	69bb      	ldr	r3, [r7, #24]
 800fae8:	429a      	cmp	r2, r3
 800faea:	d30c      	bcc.n	800fb06 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800faec:	69bb      	ldr	r3, [r7, #24]
 800faee:	2b0b      	cmp	r3, #11
 800faf0:	d002      	beq.n	800faf8 <create_name+0xf4>
 800faf2:	7ffb      	ldrb	r3, [r7, #31]
 800faf4:	2b2e      	cmp	r3, #46	; 0x2e
 800faf6:	d001      	beq.n	800fafc <create_name+0xf8>
 800faf8:	2306      	movs	r3, #6
 800fafa:	e044      	b.n	800fb86 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 800fafc:	2308      	movs	r3, #8
 800fafe:	613b      	str	r3, [r7, #16]
 800fb00:	230b      	movs	r3, #11
 800fb02:	61bb      	str	r3, [r7, #24]
			continue;
 800fb04:	e022      	b.n	800fb4c <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 800fb06:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	da04      	bge.n	800fb18 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800fb0e:	7ffb      	ldrb	r3, [r7, #31]
 800fb10:	3b80      	subs	r3, #128	; 0x80
 800fb12:	4a1f      	ldr	r2, [pc, #124]	; (800fb90 <create_name+0x18c>)
 800fb14:	5cd3      	ldrb	r3, [r2, r3]
 800fb16:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800fb18:	7ffb      	ldrb	r3, [r7, #31]
 800fb1a:	4619      	mov	r1, r3
 800fb1c:	481d      	ldr	r0, [pc, #116]	; (800fb94 <create_name+0x190>)
 800fb1e:	f7fe fee5 	bl	800e8ec <chk_chr>
 800fb22:	4603      	mov	r3, r0
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d001      	beq.n	800fb2c <create_name+0x128>
 800fb28:	2306      	movs	r3, #6
 800fb2a:	e02c      	b.n	800fb86 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800fb2c:	7ffb      	ldrb	r3, [r7, #31]
 800fb2e:	2b60      	cmp	r3, #96	; 0x60
 800fb30:	d905      	bls.n	800fb3e <create_name+0x13a>
 800fb32:	7ffb      	ldrb	r3, [r7, #31]
 800fb34:	2b7a      	cmp	r3, #122	; 0x7a
 800fb36:	d802      	bhi.n	800fb3e <create_name+0x13a>
 800fb38:	7ffb      	ldrb	r3, [r7, #31]
 800fb3a:	3b20      	subs	r3, #32
 800fb3c:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800fb3e:	693b      	ldr	r3, [r7, #16]
 800fb40:	1c5a      	adds	r2, r3, #1
 800fb42:	613a      	str	r2, [r7, #16]
 800fb44:	68ba      	ldr	r2, [r7, #8]
 800fb46:	4413      	add	r3, r2
 800fb48:	7ffa      	ldrb	r2, [r7, #31]
 800fb4a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800fb4c:	e7a6      	b.n	800fa9c <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800fb4e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800fb50:	68fa      	ldr	r2, [r7, #12]
 800fb52:	697b      	ldr	r3, [r7, #20]
 800fb54:	441a      	add	r2, r3
 800fb56:	683b      	ldr	r3, [r7, #0]
 800fb58:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800fb5a:	693b      	ldr	r3, [r7, #16]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d101      	bne.n	800fb64 <create_name+0x160>
 800fb60:	2306      	movs	r3, #6
 800fb62:	e010      	b.n	800fb86 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800fb64:	68bb      	ldr	r3, [r7, #8]
 800fb66:	781b      	ldrb	r3, [r3, #0]
 800fb68:	2be5      	cmp	r3, #229	; 0xe5
 800fb6a:	d102      	bne.n	800fb72 <create_name+0x16e>
 800fb6c:	68bb      	ldr	r3, [r7, #8]
 800fb6e:	2205      	movs	r2, #5
 800fb70:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800fb72:	7ffb      	ldrb	r3, [r7, #31]
 800fb74:	2b20      	cmp	r3, #32
 800fb76:	d801      	bhi.n	800fb7c <create_name+0x178>
 800fb78:	2204      	movs	r2, #4
 800fb7a:	e000      	b.n	800fb7e <create_name+0x17a>
 800fb7c:	2200      	movs	r2, #0
 800fb7e:	68bb      	ldr	r3, [r7, #8]
 800fb80:	330b      	adds	r3, #11
 800fb82:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800fb84:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800fb86:	4618      	mov	r0, r3
 800fb88:	3720      	adds	r7, #32
 800fb8a:	46bd      	mov	sp, r7
 800fb8c:	bd80      	pop	{r7, pc}
 800fb8e:	bf00      	nop
 800fb90:	08017c28 	.word	0x08017c28
 800fb94:	08017bd8 	.word	0x08017bd8

0800fb98 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	b086      	sub	sp, #24
 800fb9c:	af00      	add	r7, sp, #0
 800fb9e:	6078      	str	r0, [r7, #4]
 800fba0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800fba6:	693b      	ldr	r3, [r7, #16]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 800fbac:	683b      	ldr	r3, [r7, #0]
 800fbae:	781b      	ldrb	r3, [r3, #0]
 800fbb0:	2b2f      	cmp	r3, #47	; 0x2f
 800fbb2:	d00b      	beq.n	800fbcc <follow_path+0x34>
 800fbb4:	683b      	ldr	r3, [r7, #0]
 800fbb6:	781b      	ldrb	r3, [r3, #0]
 800fbb8:	2b5c      	cmp	r3, #92	; 0x5c
 800fbba:	d007      	beq.n	800fbcc <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 800fbbc:	68fb      	ldr	r3, [r7, #12]
 800fbbe:	699a      	ldr	r2, [r3, #24]
 800fbc0:	693b      	ldr	r3, [r7, #16]
 800fbc2:	609a      	str	r2, [r3, #8]
 800fbc4:	e00d      	b.n	800fbe2 <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800fbc6:	683b      	ldr	r3, [r7, #0]
 800fbc8:	3301      	adds	r3, #1
 800fbca:	603b      	str	r3, [r7, #0]
 800fbcc:	683b      	ldr	r3, [r7, #0]
 800fbce:	781b      	ldrb	r3, [r3, #0]
 800fbd0:	2b2f      	cmp	r3, #47	; 0x2f
 800fbd2:	d0f8      	beq.n	800fbc6 <follow_path+0x2e>
 800fbd4:	683b      	ldr	r3, [r7, #0]
 800fbd6:	781b      	ldrb	r3, [r3, #0]
 800fbd8:	2b5c      	cmp	r3, #92	; 0x5c
 800fbda:	d0f4      	beq.n	800fbc6 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 800fbdc:	693b      	ldr	r3, [r7, #16]
 800fbde:	2200      	movs	r2, #0
 800fbe0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800fbe2:	683b      	ldr	r3, [r7, #0]
 800fbe4:	781b      	ldrb	r3, [r3, #0]
 800fbe6:	2b1f      	cmp	r3, #31
 800fbe8:	d80a      	bhi.n	800fc00 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	2280      	movs	r2, #128	; 0x80
 800fbee:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800fbf2:	2100      	movs	r1, #0
 800fbf4:	6878      	ldr	r0, [r7, #4]
 800fbf6:	f7ff fc1e 	bl	800f436 <dir_sdi>
 800fbfa:	4603      	mov	r3, r0
 800fbfc:	75fb      	strb	r3, [r7, #23]
 800fbfe:	e05b      	b.n	800fcb8 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fc00:	463b      	mov	r3, r7
 800fc02:	4619      	mov	r1, r3
 800fc04:	6878      	ldr	r0, [r7, #4]
 800fc06:	f7ff fefd 	bl	800fa04 <create_name>
 800fc0a:	4603      	mov	r3, r0
 800fc0c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800fc0e:	7dfb      	ldrb	r3, [r7, #23]
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d14c      	bne.n	800fcae <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 800fc14:	6878      	ldr	r0, [r7, #4]
 800fc16:	f7ff fe50 	bl	800f8ba <dir_find>
 800fc1a:	4603      	mov	r3, r0
 800fc1c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fc24:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800fc26:	7dfb      	ldrb	r3, [r7, #23]
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d01b      	beq.n	800fc64 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800fc2c:	7dfb      	ldrb	r3, [r7, #23]
 800fc2e:	2b04      	cmp	r3, #4
 800fc30:	d13f      	bne.n	800fcb2 <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 800fc32:	7afb      	ldrb	r3, [r7, #11]
 800fc34:	f003 0320 	and.w	r3, r3, #32
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d00b      	beq.n	800fc54 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800fc3c:	7afb      	ldrb	r3, [r7, #11]
 800fc3e:	f003 0304 	and.w	r3, r3, #4
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d031      	beq.n	800fcaa <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	2280      	movs	r2, #128	; 0x80
 800fc4a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 800fc4e:	2300      	movs	r3, #0
 800fc50:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 800fc52:	e02e      	b.n	800fcb2 <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800fc54:	7afb      	ldrb	r3, [r7, #11]
 800fc56:	f003 0304 	and.w	r3, r3, #4
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d129      	bne.n	800fcb2 <follow_path+0x11a>
 800fc5e:	2305      	movs	r3, #5
 800fc60:	75fb      	strb	r3, [r7, #23]
				break;
 800fc62:	e026      	b.n	800fcb2 <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fc64:	7afb      	ldrb	r3, [r7, #11]
 800fc66:	f003 0304 	and.w	r3, r3, #4
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d123      	bne.n	800fcb6 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800fc6e:	693b      	ldr	r3, [r7, #16]
 800fc70:	799b      	ldrb	r3, [r3, #6]
 800fc72:	f003 0310 	and.w	r3, r3, #16
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d102      	bne.n	800fc80 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 800fc7a:	2305      	movs	r3, #5
 800fc7c:	75fb      	strb	r3, [r7, #23]
 800fc7e:	e01b      	b.n	800fcb8 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	695b      	ldr	r3, [r3, #20]
 800fc8a:	68fa      	ldr	r2, [r7, #12]
 800fc8c:	8992      	ldrh	r2, [r2, #12]
 800fc8e:	fbb3 f0f2 	udiv	r0, r3, r2
 800fc92:	fb02 f200 	mul.w	r2, r2, r0
 800fc96:	1a9b      	subs	r3, r3, r2
 800fc98:	440b      	add	r3, r1
 800fc9a:	4619      	mov	r1, r3
 800fc9c:	68f8      	ldr	r0, [r7, #12]
 800fc9e:	f7ff fd70 	bl	800f782 <ld_clust>
 800fca2:	4602      	mov	r2, r0
 800fca4:	693b      	ldr	r3, [r7, #16]
 800fca6:	609a      	str	r2, [r3, #8]
 800fca8:	e7aa      	b.n	800fc00 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800fcaa:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fcac:	e7a8      	b.n	800fc00 <follow_path+0x68>
			if (res != FR_OK) break;
 800fcae:	bf00      	nop
 800fcb0:	e002      	b.n	800fcb8 <follow_path+0x120>
				break;
 800fcb2:	bf00      	nop
 800fcb4:	e000      	b.n	800fcb8 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fcb6:	bf00      	nop
			}
		}
	}

	return res;
 800fcb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800fcba:	4618      	mov	r0, r3
 800fcbc:	3718      	adds	r7, #24
 800fcbe:	46bd      	mov	sp, r7
 800fcc0:	bd80      	pop	{r7, pc}

0800fcc2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800fcc2:	b480      	push	{r7}
 800fcc4:	b087      	sub	sp, #28
 800fcc6:	af00      	add	r7, sp, #0
 800fcc8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800fcca:	f04f 33ff 	mov.w	r3, #4294967295
 800fcce:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d031      	beq.n	800fd3c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	617b      	str	r3, [r7, #20]
 800fcde:	e002      	b.n	800fce6 <get_ldnumber+0x24>
 800fce0:	697b      	ldr	r3, [r7, #20]
 800fce2:	3301      	adds	r3, #1
 800fce4:	617b      	str	r3, [r7, #20]
 800fce6:	697b      	ldr	r3, [r7, #20]
 800fce8:	781b      	ldrb	r3, [r3, #0]
 800fcea:	2b20      	cmp	r3, #32
 800fcec:	d903      	bls.n	800fcf6 <get_ldnumber+0x34>
 800fcee:	697b      	ldr	r3, [r7, #20]
 800fcf0:	781b      	ldrb	r3, [r3, #0]
 800fcf2:	2b3a      	cmp	r3, #58	; 0x3a
 800fcf4:	d1f4      	bne.n	800fce0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800fcf6:	697b      	ldr	r3, [r7, #20]
 800fcf8:	781b      	ldrb	r3, [r3, #0]
 800fcfa:	2b3a      	cmp	r3, #58	; 0x3a
 800fcfc:	d11c      	bne.n	800fd38 <get_ldnumber+0x76>
			tp = *path;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	1c5a      	adds	r2, r3, #1
 800fd08:	60fa      	str	r2, [r7, #12]
 800fd0a:	781b      	ldrb	r3, [r3, #0]
 800fd0c:	3b30      	subs	r3, #48	; 0x30
 800fd0e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800fd10:	68bb      	ldr	r3, [r7, #8]
 800fd12:	2b09      	cmp	r3, #9
 800fd14:	d80e      	bhi.n	800fd34 <get_ldnumber+0x72>
 800fd16:	68fa      	ldr	r2, [r7, #12]
 800fd18:	697b      	ldr	r3, [r7, #20]
 800fd1a:	429a      	cmp	r2, r3
 800fd1c:	d10a      	bne.n	800fd34 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800fd1e:	68bb      	ldr	r3, [r7, #8]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d107      	bne.n	800fd34 <get_ldnumber+0x72>
					vol = (int)i;
 800fd24:	68bb      	ldr	r3, [r7, #8]
 800fd26:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800fd28:	697b      	ldr	r3, [r7, #20]
 800fd2a:	3301      	adds	r3, #1
 800fd2c:	617b      	str	r3, [r7, #20]
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	697a      	ldr	r2, [r7, #20]
 800fd32:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800fd34:	693b      	ldr	r3, [r7, #16]
 800fd36:	e002      	b.n	800fd3e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800fd38:	2300      	movs	r3, #0
 800fd3a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800fd3c:	693b      	ldr	r3, [r7, #16]
}
 800fd3e:	4618      	mov	r0, r3
 800fd40:	371c      	adds	r7, #28
 800fd42:	46bd      	mov	sp, r7
 800fd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd48:	4770      	bx	lr
	...

0800fd4c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800fd4c:	b580      	push	{r7, lr}
 800fd4e:	b082      	sub	sp, #8
 800fd50:	af00      	add	r7, sp, #0
 800fd52:	6078      	str	r0, [r7, #4]
 800fd54:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	2200      	movs	r2, #0
 800fd5a:	70da      	strb	r2, [r3, #3]
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	f04f 32ff 	mov.w	r2, #4294967295
 800fd62:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800fd64:	6839      	ldr	r1, [r7, #0]
 800fd66:	6878      	ldr	r0, [r7, #4]
 800fd68:	f7fe ff8c 	bl	800ec84 <move_window>
 800fd6c:	4603      	mov	r3, r0
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d001      	beq.n	800fd76 <check_fs+0x2a>
 800fd72:	2304      	movs	r3, #4
 800fd74:	e038      	b.n	800fde8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	3338      	adds	r3, #56	; 0x38
 800fd7a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fd7e:	4618      	mov	r0, r3
 800fd80:	f7fe fcd0 	bl	800e724 <ld_word>
 800fd84:	4603      	mov	r3, r0
 800fd86:	461a      	mov	r2, r3
 800fd88:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800fd8c:	429a      	cmp	r2, r3
 800fd8e:	d001      	beq.n	800fd94 <check_fs+0x48>
 800fd90:	2303      	movs	r3, #3
 800fd92:	e029      	b.n	800fde8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fd9a:	2be9      	cmp	r3, #233	; 0xe9
 800fd9c:	d009      	beq.n	800fdb2 <check_fs+0x66>
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fda4:	2beb      	cmp	r3, #235	; 0xeb
 800fda6:	d11e      	bne.n	800fde6 <check_fs+0x9a>
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800fdae:	2b90      	cmp	r3, #144	; 0x90
 800fdb0:	d119      	bne.n	800fde6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	3338      	adds	r3, #56	; 0x38
 800fdb6:	3336      	adds	r3, #54	; 0x36
 800fdb8:	4618      	mov	r0, r3
 800fdba:	f7fe fccb 	bl	800e754 <ld_dword>
 800fdbe:	4603      	mov	r3, r0
 800fdc0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800fdc4:	4a0a      	ldr	r2, [pc, #40]	; (800fdf0 <check_fs+0xa4>)
 800fdc6:	4293      	cmp	r3, r2
 800fdc8:	d101      	bne.n	800fdce <check_fs+0x82>
 800fdca:	2300      	movs	r3, #0
 800fdcc:	e00c      	b.n	800fde8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	3338      	adds	r3, #56	; 0x38
 800fdd2:	3352      	adds	r3, #82	; 0x52
 800fdd4:	4618      	mov	r0, r3
 800fdd6:	f7fe fcbd 	bl	800e754 <ld_dword>
 800fdda:	4602      	mov	r2, r0
 800fddc:	4b05      	ldr	r3, [pc, #20]	; (800fdf4 <check_fs+0xa8>)
 800fdde:	429a      	cmp	r2, r3
 800fde0:	d101      	bne.n	800fde6 <check_fs+0x9a>
 800fde2:	2300      	movs	r3, #0
 800fde4:	e000      	b.n	800fde8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800fde6:	2302      	movs	r3, #2
}
 800fde8:	4618      	mov	r0, r3
 800fdea:	3708      	adds	r7, #8
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd80      	pop	{r7, pc}
 800fdf0:	00544146 	.word	0x00544146
 800fdf4:	33544146 	.word	0x33544146

0800fdf8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b096      	sub	sp, #88	; 0x58
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	60f8      	str	r0, [r7, #12]
 800fe00:	60b9      	str	r1, [r7, #8]
 800fe02:	4613      	mov	r3, r2
 800fe04:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800fe06:	68bb      	ldr	r3, [r7, #8]
 800fe08:	2200      	movs	r2, #0
 800fe0a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800fe0c:	68f8      	ldr	r0, [r7, #12]
 800fe0e:	f7ff ff58 	bl	800fcc2 <get_ldnumber>
 800fe12:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800fe14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	da01      	bge.n	800fe1e <find_volume+0x26>
 800fe1a:	230b      	movs	r3, #11
 800fe1c:	e268      	b.n	80102f0 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800fe1e:	4ab0      	ldr	r2, [pc, #704]	; (80100e0 <find_volume+0x2e8>)
 800fe20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fe26:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800fe28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d101      	bne.n	800fe32 <find_volume+0x3a>
 800fe2e:	230c      	movs	r3, #12
 800fe30:	e25e      	b.n	80102f0 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800fe32:	68bb      	ldr	r3, [r7, #8]
 800fe34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fe36:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800fe38:	79fb      	ldrb	r3, [r7, #7]
 800fe3a:	f023 0301 	bic.w	r3, r3, #1
 800fe3e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800fe40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe42:	781b      	ldrb	r3, [r3, #0]
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d01a      	beq.n	800fe7e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800fe48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe4a:	785b      	ldrb	r3, [r3, #1]
 800fe4c:	4618      	mov	r0, r3
 800fe4e:	f7fe fbcb 	bl	800e5e8 <disk_status>
 800fe52:	4603      	mov	r3, r0
 800fe54:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800fe58:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fe5c:	f003 0301 	and.w	r3, r3, #1
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	d10c      	bne.n	800fe7e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800fe64:	79fb      	ldrb	r3, [r7, #7]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d007      	beq.n	800fe7a <find_volume+0x82>
 800fe6a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fe6e:	f003 0304 	and.w	r3, r3, #4
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d001      	beq.n	800fe7a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800fe76:	230a      	movs	r3, #10
 800fe78:	e23a      	b.n	80102f0 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 800fe7a:	2300      	movs	r3, #0
 800fe7c:	e238      	b.n	80102f0 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800fe7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe80:	2200      	movs	r2, #0
 800fe82:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800fe84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe86:	b2da      	uxtb	r2, r3
 800fe88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe8a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800fe8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe8e:	785b      	ldrb	r3, [r3, #1]
 800fe90:	4618      	mov	r0, r3
 800fe92:	f7fe fbc3 	bl	800e61c <disk_initialize>
 800fe96:	4603      	mov	r3, r0
 800fe98:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800fe9c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fea0:	f003 0301 	and.w	r3, r3, #1
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d001      	beq.n	800feac <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800fea8:	2303      	movs	r3, #3
 800feaa:	e221      	b.n	80102f0 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800feac:	79fb      	ldrb	r3, [r7, #7]
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d007      	beq.n	800fec2 <find_volume+0xca>
 800feb2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800feb6:	f003 0304 	and.w	r3, r3, #4
 800feba:	2b00      	cmp	r3, #0
 800febc:	d001      	beq.n	800fec2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800febe:	230a      	movs	r3, #10
 800fec0:	e216      	b.n	80102f0 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800fec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fec4:	7858      	ldrb	r0, [r3, #1]
 800fec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fec8:	330c      	adds	r3, #12
 800feca:	461a      	mov	r2, r3
 800fecc:	2102      	movs	r1, #2
 800fece:	f7fe fc0b 	bl	800e6e8 <disk_ioctl>
 800fed2:	4603      	mov	r3, r0
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d001      	beq.n	800fedc <find_volume+0xe4>
 800fed8:	2301      	movs	r3, #1
 800feda:	e209      	b.n	80102f0 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800fedc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fede:	899b      	ldrh	r3, [r3, #12]
 800fee0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fee4:	d80d      	bhi.n	800ff02 <find_volume+0x10a>
 800fee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fee8:	899b      	ldrh	r3, [r3, #12]
 800feea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800feee:	d308      	bcc.n	800ff02 <find_volume+0x10a>
 800fef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fef2:	899b      	ldrh	r3, [r3, #12]
 800fef4:	461a      	mov	r2, r3
 800fef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fef8:	899b      	ldrh	r3, [r3, #12]
 800fefa:	3b01      	subs	r3, #1
 800fefc:	4013      	ands	r3, r2
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d001      	beq.n	800ff06 <find_volume+0x10e>
 800ff02:	2301      	movs	r3, #1
 800ff04:	e1f4      	b.n	80102f0 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ff06:	2300      	movs	r3, #0
 800ff08:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ff0a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ff0c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ff0e:	f7ff ff1d 	bl	800fd4c <check_fs>
 800ff12:	4603      	mov	r3, r0
 800ff14:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800ff18:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ff1c:	2b02      	cmp	r3, #2
 800ff1e:	d14b      	bne.n	800ffb8 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ff20:	2300      	movs	r3, #0
 800ff22:	643b      	str	r3, [r7, #64]	; 0x40
 800ff24:	e01f      	b.n	800ff66 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800ff26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff28:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800ff2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff2e:	011b      	lsls	r3, r3, #4
 800ff30:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800ff34:	4413      	add	r3, r2
 800ff36:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800ff38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff3a:	3304      	adds	r3, #4
 800ff3c:	781b      	ldrb	r3, [r3, #0]
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d006      	beq.n	800ff50 <find_volume+0x158>
 800ff42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff44:	3308      	adds	r3, #8
 800ff46:	4618      	mov	r0, r3
 800ff48:	f7fe fc04 	bl	800e754 <ld_dword>
 800ff4c:	4602      	mov	r2, r0
 800ff4e:	e000      	b.n	800ff52 <find_volume+0x15a>
 800ff50:	2200      	movs	r2, #0
 800ff52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff54:	009b      	lsls	r3, r3, #2
 800ff56:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800ff5a:	440b      	add	r3, r1
 800ff5c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ff60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff62:	3301      	adds	r3, #1
 800ff64:	643b      	str	r3, [r7, #64]	; 0x40
 800ff66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff68:	2b03      	cmp	r3, #3
 800ff6a:	d9dc      	bls.n	800ff26 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800ff6c:	2300      	movs	r3, #0
 800ff6e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800ff70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d002      	beq.n	800ff7c <find_volume+0x184>
 800ff76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff78:	3b01      	subs	r3, #1
 800ff7a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800ff7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff7e:	009b      	lsls	r3, r3, #2
 800ff80:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800ff84:	4413      	add	r3, r2
 800ff86:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800ff8a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800ff8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d005      	beq.n	800ff9e <find_volume+0x1a6>
 800ff92:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ff94:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ff96:	f7ff fed9 	bl	800fd4c <check_fs>
 800ff9a:	4603      	mov	r3, r0
 800ff9c:	e000      	b.n	800ffa0 <find_volume+0x1a8>
 800ff9e:	2303      	movs	r3, #3
 800ffa0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800ffa4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ffa8:	2b01      	cmp	r3, #1
 800ffaa:	d905      	bls.n	800ffb8 <find_volume+0x1c0>
 800ffac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ffae:	3301      	adds	r3, #1
 800ffb0:	643b      	str	r3, [r7, #64]	; 0x40
 800ffb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ffb4:	2b03      	cmp	r3, #3
 800ffb6:	d9e1      	bls.n	800ff7c <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800ffb8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ffbc:	2b04      	cmp	r3, #4
 800ffbe:	d101      	bne.n	800ffc4 <find_volume+0x1cc>
 800ffc0:	2301      	movs	r3, #1
 800ffc2:	e195      	b.n	80102f0 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800ffc4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ffc8:	2b01      	cmp	r3, #1
 800ffca:	d901      	bls.n	800ffd0 <find_volume+0x1d8>
 800ffcc:	230d      	movs	r3, #13
 800ffce:	e18f      	b.n	80102f0 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ffd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffd2:	3338      	adds	r3, #56	; 0x38
 800ffd4:	330b      	adds	r3, #11
 800ffd6:	4618      	mov	r0, r3
 800ffd8:	f7fe fba4 	bl	800e724 <ld_word>
 800ffdc:	4603      	mov	r3, r0
 800ffde:	461a      	mov	r2, r3
 800ffe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffe2:	899b      	ldrh	r3, [r3, #12]
 800ffe4:	429a      	cmp	r2, r3
 800ffe6:	d001      	beq.n	800ffec <find_volume+0x1f4>
 800ffe8:	230d      	movs	r3, #13
 800ffea:	e181      	b.n	80102f0 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ffec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffee:	3338      	adds	r3, #56	; 0x38
 800fff0:	3316      	adds	r3, #22
 800fff2:	4618      	mov	r0, r3
 800fff4:	f7fe fb96 	bl	800e724 <ld_word>
 800fff8:	4603      	mov	r3, r0
 800fffa:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800fffc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d106      	bne.n	8010010 <find_volume+0x218>
 8010002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010004:	3338      	adds	r3, #56	; 0x38
 8010006:	3324      	adds	r3, #36	; 0x24
 8010008:	4618      	mov	r0, r3
 801000a:	f7fe fba3 	bl	800e754 <ld_dword>
 801000e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8010010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010012:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010014:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8010016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010018:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 801001c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801001e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010022:	789b      	ldrb	r3, [r3, #2]
 8010024:	2b01      	cmp	r3, #1
 8010026:	d005      	beq.n	8010034 <find_volume+0x23c>
 8010028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801002a:	789b      	ldrb	r3, [r3, #2]
 801002c:	2b02      	cmp	r3, #2
 801002e:	d001      	beq.n	8010034 <find_volume+0x23c>
 8010030:	230d      	movs	r3, #13
 8010032:	e15d      	b.n	80102f0 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8010034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010036:	789b      	ldrb	r3, [r3, #2]
 8010038:	461a      	mov	r2, r3
 801003a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801003c:	fb02 f303 	mul.w	r3, r2, r3
 8010040:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8010042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010044:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010048:	b29a      	uxth	r2, r3
 801004a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801004c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801004e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010050:	895b      	ldrh	r3, [r3, #10]
 8010052:	2b00      	cmp	r3, #0
 8010054:	d008      	beq.n	8010068 <find_volume+0x270>
 8010056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010058:	895b      	ldrh	r3, [r3, #10]
 801005a:	461a      	mov	r2, r3
 801005c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801005e:	895b      	ldrh	r3, [r3, #10]
 8010060:	3b01      	subs	r3, #1
 8010062:	4013      	ands	r3, r2
 8010064:	2b00      	cmp	r3, #0
 8010066:	d001      	beq.n	801006c <find_volume+0x274>
 8010068:	230d      	movs	r3, #13
 801006a:	e141      	b.n	80102f0 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801006c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801006e:	3338      	adds	r3, #56	; 0x38
 8010070:	3311      	adds	r3, #17
 8010072:	4618      	mov	r0, r3
 8010074:	f7fe fb56 	bl	800e724 <ld_word>
 8010078:	4603      	mov	r3, r0
 801007a:	461a      	mov	r2, r3
 801007c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801007e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010082:	891b      	ldrh	r3, [r3, #8]
 8010084:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010086:	8992      	ldrh	r2, [r2, #12]
 8010088:	0952      	lsrs	r2, r2, #5
 801008a:	b292      	uxth	r2, r2
 801008c:	fbb3 f1f2 	udiv	r1, r3, r2
 8010090:	fb02 f201 	mul.w	r2, r2, r1
 8010094:	1a9b      	subs	r3, r3, r2
 8010096:	b29b      	uxth	r3, r3
 8010098:	2b00      	cmp	r3, #0
 801009a:	d001      	beq.n	80100a0 <find_volume+0x2a8>
 801009c:	230d      	movs	r3, #13
 801009e:	e127      	b.n	80102f0 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80100a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100a2:	3338      	adds	r3, #56	; 0x38
 80100a4:	3313      	adds	r3, #19
 80100a6:	4618      	mov	r0, r3
 80100a8:	f7fe fb3c 	bl	800e724 <ld_word>
 80100ac:	4603      	mov	r3, r0
 80100ae:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80100b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d106      	bne.n	80100c4 <find_volume+0x2cc>
 80100b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100b8:	3338      	adds	r3, #56	; 0x38
 80100ba:	3320      	adds	r3, #32
 80100bc:	4618      	mov	r0, r3
 80100be:	f7fe fb49 	bl	800e754 <ld_dword>
 80100c2:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80100c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100c6:	3338      	adds	r3, #56	; 0x38
 80100c8:	330e      	adds	r3, #14
 80100ca:	4618      	mov	r0, r3
 80100cc:	f7fe fb2a 	bl	800e724 <ld_word>
 80100d0:	4603      	mov	r3, r0
 80100d2:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80100d4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d104      	bne.n	80100e4 <find_volume+0x2ec>
 80100da:	230d      	movs	r3, #13
 80100dc:	e108      	b.n	80102f0 <find_volume+0x4f8>
 80100de:	bf00      	nop
 80100e0:	2002b124 	.word	0x2002b124

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80100e4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80100e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80100e8:	4413      	add	r3, r2
 80100ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80100ec:	8911      	ldrh	r1, [r2, #8]
 80100ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80100f0:	8992      	ldrh	r2, [r2, #12]
 80100f2:	0952      	lsrs	r2, r2, #5
 80100f4:	b292      	uxth	r2, r2
 80100f6:	fbb1 f2f2 	udiv	r2, r1, r2
 80100fa:	b292      	uxth	r2, r2
 80100fc:	4413      	add	r3, r2
 80100fe:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8010100:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010104:	429a      	cmp	r2, r3
 8010106:	d201      	bcs.n	801010c <find_volume+0x314>
 8010108:	230d      	movs	r3, #13
 801010a:	e0f1      	b.n	80102f0 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801010c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801010e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010110:	1ad3      	subs	r3, r2, r3
 8010112:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010114:	8952      	ldrh	r2, [r2, #10]
 8010116:	fbb3 f3f2 	udiv	r3, r3, r2
 801011a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801011c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801011e:	2b00      	cmp	r3, #0
 8010120:	d101      	bne.n	8010126 <find_volume+0x32e>
 8010122:	230d      	movs	r3, #13
 8010124:	e0e4      	b.n	80102f0 <find_volume+0x4f8>
		fmt = FS_FAT32;
 8010126:	2303      	movs	r3, #3
 8010128:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801012c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801012e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010132:	4293      	cmp	r3, r2
 8010134:	d802      	bhi.n	801013c <find_volume+0x344>
 8010136:	2302      	movs	r3, #2
 8010138:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801013c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801013e:	f640 72f5 	movw	r2, #4085	; 0xff5
 8010142:	4293      	cmp	r3, r2
 8010144:	d802      	bhi.n	801014c <find_volume+0x354>
 8010146:	2301      	movs	r3, #1
 8010148:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801014c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801014e:	1c9a      	adds	r2, r3, #2
 8010150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010152:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8010154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010156:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010158:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801015a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801015c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801015e:	441a      	add	r2, r3
 8010160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010162:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8010164:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010168:	441a      	add	r2, r3
 801016a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801016c:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 801016e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010172:	2b03      	cmp	r3, #3
 8010174:	d11e      	bne.n	80101b4 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8010176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010178:	3338      	adds	r3, #56	; 0x38
 801017a:	332a      	adds	r3, #42	; 0x2a
 801017c:	4618      	mov	r0, r3
 801017e:	f7fe fad1 	bl	800e724 <ld_word>
 8010182:	4603      	mov	r3, r0
 8010184:	2b00      	cmp	r3, #0
 8010186:	d001      	beq.n	801018c <find_volume+0x394>
 8010188:	230d      	movs	r3, #13
 801018a:	e0b1      	b.n	80102f0 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801018c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801018e:	891b      	ldrh	r3, [r3, #8]
 8010190:	2b00      	cmp	r3, #0
 8010192:	d001      	beq.n	8010198 <find_volume+0x3a0>
 8010194:	230d      	movs	r3, #13
 8010196:	e0ab      	b.n	80102f0 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8010198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801019a:	3338      	adds	r3, #56	; 0x38
 801019c:	332c      	adds	r3, #44	; 0x2c
 801019e:	4618      	mov	r0, r3
 80101a0:	f7fe fad8 	bl	800e754 <ld_dword>
 80101a4:	4602      	mov	r2, r0
 80101a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101a8:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80101aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101ac:	69db      	ldr	r3, [r3, #28]
 80101ae:	009b      	lsls	r3, r3, #2
 80101b0:	647b      	str	r3, [r7, #68]	; 0x44
 80101b2:	e01f      	b.n	80101f4 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80101b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101b6:	891b      	ldrh	r3, [r3, #8]
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d101      	bne.n	80101c0 <find_volume+0x3c8>
 80101bc:	230d      	movs	r3, #13
 80101be:	e097      	b.n	80102f0 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80101c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80101c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80101c6:	441a      	add	r2, r3
 80101c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101ca:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80101cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80101d0:	2b02      	cmp	r3, #2
 80101d2:	d103      	bne.n	80101dc <find_volume+0x3e4>
 80101d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101d6:	69db      	ldr	r3, [r3, #28]
 80101d8:	005b      	lsls	r3, r3, #1
 80101da:	e00a      	b.n	80101f2 <find_volume+0x3fa>
 80101dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101de:	69da      	ldr	r2, [r3, #28]
 80101e0:	4613      	mov	r3, r2
 80101e2:	005b      	lsls	r3, r3, #1
 80101e4:	4413      	add	r3, r2
 80101e6:	085a      	lsrs	r2, r3, #1
 80101e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101ea:	69db      	ldr	r3, [r3, #28]
 80101ec:	f003 0301 	and.w	r3, r3, #1
 80101f0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80101f2:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80101f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101f6:	6a1a      	ldr	r2, [r3, #32]
 80101f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101fa:	899b      	ldrh	r3, [r3, #12]
 80101fc:	4619      	mov	r1, r3
 80101fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010200:	440b      	add	r3, r1
 8010202:	3b01      	subs	r3, #1
 8010204:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010206:	8989      	ldrh	r1, [r1, #12]
 8010208:	fbb3 f3f1 	udiv	r3, r3, r1
 801020c:	429a      	cmp	r2, r3
 801020e:	d201      	bcs.n	8010214 <find_volume+0x41c>
 8010210:	230d      	movs	r3, #13
 8010212:	e06d      	b.n	80102f0 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8010214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010216:	f04f 32ff 	mov.w	r2, #4294967295
 801021a:	615a      	str	r2, [r3, #20]
 801021c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801021e:	695a      	ldr	r2, [r3, #20]
 8010220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010222:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8010224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010226:	2280      	movs	r2, #128	; 0x80
 8010228:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801022a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801022e:	2b03      	cmp	r3, #3
 8010230:	d149      	bne.n	80102c6 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010234:	3338      	adds	r3, #56	; 0x38
 8010236:	3330      	adds	r3, #48	; 0x30
 8010238:	4618      	mov	r0, r3
 801023a:	f7fe fa73 	bl	800e724 <ld_word>
 801023e:	4603      	mov	r3, r0
 8010240:	2b01      	cmp	r3, #1
 8010242:	d140      	bne.n	80102c6 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010244:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010246:	3301      	adds	r3, #1
 8010248:	4619      	mov	r1, r3
 801024a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801024c:	f7fe fd1a 	bl	800ec84 <move_window>
 8010250:	4603      	mov	r3, r0
 8010252:	2b00      	cmp	r3, #0
 8010254:	d137      	bne.n	80102c6 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8010256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010258:	2200      	movs	r2, #0
 801025a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801025c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801025e:	3338      	adds	r3, #56	; 0x38
 8010260:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010264:	4618      	mov	r0, r3
 8010266:	f7fe fa5d 	bl	800e724 <ld_word>
 801026a:	4603      	mov	r3, r0
 801026c:	461a      	mov	r2, r3
 801026e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010272:	429a      	cmp	r2, r3
 8010274:	d127      	bne.n	80102c6 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8010276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010278:	3338      	adds	r3, #56	; 0x38
 801027a:	4618      	mov	r0, r3
 801027c:	f7fe fa6a 	bl	800e754 <ld_dword>
 8010280:	4602      	mov	r2, r0
 8010282:	4b1d      	ldr	r3, [pc, #116]	; (80102f8 <find_volume+0x500>)
 8010284:	429a      	cmp	r2, r3
 8010286:	d11e      	bne.n	80102c6 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8010288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801028a:	3338      	adds	r3, #56	; 0x38
 801028c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010290:	4618      	mov	r0, r3
 8010292:	f7fe fa5f 	bl	800e754 <ld_dword>
 8010296:	4602      	mov	r2, r0
 8010298:	4b18      	ldr	r3, [pc, #96]	; (80102fc <find_volume+0x504>)
 801029a:	429a      	cmp	r2, r3
 801029c:	d113      	bne.n	80102c6 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801029e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102a0:	3338      	adds	r3, #56	; 0x38
 80102a2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80102a6:	4618      	mov	r0, r3
 80102a8:	f7fe fa54 	bl	800e754 <ld_dword>
 80102ac:	4602      	mov	r2, r0
 80102ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102b0:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80102b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102b4:	3338      	adds	r3, #56	; 0x38
 80102b6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80102ba:	4618      	mov	r0, r3
 80102bc:	f7fe fa4a 	bl	800e754 <ld_dword>
 80102c0:	4602      	mov	r2, r0
 80102c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102c4:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80102c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102c8:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80102cc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80102ce:	4b0c      	ldr	r3, [pc, #48]	; (8010300 <find_volume+0x508>)
 80102d0:	881b      	ldrh	r3, [r3, #0]
 80102d2:	3301      	adds	r3, #1
 80102d4:	b29a      	uxth	r2, r3
 80102d6:	4b0a      	ldr	r3, [pc, #40]	; (8010300 <find_volume+0x508>)
 80102d8:	801a      	strh	r2, [r3, #0]
 80102da:	4b09      	ldr	r3, [pc, #36]	; (8010300 <find_volume+0x508>)
 80102dc:	881a      	ldrh	r2, [r3, #0]
 80102de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102e0:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 80102e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102e4:	2200      	movs	r2, #0
 80102e6:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80102e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80102ea:	f7fe fc63 	bl	800ebb4 <clear_lock>
#endif
	return FR_OK;
 80102ee:	2300      	movs	r3, #0
}
 80102f0:	4618      	mov	r0, r3
 80102f2:	3758      	adds	r7, #88	; 0x58
 80102f4:	46bd      	mov	sp, r7
 80102f6:	bd80      	pop	{r7, pc}
 80102f8:	41615252 	.word	0x41615252
 80102fc:	61417272 	.word	0x61417272
 8010300:	2002b128 	.word	0x2002b128

08010304 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8010304:	b580      	push	{r7, lr}
 8010306:	b084      	sub	sp, #16
 8010308:	af00      	add	r7, sp, #0
 801030a:	6078      	str	r0, [r7, #4]
 801030c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801030e:	2309      	movs	r3, #9
 8010310:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	2b00      	cmp	r3, #0
 8010316:	d01c      	beq.n	8010352 <validate+0x4e>
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	2b00      	cmp	r3, #0
 801031e:	d018      	beq.n	8010352 <validate+0x4e>
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	781b      	ldrb	r3, [r3, #0]
 8010326:	2b00      	cmp	r3, #0
 8010328:	d013      	beq.n	8010352 <validate+0x4e>
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	889a      	ldrh	r2, [r3, #4]
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	88db      	ldrh	r3, [r3, #6]
 8010334:	429a      	cmp	r2, r3
 8010336:	d10c      	bne.n	8010352 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	785b      	ldrb	r3, [r3, #1]
 801033e:	4618      	mov	r0, r3
 8010340:	f7fe f952 	bl	800e5e8 <disk_status>
 8010344:	4603      	mov	r3, r0
 8010346:	f003 0301 	and.w	r3, r3, #1
 801034a:	2b00      	cmp	r3, #0
 801034c:	d101      	bne.n	8010352 <validate+0x4e>
			res = FR_OK;
 801034e:	2300      	movs	r3, #0
 8010350:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8010352:	7bfb      	ldrb	r3, [r7, #15]
 8010354:	2b00      	cmp	r3, #0
 8010356:	d102      	bne.n	801035e <validate+0x5a>
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	e000      	b.n	8010360 <validate+0x5c>
 801035e:	2300      	movs	r3, #0
 8010360:	683a      	ldr	r2, [r7, #0]
 8010362:	6013      	str	r3, [r2, #0]
	return res;
 8010364:	7bfb      	ldrb	r3, [r7, #15]
}
 8010366:	4618      	mov	r0, r3
 8010368:	3710      	adds	r7, #16
 801036a:	46bd      	mov	sp, r7
 801036c:	bd80      	pop	{r7, pc}
	...

08010370 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010370:	b580      	push	{r7, lr}
 8010372:	b088      	sub	sp, #32
 8010374:	af00      	add	r7, sp, #0
 8010376:	60f8      	str	r0, [r7, #12]
 8010378:	60b9      	str	r1, [r7, #8]
 801037a:	4613      	mov	r3, r2
 801037c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801037e:	68bb      	ldr	r3, [r7, #8]
 8010380:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8010382:	f107 0310 	add.w	r3, r7, #16
 8010386:	4618      	mov	r0, r3
 8010388:	f7ff fc9b 	bl	800fcc2 <get_ldnumber>
 801038c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801038e:	69fb      	ldr	r3, [r7, #28]
 8010390:	2b00      	cmp	r3, #0
 8010392:	da01      	bge.n	8010398 <f_mount+0x28>
 8010394:	230b      	movs	r3, #11
 8010396:	e02b      	b.n	80103f0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010398:	4a17      	ldr	r2, [pc, #92]	; (80103f8 <f_mount+0x88>)
 801039a:	69fb      	ldr	r3, [r7, #28]
 801039c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80103a0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80103a2:	69bb      	ldr	r3, [r7, #24]
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d005      	beq.n	80103b4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80103a8:	69b8      	ldr	r0, [r7, #24]
 80103aa:	f7fe fc03 	bl	800ebb4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80103ae:	69bb      	ldr	r3, [r7, #24]
 80103b0:	2200      	movs	r2, #0
 80103b2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80103b4:	68fb      	ldr	r3, [r7, #12]
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d002      	beq.n	80103c0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80103ba:	68fb      	ldr	r3, [r7, #12]
 80103bc:	2200      	movs	r2, #0
 80103be:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80103c0:	68fa      	ldr	r2, [r7, #12]
 80103c2:	490d      	ldr	r1, [pc, #52]	; (80103f8 <f_mount+0x88>)
 80103c4:	69fb      	ldr	r3, [r7, #28]
 80103c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d002      	beq.n	80103d6 <f_mount+0x66>
 80103d0:	79fb      	ldrb	r3, [r7, #7]
 80103d2:	2b01      	cmp	r3, #1
 80103d4:	d001      	beq.n	80103da <f_mount+0x6a>
 80103d6:	2300      	movs	r3, #0
 80103d8:	e00a      	b.n	80103f0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80103da:	f107 010c 	add.w	r1, r7, #12
 80103de:	f107 0308 	add.w	r3, r7, #8
 80103e2:	2200      	movs	r2, #0
 80103e4:	4618      	mov	r0, r3
 80103e6:	f7ff fd07 	bl	800fdf8 <find_volume>
 80103ea:	4603      	mov	r3, r0
 80103ec:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80103ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80103f0:	4618      	mov	r0, r3
 80103f2:	3720      	adds	r7, #32
 80103f4:	46bd      	mov	sp, r7
 80103f6:	bd80      	pop	{r7, pc}
 80103f8:	2002b124 	.word	0x2002b124

080103fc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80103fc:	b580      	push	{r7, lr}
 80103fe:	b098      	sub	sp, #96	; 0x60
 8010400:	af00      	add	r7, sp, #0
 8010402:	60f8      	str	r0, [r7, #12]
 8010404:	60b9      	str	r1, [r7, #8]
 8010406:	4613      	mov	r3, r2
 8010408:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	2b00      	cmp	r3, #0
 801040e:	d101      	bne.n	8010414 <f_open+0x18>
 8010410:	2309      	movs	r3, #9
 8010412:	e1ba      	b.n	801078a <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8010414:	79fb      	ldrb	r3, [r7, #7]
 8010416:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801041a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801041c:	79fa      	ldrb	r2, [r7, #7]
 801041e:	f107 0110 	add.w	r1, r7, #16
 8010422:	f107 0308 	add.w	r3, r7, #8
 8010426:	4618      	mov	r0, r3
 8010428:	f7ff fce6 	bl	800fdf8 <find_volume>
 801042c:	4603      	mov	r3, r0
 801042e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8010432:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010436:	2b00      	cmp	r3, #0
 8010438:	f040 819e 	bne.w	8010778 <f_open+0x37c>
		dj.obj.fs = fs;
 801043c:	693b      	ldr	r3, [r7, #16]
 801043e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010440:	68ba      	ldr	r2, [r7, #8]
 8010442:	f107 0314 	add.w	r3, r7, #20
 8010446:	4611      	mov	r1, r2
 8010448:	4618      	mov	r0, r3
 801044a:	f7ff fba5 	bl	800fb98 <follow_path>
 801044e:	4603      	mov	r3, r0
 8010450:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010454:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010458:	2b00      	cmp	r3, #0
 801045a:	d11a      	bne.n	8010492 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 801045c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010460:	b25b      	sxtb	r3, r3
 8010462:	2b00      	cmp	r3, #0
 8010464:	da03      	bge.n	801046e <f_open+0x72>
				res = FR_INVALID_NAME;
 8010466:	2306      	movs	r3, #6
 8010468:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801046c:	e011      	b.n	8010492 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801046e:	79fb      	ldrb	r3, [r7, #7]
 8010470:	f023 0301 	bic.w	r3, r3, #1
 8010474:	2b00      	cmp	r3, #0
 8010476:	bf14      	ite	ne
 8010478:	2301      	movne	r3, #1
 801047a:	2300      	moveq	r3, #0
 801047c:	b2db      	uxtb	r3, r3
 801047e:	461a      	mov	r2, r3
 8010480:	f107 0314 	add.w	r3, r7, #20
 8010484:	4611      	mov	r1, r2
 8010486:	4618      	mov	r0, r3
 8010488:	f7fe fa4c 	bl	800e924 <chk_lock>
 801048c:	4603      	mov	r3, r0
 801048e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010492:	79fb      	ldrb	r3, [r7, #7]
 8010494:	f003 031c 	and.w	r3, r3, #28
 8010498:	2b00      	cmp	r3, #0
 801049a:	d07e      	beq.n	801059a <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 801049c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d017      	beq.n	80104d4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80104a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80104a8:	2b04      	cmp	r3, #4
 80104aa:	d10e      	bne.n	80104ca <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80104ac:	f7fe fa96 	bl	800e9dc <enq_lock>
 80104b0:	4603      	mov	r3, r0
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d006      	beq.n	80104c4 <f_open+0xc8>
 80104b6:	f107 0314 	add.w	r3, r7, #20
 80104ba:	4618      	mov	r0, r3
 80104bc:	f7ff fa52 	bl	800f964 <dir_register>
 80104c0:	4603      	mov	r3, r0
 80104c2:	e000      	b.n	80104c6 <f_open+0xca>
 80104c4:	2312      	movs	r3, #18
 80104c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80104ca:	79fb      	ldrb	r3, [r7, #7]
 80104cc:	f043 0308 	orr.w	r3, r3, #8
 80104d0:	71fb      	strb	r3, [r7, #7]
 80104d2:	e010      	b.n	80104f6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80104d4:	7ebb      	ldrb	r3, [r7, #26]
 80104d6:	f003 0311 	and.w	r3, r3, #17
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d003      	beq.n	80104e6 <f_open+0xea>
					res = FR_DENIED;
 80104de:	2307      	movs	r3, #7
 80104e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80104e4:	e007      	b.n	80104f6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80104e6:	79fb      	ldrb	r3, [r7, #7]
 80104e8:	f003 0304 	and.w	r3, r3, #4
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d002      	beq.n	80104f6 <f_open+0xfa>
 80104f0:	2308      	movs	r3, #8
 80104f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80104f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d167      	bne.n	80105ce <f_open+0x1d2>
 80104fe:	79fb      	ldrb	r3, [r7, #7]
 8010500:	f003 0308 	and.w	r3, r3, #8
 8010504:	2b00      	cmp	r3, #0
 8010506:	d062      	beq.n	80105ce <f_open+0x1d2>
				dw = GET_FATTIME();
 8010508:	4ba2      	ldr	r3, [pc, #648]	; (8010794 <f_open+0x398>)
 801050a:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801050c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801050e:	330e      	adds	r3, #14
 8010510:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010512:	4618      	mov	r0, r3
 8010514:	f7fe f95c 	bl	800e7d0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8010518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801051a:	3316      	adds	r3, #22
 801051c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801051e:	4618      	mov	r0, r3
 8010520:	f7fe f956 	bl	800e7d0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8010524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010526:	330b      	adds	r3, #11
 8010528:	2220      	movs	r2, #32
 801052a:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801052c:	693b      	ldr	r3, [r7, #16]
 801052e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010530:	4611      	mov	r1, r2
 8010532:	4618      	mov	r0, r3
 8010534:	f7ff f925 	bl	800f782 <ld_clust>
 8010538:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 801053a:	693b      	ldr	r3, [r7, #16]
 801053c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801053e:	2200      	movs	r2, #0
 8010540:	4618      	mov	r0, r3
 8010542:	f7ff f93d 	bl	800f7c0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010548:	331c      	adds	r3, #28
 801054a:	2100      	movs	r1, #0
 801054c:	4618      	mov	r0, r3
 801054e:	f7fe f93f 	bl	800e7d0 <st_dword>
					fs->wflag = 1;
 8010552:	693b      	ldr	r3, [r7, #16]
 8010554:	2201      	movs	r2, #1
 8010556:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8010558:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801055a:	2b00      	cmp	r3, #0
 801055c:	d037      	beq.n	80105ce <f_open+0x1d2>
						dw = fs->winsect;
 801055e:	693b      	ldr	r3, [r7, #16]
 8010560:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010562:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8010564:	f107 0314 	add.w	r3, r7, #20
 8010568:	2200      	movs	r2, #0
 801056a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 801056c:	4618      	mov	r0, r3
 801056e:	f7fe fe2d 	bl	800f1cc <remove_chain>
 8010572:	4603      	mov	r3, r0
 8010574:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8010578:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801057c:	2b00      	cmp	r3, #0
 801057e:	d126      	bne.n	80105ce <f_open+0x1d2>
							res = move_window(fs, dw);
 8010580:	693b      	ldr	r3, [r7, #16]
 8010582:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010584:	4618      	mov	r0, r3
 8010586:	f7fe fb7d 	bl	800ec84 <move_window>
 801058a:	4603      	mov	r3, r0
 801058c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8010590:	693b      	ldr	r3, [r7, #16]
 8010592:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010594:	3a01      	subs	r2, #1
 8010596:	611a      	str	r2, [r3, #16]
 8010598:	e019      	b.n	80105ce <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801059a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d115      	bne.n	80105ce <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80105a2:	7ebb      	ldrb	r3, [r7, #26]
 80105a4:	f003 0310 	and.w	r3, r3, #16
 80105a8:	2b00      	cmp	r3, #0
 80105aa:	d003      	beq.n	80105b4 <f_open+0x1b8>
					res = FR_NO_FILE;
 80105ac:	2304      	movs	r3, #4
 80105ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80105b2:	e00c      	b.n	80105ce <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80105b4:	79fb      	ldrb	r3, [r7, #7]
 80105b6:	f003 0302 	and.w	r3, r3, #2
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d007      	beq.n	80105ce <f_open+0x1d2>
 80105be:	7ebb      	ldrb	r3, [r7, #26]
 80105c0:	f003 0301 	and.w	r3, r3, #1
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d002      	beq.n	80105ce <f_open+0x1d2>
						res = FR_DENIED;
 80105c8:	2307      	movs	r3, #7
 80105ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80105ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d128      	bne.n	8010628 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80105d6:	79fb      	ldrb	r3, [r7, #7]
 80105d8:	f003 0308 	and.w	r3, r3, #8
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d003      	beq.n	80105e8 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 80105e0:	79fb      	ldrb	r3, [r7, #7]
 80105e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80105e6:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80105e8:	693b      	ldr	r3, [r7, #16]
 80105ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80105f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80105f6:	79fb      	ldrb	r3, [r7, #7]
 80105f8:	f023 0301 	bic.w	r3, r3, #1
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	bf14      	ite	ne
 8010600:	2301      	movne	r3, #1
 8010602:	2300      	moveq	r3, #0
 8010604:	b2db      	uxtb	r3, r3
 8010606:	461a      	mov	r2, r3
 8010608:	f107 0314 	add.w	r3, r7, #20
 801060c:	4611      	mov	r1, r2
 801060e:	4618      	mov	r0, r3
 8010610:	f7fe fa06 	bl	800ea20 <inc_lock>
 8010614:	4602      	mov	r2, r0
 8010616:	68fb      	ldr	r3, [r7, #12]
 8010618:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	691b      	ldr	r3, [r3, #16]
 801061e:	2b00      	cmp	r3, #0
 8010620:	d102      	bne.n	8010628 <f_open+0x22c>
 8010622:	2302      	movs	r3, #2
 8010624:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8010628:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801062c:	2b00      	cmp	r3, #0
 801062e:	f040 80a3 	bne.w	8010778 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8010632:	693b      	ldr	r3, [r7, #16]
 8010634:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010636:	4611      	mov	r1, r2
 8010638:	4618      	mov	r0, r3
 801063a:	f7ff f8a2 	bl	800f782 <ld_clust>
 801063e:	4602      	mov	r2, r0
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8010644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010646:	331c      	adds	r3, #28
 8010648:	4618      	mov	r0, r3
 801064a:	f7fe f883 	bl	800e754 <ld_dword>
 801064e:	4602      	mov	r2, r0
 8010650:	68fb      	ldr	r3, [r7, #12]
 8010652:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8010654:	68fb      	ldr	r3, [r7, #12]
 8010656:	2200      	movs	r2, #0
 8010658:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801065a:	693a      	ldr	r2, [r7, #16]
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8010660:	693b      	ldr	r3, [r7, #16]
 8010662:	88da      	ldrh	r2, [r3, #6]
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	79fa      	ldrb	r2, [r7, #7]
 801066c:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	2200      	movs	r2, #0
 8010672:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	2200      	movs	r2, #0
 8010678:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	2200      	movs	r2, #0
 801067e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	3330      	adds	r3, #48	; 0x30
 8010684:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8010688:	2100      	movs	r1, #0
 801068a:	4618      	mov	r0, r3
 801068c:	f7fe f8ed 	bl	800e86a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8010690:	79fb      	ldrb	r3, [r7, #7]
 8010692:	f003 0320 	and.w	r3, r3, #32
 8010696:	2b00      	cmp	r3, #0
 8010698:	d06e      	beq.n	8010778 <f_open+0x37c>
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	68db      	ldr	r3, [r3, #12]
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d06a      	beq.n	8010778 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	68da      	ldr	r2, [r3, #12]
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80106aa:	693b      	ldr	r3, [r7, #16]
 80106ac:	895b      	ldrh	r3, [r3, #10]
 80106ae:	461a      	mov	r2, r3
 80106b0:	693b      	ldr	r3, [r7, #16]
 80106b2:	899b      	ldrh	r3, [r3, #12]
 80106b4:	fb03 f302 	mul.w	r3, r3, r2
 80106b8:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	689b      	ldr	r3, [r3, #8]
 80106be:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	68db      	ldr	r3, [r3, #12]
 80106c4:	657b      	str	r3, [r7, #84]	; 0x54
 80106c6:	e016      	b.n	80106f6 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80106cc:	4618      	mov	r0, r3
 80106ce:	f7fe fb96 	bl	800edfe <get_fat>
 80106d2:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80106d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80106d6:	2b01      	cmp	r3, #1
 80106d8:	d802      	bhi.n	80106e0 <f_open+0x2e4>
 80106da:	2302      	movs	r3, #2
 80106dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80106e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80106e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106e6:	d102      	bne.n	80106ee <f_open+0x2f2>
 80106e8:	2301      	movs	r3, #1
 80106ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80106ee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80106f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80106f2:	1ad3      	subs	r3, r2, r3
 80106f4:	657b      	str	r3, [r7, #84]	; 0x54
 80106f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d103      	bne.n	8010706 <f_open+0x30a>
 80106fe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010700:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010702:	429a      	cmp	r2, r3
 8010704:	d8e0      	bhi.n	80106c8 <f_open+0x2cc>
				}
				fp->clust = clst;
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801070a:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801070c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010710:	2b00      	cmp	r3, #0
 8010712:	d131      	bne.n	8010778 <f_open+0x37c>
 8010714:	693b      	ldr	r3, [r7, #16]
 8010716:	899b      	ldrh	r3, [r3, #12]
 8010718:	461a      	mov	r2, r3
 801071a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801071c:	fbb3 f1f2 	udiv	r1, r3, r2
 8010720:	fb02 f201 	mul.w	r2, r2, r1
 8010724:	1a9b      	subs	r3, r3, r2
 8010726:	2b00      	cmp	r3, #0
 8010728:	d026      	beq.n	8010778 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801072a:	693b      	ldr	r3, [r7, #16]
 801072c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801072e:	4618      	mov	r0, r3
 8010730:	f7fe fb46 	bl	800edc0 <clust2sect>
 8010734:	6478      	str	r0, [r7, #68]	; 0x44
 8010736:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010738:	2b00      	cmp	r3, #0
 801073a:	d103      	bne.n	8010744 <f_open+0x348>
						res = FR_INT_ERR;
 801073c:	2302      	movs	r3, #2
 801073e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010742:	e019      	b.n	8010778 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8010744:	693b      	ldr	r3, [r7, #16]
 8010746:	899b      	ldrh	r3, [r3, #12]
 8010748:	461a      	mov	r2, r3
 801074a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801074c:	fbb3 f2f2 	udiv	r2, r3, r2
 8010750:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010752:	441a      	add	r2, r3
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8010758:	693b      	ldr	r3, [r7, #16]
 801075a:	7858      	ldrb	r0, [r3, #1]
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	6a1a      	ldr	r2, [r3, #32]
 8010766:	2301      	movs	r3, #1
 8010768:	f7fd ff7e 	bl	800e668 <disk_read>
 801076c:	4603      	mov	r3, r0
 801076e:	2b00      	cmp	r3, #0
 8010770:	d002      	beq.n	8010778 <f_open+0x37c>
 8010772:	2301      	movs	r3, #1
 8010774:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8010778:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801077c:	2b00      	cmp	r3, #0
 801077e:	d002      	beq.n	8010786 <f_open+0x38a>
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	2200      	movs	r2, #0
 8010784:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8010786:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 801078a:	4618      	mov	r0, r3
 801078c:	3760      	adds	r7, #96	; 0x60
 801078e:	46bd      	mov	sp, r7
 8010790:	bd80      	pop	{r7, pc}
 8010792:	bf00      	nop
 8010794:	274a0000 	.word	0x274a0000

08010798 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8010798:	b580      	push	{r7, lr}
 801079a:	b08e      	sub	sp, #56	; 0x38
 801079c:	af00      	add	r7, sp, #0
 801079e:	60f8      	str	r0, [r7, #12]
 80107a0:	60b9      	str	r1, [r7, #8]
 80107a2:	607a      	str	r2, [r7, #4]
 80107a4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80107a6:	68bb      	ldr	r3, [r7, #8]
 80107a8:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80107aa:	683b      	ldr	r3, [r7, #0]
 80107ac:	2200      	movs	r2, #0
 80107ae:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	f107 0214 	add.w	r2, r7, #20
 80107b6:	4611      	mov	r1, r2
 80107b8:	4618      	mov	r0, r3
 80107ba:	f7ff fda3 	bl	8010304 <validate>
 80107be:	4603      	mov	r3, r0
 80107c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80107c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d107      	bne.n	80107dc <f_read+0x44>
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	7d5b      	ldrb	r3, [r3, #21]
 80107d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80107d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d002      	beq.n	80107e2 <f_read+0x4a>
 80107dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80107e0:	e135      	b.n	8010a4e <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80107e2:	68fb      	ldr	r3, [r7, #12]
 80107e4:	7d1b      	ldrb	r3, [r3, #20]
 80107e6:	f003 0301 	and.w	r3, r3, #1
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d101      	bne.n	80107f2 <f_read+0x5a>
 80107ee:	2307      	movs	r3, #7
 80107f0:	e12d      	b.n	8010a4e <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	68da      	ldr	r2, [r3, #12]
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	699b      	ldr	r3, [r3, #24]
 80107fa:	1ad3      	subs	r3, r2, r3
 80107fc:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80107fe:	687a      	ldr	r2, [r7, #4]
 8010800:	6a3b      	ldr	r3, [r7, #32]
 8010802:	429a      	cmp	r2, r3
 8010804:	f240 811e 	bls.w	8010a44 <f_read+0x2ac>
 8010808:	6a3b      	ldr	r3, [r7, #32]
 801080a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 801080c:	e11a      	b.n	8010a44 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	699b      	ldr	r3, [r3, #24]
 8010812:	697a      	ldr	r2, [r7, #20]
 8010814:	8992      	ldrh	r2, [r2, #12]
 8010816:	fbb3 f1f2 	udiv	r1, r3, r2
 801081a:	fb02 f201 	mul.w	r2, r2, r1
 801081e:	1a9b      	subs	r3, r3, r2
 8010820:	2b00      	cmp	r3, #0
 8010822:	f040 80d5 	bne.w	80109d0 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	699b      	ldr	r3, [r3, #24]
 801082a:	697a      	ldr	r2, [r7, #20]
 801082c:	8992      	ldrh	r2, [r2, #12]
 801082e:	fbb3 f3f2 	udiv	r3, r3, r2
 8010832:	697a      	ldr	r2, [r7, #20]
 8010834:	8952      	ldrh	r2, [r2, #10]
 8010836:	3a01      	subs	r2, #1
 8010838:	4013      	ands	r3, r2
 801083a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 801083c:	69fb      	ldr	r3, [r7, #28]
 801083e:	2b00      	cmp	r3, #0
 8010840:	d12f      	bne.n	80108a2 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	699b      	ldr	r3, [r3, #24]
 8010846:	2b00      	cmp	r3, #0
 8010848:	d103      	bne.n	8010852 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	689b      	ldr	r3, [r3, #8]
 801084e:	633b      	str	r3, [r7, #48]	; 0x30
 8010850:	e013      	b.n	801087a <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010856:	2b00      	cmp	r3, #0
 8010858:	d007      	beq.n	801086a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	699b      	ldr	r3, [r3, #24]
 801085e:	4619      	mov	r1, r3
 8010860:	68f8      	ldr	r0, [r7, #12]
 8010862:	f7fe fdb0 	bl	800f3c6 <clmt_clust>
 8010866:	6338      	str	r0, [r7, #48]	; 0x30
 8010868:	e007      	b.n	801087a <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801086a:	68fa      	ldr	r2, [r7, #12]
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	69db      	ldr	r3, [r3, #28]
 8010870:	4619      	mov	r1, r3
 8010872:	4610      	mov	r0, r2
 8010874:	f7fe fac3 	bl	800edfe <get_fat>
 8010878:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801087a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801087c:	2b01      	cmp	r3, #1
 801087e:	d804      	bhi.n	801088a <f_read+0xf2>
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	2202      	movs	r2, #2
 8010884:	755a      	strb	r2, [r3, #21]
 8010886:	2302      	movs	r3, #2
 8010888:	e0e1      	b.n	8010a4e <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801088a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801088c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010890:	d104      	bne.n	801089c <f_read+0x104>
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	2201      	movs	r2, #1
 8010896:	755a      	strb	r2, [r3, #21]
 8010898:	2301      	movs	r3, #1
 801089a:	e0d8      	b.n	8010a4e <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80108a0:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80108a2:	697a      	ldr	r2, [r7, #20]
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	69db      	ldr	r3, [r3, #28]
 80108a8:	4619      	mov	r1, r3
 80108aa:	4610      	mov	r0, r2
 80108ac:	f7fe fa88 	bl	800edc0 <clust2sect>
 80108b0:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80108b2:	69bb      	ldr	r3, [r7, #24]
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d104      	bne.n	80108c2 <f_read+0x12a>
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	2202      	movs	r2, #2
 80108bc:	755a      	strb	r2, [r3, #21]
 80108be:	2302      	movs	r3, #2
 80108c0:	e0c5      	b.n	8010a4e <f_read+0x2b6>
			sect += csect;
 80108c2:	69ba      	ldr	r2, [r7, #24]
 80108c4:	69fb      	ldr	r3, [r7, #28]
 80108c6:	4413      	add	r3, r2
 80108c8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80108ca:	697b      	ldr	r3, [r7, #20]
 80108cc:	899b      	ldrh	r3, [r3, #12]
 80108ce:	461a      	mov	r2, r3
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80108d6:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80108d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d041      	beq.n	8010962 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80108de:	69fa      	ldr	r2, [r7, #28]
 80108e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108e2:	4413      	add	r3, r2
 80108e4:	697a      	ldr	r2, [r7, #20]
 80108e6:	8952      	ldrh	r2, [r2, #10]
 80108e8:	4293      	cmp	r3, r2
 80108ea:	d905      	bls.n	80108f8 <f_read+0x160>
					cc = fs->csize - csect;
 80108ec:	697b      	ldr	r3, [r7, #20]
 80108ee:	895b      	ldrh	r3, [r3, #10]
 80108f0:	461a      	mov	r2, r3
 80108f2:	69fb      	ldr	r3, [r7, #28]
 80108f4:	1ad3      	subs	r3, r2, r3
 80108f6:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80108f8:	697b      	ldr	r3, [r7, #20]
 80108fa:	7858      	ldrb	r0, [r3, #1]
 80108fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108fe:	69ba      	ldr	r2, [r7, #24]
 8010900:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010902:	f7fd feb1 	bl	800e668 <disk_read>
 8010906:	4603      	mov	r3, r0
 8010908:	2b00      	cmp	r3, #0
 801090a:	d004      	beq.n	8010916 <f_read+0x17e>
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	2201      	movs	r2, #1
 8010910:	755a      	strb	r2, [r3, #21]
 8010912:	2301      	movs	r3, #1
 8010914:	e09b      	b.n	8010a4e <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8010916:	68fb      	ldr	r3, [r7, #12]
 8010918:	7d1b      	ldrb	r3, [r3, #20]
 801091a:	b25b      	sxtb	r3, r3
 801091c:	2b00      	cmp	r3, #0
 801091e:	da18      	bge.n	8010952 <f_read+0x1ba>
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	6a1a      	ldr	r2, [r3, #32]
 8010924:	69bb      	ldr	r3, [r7, #24]
 8010926:	1ad3      	subs	r3, r2, r3
 8010928:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801092a:	429a      	cmp	r2, r3
 801092c:	d911      	bls.n	8010952 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	6a1a      	ldr	r2, [r3, #32]
 8010932:	69bb      	ldr	r3, [r7, #24]
 8010934:	1ad3      	subs	r3, r2, r3
 8010936:	697a      	ldr	r2, [r7, #20]
 8010938:	8992      	ldrh	r2, [r2, #12]
 801093a:	fb02 f303 	mul.w	r3, r2, r3
 801093e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010940:	18d0      	adds	r0, r2, r3
 8010942:	68fb      	ldr	r3, [r7, #12]
 8010944:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010948:	697b      	ldr	r3, [r7, #20]
 801094a:	899b      	ldrh	r3, [r3, #12]
 801094c:	461a      	mov	r2, r3
 801094e:	f7fd ff6b 	bl	800e828 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8010952:	697b      	ldr	r3, [r7, #20]
 8010954:	899b      	ldrh	r3, [r3, #12]
 8010956:	461a      	mov	r2, r3
 8010958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801095a:	fb02 f303 	mul.w	r3, r2, r3
 801095e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8010960:	e05c      	b.n	8010a1c <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	6a1b      	ldr	r3, [r3, #32]
 8010966:	69ba      	ldr	r2, [r7, #24]
 8010968:	429a      	cmp	r2, r3
 801096a:	d02e      	beq.n	80109ca <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	7d1b      	ldrb	r3, [r3, #20]
 8010970:	b25b      	sxtb	r3, r3
 8010972:	2b00      	cmp	r3, #0
 8010974:	da18      	bge.n	80109a8 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010976:	697b      	ldr	r3, [r7, #20]
 8010978:	7858      	ldrb	r0, [r3, #1]
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	6a1a      	ldr	r2, [r3, #32]
 8010984:	2301      	movs	r3, #1
 8010986:	f7fd fe8f 	bl	800e6a8 <disk_write>
 801098a:	4603      	mov	r3, r0
 801098c:	2b00      	cmp	r3, #0
 801098e:	d004      	beq.n	801099a <f_read+0x202>
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	2201      	movs	r2, #1
 8010994:	755a      	strb	r2, [r3, #21]
 8010996:	2301      	movs	r3, #1
 8010998:	e059      	b.n	8010a4e <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	7d1b      	ldrb	r3, [r3, #20]
 801099e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80109a2:	b2da      	uxtb	r2, r3
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80109a8:	697b      	ldr	r3, [r7, #20]
 80109aa:	7858      	ldrb	r0, [r3, #1]
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80109b2:	2301      	movs	r3, #1
 80109b4:	69ba      	ldr	r2, [r7, #24]
 80109b6:	f7fd fe57 	bl	800e668 <disk_read>
 80109ba:	4603      	mov	r3, r0
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d004      	beq.n	80109ca <f_read+0x232>
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	2201      	movs	r2, #1
 80109c4:	755a      	strb	r2, [r3, #21]
 80109c6:	2301      	movs	r3, #1
 80109c8:	e041      	b.n	8010a4e <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	69ba      	ldr	r2, [r7, #24]
 80109ce:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80109d0:	697b      	ldr	r3, [r7, #20]
 80109d2:	899b      	ldrh	r3, [r3, #12]
 80109d4:	4618      	mov	r0, r3
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	699b      	ldr	r3, [r3, #24]
 80109da:	697a      	ldr	r2, [r7, #20]
 80109dc:	8992      	ldrh	r2, [r2, #12]
 80109de:	fbb3 f1f2 	udiv	r1, r3, r2
 80109e2:	fb02 f201 	mul.w	r2, r2, r1
 80109e6:	1a9b      	subs	r3, r3, r2
 80109e8:	1ac3      	subs	r3, r0, r3
 80109ea:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80109ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	429a      	cmp	r2, r3
 80109f2:	d901      	bls.n	80109f8 <f_read+0x260>
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	699b      	ldr	r3, [r3, #24]
 8010a02:	697a      	ldr	r2, [r7, #20]
 8010a04:	8992      	ldrh	r2, [r2, #12]
 8010a06:	fbb3 f0f2 	udiv	r0, r3, r2
 8010a0a:	fb02 f200 	mul.w	r2, r2, r0
 8010a0e:	1a9b      	subs	r3, r3, r2
 8010a10:	440b      	add	r3, r1
 8010a12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010a14:	4619      	mov	r1, r3
 8010a16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010a18:	f7fd ff06 	bl	800e828 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8010a1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a20:	4413      	add	r3, r2
 8010a22:	627b      	str	r3, [r7, #36]	; 0x24
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	699a      	ldr	r2, [r3, #24]
 8010a28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a2a:	441a      	add	r2, r3
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	619a      	str	r2, [r3, #24]
 8010a30:	683b      	ldr	r3, [r7, #0]
 8010a32:	681a      	ldr	r2, [r3, #0]
 8010a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a36:	441a      	add	r2, r3
 8010a38:	683b      	ldr	r3, [r7, #0]
 8010a3a:	601a      	str	r2, [r3, #0]
 8010a3c:	687a      	ldr	r2, [r7, #4]
 8010a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a40:	1ad3      	subs	r3, r2, r3
 8010a42:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	f47f aee1 	bne.w	801080e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8010a4c:	2300      	movs	r3, #0
}
 8010a4e:	4618      	mov	r0, r3
 8010a50:	3738      	adds	r7, #56	; 0x38
 8010a52:	46bd      	mov	sp, r7
 8010a54:	bd80      	pop	{r7, pc}

08010a56 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010a56:	b580      	push	{r7, lr}
 8010a58:	b08c      	sub	sp, #48	; 0x30
 8010a5a:	af00      	add	r7, sp, #0
 8010a5c:	60f8      	str	r0, [r7, #12]
 8010a5e:	60b9      	str	r1, [r7, #8]
 8010a60:	607a      	str	r2, [r7, #4]
 8010a62:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8010a64:	68bb      	ldr	r3, [r7, #8]
 8010a66:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8010a68:	683b      	ldr	r3, [r7, #0]
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	f107 0210 	add.w	r2, r7, #16
 8010a74:	4611      	mov	r1, r2
 8010a76:	4618      	mov	r0, r3
 8010a78:	f7ff fc44 	bl	8010304 <validate>
 8010a7c:	4603      	mov	r3, r0
 8010a7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010a82:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d107      	bne.n	8010a9a <f_write+0x44>
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	7d5b      	ldrb	r3, [r3, #21]
 8010a8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8010a92:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d002      	beq.n	8010aa0 <f_write+0x4a>
 8010a9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010a9e:	e16a      	b.n	8010d76 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	7d1b      	ldrb	r3, [r3, #20]
 8010aa4:	f003 0302 	and.w	r3, r3, #2
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d101      	bne.n	8010ab0 <f_write+0x5a>
 8010aac:	2307      	movs	r3, #7
 8010aae:	e162      	b.n	8010d76 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	699a      	ldr	r2, [r3, #24]
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	441a      	add	r2, r3
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	699b      	ldr	r3, [r3, #24]
 8010abc:	429a      	cmp	r2, r3
 8010abe:	f080 814c 	bcs.w	8010d5a <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	699b      	ldr	r3, [r3, #24]
 8010ac6:	43db      	mvns	r3, r3
 8010ac8:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8010aca:	e146      	b.n	8010d5a <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	699b      	ldr	r3, [r3, #24]
 8010ad0:	693a      	ldr	r2, [r7, #16]
 8010ad2:	8992      	ldrh	r2, [r2, #12]
 8010ad4:	fbb3 f1f2 	udiv	r1, r3, r2
 8010ad8:	fb02 f201 	mul.w	r2, r2, r1
 8010adc:	1a9b      	subs	r3, r3, r2
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	f040 80f1 	bne.w	8010cc6 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	699b      	ldr	r3, [r3, #24]
 8010ae8:	693a      	ldr	r2, [r7, #16]
 8010aea:	8992      	ldrh	r2, [r2, #12]
 8010aec:	fbb3 f3f2 	udiv	r3, r3, r2
 8010af0:	693a      	ldr	r2, [r7, #16]
 8010af2:	8952      	ldrh	r2, [r2, #10]
 8010af4:	3a01      	subs	r2, #1
 8010af6:	4013      	ands	r3, r2
 8010af8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8010afa:	69bb      	ldr	r3, [r7, #24]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d143      	bne.n	8010b88 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	699b      	ldr	r3, [r3, #24]
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d10c      	bne.n	8010b22 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	689b      	ldr	r3, [r3, #8]
 8010b0c:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8010b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d11a      	bne.n	8010b4a <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	2100      	movs	r1, #0
 8010b18:	4618      	mov	r0, r3
 8010b1a:	f7fe fbbc 	bl	800f296 <create_chain>
 8010b1e:	62b8      	str	r0, [r7, #40]	; 0x28
 8010b20:	e013      	b.n	8010b4a <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d007      	beq.n	8010b3a <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	699b      	ldr	r3, [r3, #24]
 8010b2e:	4619      	mov	r1, r3
 8010b30:	68f8      	ldr	r0, [r7, #12]
 8010b32:	f7fe fc48 	bl	800f3c6 <clmt_clust>
 8010b36:	62b8      	str	r0, [r7, #40]	; 0x28
 8010b38:	e007      	b.n	8010b4a <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8010b3a:	68fa      	ldr	r2, [r7, #12]
 8010b3c:	68fb      	ldr	r3, [r7, #12]
 8010b3e:	69db      	ldr	r3, [r3, #28]
 8010b40:	4619      	mov	r1, r3
 8010b42:	4610      	mov	r0, r2
 8010b44:	f7fe fba7 	bl	800f296 <create_chain>
 8010b48:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	f000 8109 	beq.w	8010d64 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b54:	2b01      	cmp	r3, #1
 8010b56:	d104      	bne.n	8010b62 <f_write+0x10c>
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	2202      	movs	r2, #2
 8010b5c:	755a      	strb	r2, [r3, #21]
 8010b5e:	2302      	movs	r3, #2
 8010b60:	e109      	b.n	8010d76 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b68:	d104      	bne.n	8010b74 <f_write+0x11e>
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	2201      	movs	r2, #1
 8010b6e:	755a      	strb	r2, [r3, #21]
 8010b70:	2301      	movs	r3, #1
 8010b72:	e100      	b.n	8010d76 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8010b74:	68fb      	ldr	r3, [r7, #12]
 8010b76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010b78:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	689b      	ldr	r3, [r3, #8]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d102      	bne.n	8010b88 <f_write+0x132>
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010b86:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	7d1b      	ldrb	r3, [r3, #20]
 8010b8c:	b25b      	sxtb	r3, r3
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	da18      	bge.n	8010bc4 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010b92:	693b      	ldr	r3, [r7, #16]
 8010b94:	7858      	ldrb	r0, [r3, #1]
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	6a1a      	ldr	r2, [r3, #32]
 8010ba0:	2301      	movs	r3, #1
 8010ba2:	f7fd fd81 	bl	800e6a8 <disk_write>
 8010ba6:	4603      	mov	r3, r0
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	d004      	beq.n	8010bb6 <f_write+0x160>
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	2201      	movs	r2, #1
 8010bb0:	755a      	strb	r2, [r3, #21]
 8010bb2:	2301      	movs	r3, #1
 8010bb4:	e0df      	b.n	8010d76 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	7d1b      	ldrb	r3, [r3, #20]
 8010bba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010bbe:	b2da      	uxtb	r2, r3
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010bc4:	693a      	ldr	r2, [r7, #16]
 8010bc6:	68fb      	ldr	r3, [r7, #12]
 8010bc8:	69db      	ldr	r3, [r3, #28]
 8010bca:	4619      	mov	r1, r3
 8010bcc:	4610      	mov	r0, r2
 8010bce:	f7fe f8f7 	bl	800edc0 <clust2sect>
 8010bd2:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010bd4:	697b      	ldr	r3, [r7, #20]
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d104      	bne.n	8010be4 <f_write+0x18e>
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	2202      	movs	r2, #2
 8010bde:	755a      	strb	r2, [r3, #21]
 8010be0:	2302      	movs	r3, #2
 8010be2:	e0c8      	b.n	8010d76 <f_write+0x320>
			sect += csect;
 8010be4:	697a      	ldr	r2, [r7, #20]
 8010be6:	69bb      	ldr	r3, [r7, #24]
 8010be8:	4413      	add	r3, r2
 8010bea:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010bec:	693b      	ldr	r3, [r7, #16]
 8010bee:	899b      	ldrh	r3, [r3, #12]
 8010bf0:	461a      	mov	r2, r3
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	fbb3 f3f2 	udiv	r3, r3, r2
 8010bf8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8010bfa:	6a3b      	ldr	r3, [r7, #32]
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d043      	beq.n	8010c88 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010c00:	69ba      	ldr	r2, [r7, #24]
 8010c02:	6a3b      	ldr	r3, [r7, #32]
 8010c04:	4413      	add	r3, r2
 8010c06:	693a      	ldr	r2, [r7, #16]
 8010c08:	8952      	ldrh	r2, [r2, #10]
 8010c0a:	4293      	cmp	r3, r2
 8010c0c:	d905      	bls.n	8010c1a <f_write+0x1c4>
					cc = fs->csize - csect;
 8010c0e:	693b      	ldr	r3, [r7, #16]
 8010c10:	895b      	ldrh	r3, [r3, #10]
 8010c12:	461a      	mov	r2, r3
 8010c14:	69bb      	ldr	r3, [r7, #24]
 8010c16:	1ad3      	subs	r3, r2, r3
 8010c18:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010c1a:	693b      	ldr	r3, [r7, #16]
 8010c1c:	7858      	ldrb	r0, [r3, #1]
 8010c1e:	6a3b      	ldr	r3, [r7, #32]
 8010c20:	697a      	ldr	r2, [r7, #20]
 8010c22:	69f9      	ldr	r1, [r7, #28]
 8010c24:	f7fd fd40 	bl	800e6a8 <disk_write>
 8010c28:	4603      	mov	r3, r0
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d004      	beq.n	8010c38 <f_write+0x1e2>
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	2201      	movs	r2, #1
 8010c32:	755a      	strb	r2, [r3, #21]
 8010c34:	2301      	movs	r3, #1
 8010c36:	e09e      	b.n	8010d76 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010c38:	68fb      	ldr	r3, [r7, #12]
 8010c3a:	6a1a      	ldr	r2, [r3, #32]
 8010c3c:	697b      	ldr	r3, [r7, #20]
 8010c3e:	1ad3      	subs	r3, r2, r3
 8010c40:	6a3a      	ldr	r2, [r7, #32]
 8010c42:	429a      	cmp	r2, r3
 8010c44:	d918      	bls.n	8010c78 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	6a1a      	ldr	r2, [r3, #32]
 8010c50:	697b      	ldr	r3, [r7, #20]
 8010c52:	1ad3      	subs	r3, r2, r3
 8010c54:	693a      	ldr	r2, [r7, #16]
 8010c56:	8992      	ldrh	r2, [r2, #12]
 8010c58:	fb02 f303 	mul.w	r3, r2, r3
 8010c5c:	69fa      	ldr	r2, [r7, #28]
 8010c5e:	18d1      	adds	r1, r2, r3
 8010c60:	693b      	ldr	r3, [r7, #16]
 8010c62:	899b      	ldrh	r3, [r3, #12]
 8010c64:	461a      	mov	r2, r3
 8010c66:	f7fd fddf 	bl	800e828 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	7d1b      	ldrb	r3, [r3, #20]
 8010c6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010c72:	b2da      	uxtb	r2, r3
 8010c74:	68fb      	ldr	r3, [r7, #12]
 8010c76:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010c78:	693b      	ldr	r3, [r7, #16]
 8010c7a:	899b      	ldrh	r3, [r3, #12]
 8010c7c:	461a      	mov	r2, r3
 8010c7e:	6a3b      	ldr	r3, [r7, #32]
 8010c80:	fb02 f303 	mul.w	r3, r2, r3
 8010c84:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8010c86:	e04b      	b.n	8010d20 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	6a1b      	ldr	r3, [r3, #32]
 8010c8c:	697a      	ldr	r2, [r7, #20]
 8010c8e:	429a      	cmp	r2, r3
 8010c90:	d016      	beq.n	8010cc0 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	699a      	ldr	r2, [r3, #24]
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010c9a:	429a      	cmp	r2, r3
 8010c9c:	d210      	bcs.n	8010cc0 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8010c9e:	693b      	ldr	r3, [r7, #16]
 8010ca0:	7858      	ldrb	r0, [r3, #1]
 8010ca2:	68fb      	ldr	r3, [r7, #12]
 8010ca4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010ca8:	2301      	movs	r3, #1
 8010caa:	697a      	ldr	r2, [r7, #20]
 8010cac:	f7fd fcdc 	bl	800e668 <disk_read>
 8010cb0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d004      	beq.n	8010cc0 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	2201      	movs	r2, #1
 8010cba:	755a      	strb	r2, [r3, #21]
 8010cbc:	2301      	movs	r3, #1
 8010cbe:	e05a      	b.n	8010d76 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	697a      	ldr	r2, [r7, #20]
 8010cc4:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010cc6:	693b      	ldr	r3, [r7, #16]
 8010cc8:	899b      	ldrh	r3, [r3, #12]
 8010cca:	4618      	mov	r0, r3
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	699b      	ldr	r3, [r3, #24]
 8010cd0:	693a      	ldr	r2, [r7, #16]
 8010cd2:	8992      	ldrh	r2, [r2, #12]
 8010cd4:	fbb3 f1f2 	udiv	r1, r3, r2
 8010cd8:	fb02 f201 	mul.w	r2, r2, r1
 8010cdc:	1a9b      	subs	r3, r3, r2
 8010cde:	1ac3      	subs	r3, r0, r3
 8010ce0:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	429a      	cmp	r2, r3
 8010ce8:	d901      	bls.n	8010cee <f_write+0x298>
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	699b      	ldr	r3, [r3, #24]
 8010cf8:	693a      	ldr	r2, [r7, #16]
 8010cfa:	8992      	ldrh	r2, [r2, #12]
 8010cfc:	fbb3 f0f2 	udiv	r0, r3, r2
 8010d00:	fb02 f200 	mul.w	r2, r2, r0
 8010d04:	1a9b      	subs	r3, r3, r2
 8010d06:	440b      	add	r3, r1
 8010d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010d0a:	69f9      	ldr	r1, [r7, #28]
 8010d0c:	4618      	mov	r0, r3
 8010d0e:	f7fd fd8b 	bl	800e828 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010d12:	68fb      	ldr	r3, [r7, #12]
 8010d14:	7d1b      	ldrb	r3, [r3, #20]
 8010d16:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010d1a:	b2da      	uxtb	r2, r3
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010d20:	69fa      	ldr	r2, [r7, #28]
 8010d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d24:	4413      	add	r3, r2
 8010d26:	61fb      	str	r3, [r7, #28]
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	699a      	ldr	r2, [r3, #24]
 8010d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d2e:	441a      	add	r2, r3
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	619a      	str	r2, [r3, #24]
 8010d34:	68fb      	ldr	r3, [r7, #12]
 8010d36:	68da      	ldr	r2, [r3, #12]
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	699b      	ldr	r3, [r3, #24]
 8010d3c:	429a      	cmp	r2, r3
 8010d3e:	bf38      	it	cc
 8010d40:	461a      	movcc	r2, r3
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	60da      	str	r2, [r3, #12]
 8010d46:	683b      	ldr	r3, [r7, #0]
 8010d48:	681a      	ldr	r2, [r3, #0]
 8010d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d4c:	441a      	add	r2, r3
 8010d4e:	683b      	ldr	r3, [r7, #0]
 8010d50:	601a      	str	r2, [r3, #0]
 8010d52:	687a      	ldr	r2, [r7, #4]
 8010d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d56:	1ad3      	subs	r3, r2, r3
 8010d58:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	f47f aeb5 	bne.w	8010acc <f_write+0x76>
 8010d62:	e000      	b.n	8010d66 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010d64:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010d66:	68fb      	ldr	r3, [r7, #12]
 8010d68:	7d1b      	ldrb	r3, [r3, #20]
 8010d6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d6e:	b2da      	uxtb	r2, r3
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8010d74:	2300      	movs	r3, #0
}
 8010d76:	4618      	mov	r0, r3
 8010d78:	3730      	adds	r7, #48	; 0x30
 8010d7a:	46bd      	mov	sp, r7
 8010d7c:	bd80      	pop	{r7, pc}
	...

08010d80 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	b086      	sub	sp, #24
 8010d84:	af00      	add	r7, sp, #0
 8010d86:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	f107 0208 	add.w	r2, r7, #8
 8010d8e:	4611      	mov	r1, r2
 8010d90:	4618      	mov	r0, r3
 8010d92:	f7ff fab7 	bl	8010304 <validate>
 8010d96:	4603      	mov	r3, r0
 8010d98:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010d9a:	7dfb      	ldrb	r3, [r7, #23]
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d167      	bne.n	8010e70 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	7d1b      	ldrb	r3, [r3, #20]
 8010da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d061      	beq.n	8010e70 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	7d1b      	ldrb	r3, [r3, #20]
 8010db0:	b25b      	sxtb	r3, r3
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	da15      	bge.n	8010de2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010db6:	68bb      	ldr	r3, [r7, #8]
 8010db8:	7858      	ldrb	r0, [r3, #1]
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	6a1a      	ldr	r2, [r3, #32]
 8010dc4:	2301      	movs	r3, #1
 8010dc6:	f7fd fc6f 	bl	800e6a8 <disk_write>
 8010dca:	4603      	mov	r3, r0
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d001      	beq.n	8010dd4 <f_sync+0x54>
 8010dd0:	2301      	movs	r3, #1
 8010dd2:	e04e      	b.n	8010e72 <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	7d1b      	ldrb	r3, [r3, #20]
 8010dd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010ddc:	b2da      	uxtb	r2, r3
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010de2:	4b26      	ldr	r3, [pc, #152]	; (8010e7c <f_sync+0xfc>)
 8010de4:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8010de6:	68ba      	ldr	r2, [r7, #8]
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010dec:	4619      	mov	r1, r3
 8010dee:	4610      	mov	r0, r2
 8010df0:	f7fd ff48 	bl	800ec84 <move_window>
 8010df4:	4603      	mov	r3, r0
 8010df6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010df8:	7dfb      	ldrb	r3, [r7, #23]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d138      	bne.n	8010e70 <f_sync+0xf0>
					dir = fp->dir_ptr;
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e02:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010e04:	68fb      	ldr	r3, [r7, #12]
 8010e06:	330b      	adds	r3, #11
 8010e08:	781a      	ldrb	r2, [r3, #0]
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	330b      	adds	r3, #11
 8010e0e:	f042 0220 	orr.w	r2, r2, #32
 8010e12:	b2d2      	uxtb	r2, r2
 8010e14:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	6818      	ldr	r0, [r3, #0]
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	689b      	ldr	r3, [r3, #8]
 8010e1e:	461a      	mov	r2, r3
 8010e20:	68f9      	ldr	r1, [r7, #12]
 8010e22:	f7fe fccd 	bl	800f7c0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	f103 021c 	add.w	r2, r3, #28
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	68db      	ldr	r3, [r3, #12]
 8010e30:	4619      	mov	r1, r3
 8010e32:	4610      	mov	r0, r2
 8010e34:	f7fd fccc 	bl	800e7d0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8010e38:	68fb      	ldr	r3, [r7, #12]
 8010e3a:	3316      	adds	r3, #22
 8010e3c:	6939      	ldr	r1, [r7, #16]
 8010e3e:	4618      	mov	r0, r3
 8010e40:	f7fd fcc6 	bl	800e7d0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010e44:	68fb      	ldr	r3, [r7, #12]
 8010e46:	3312      	adds	r3, #18
 8010e48:	2100      	movs	r1, #0
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	f7fd fca5 	bl	800e79a <st_word>
					fs->wflag = 1;
 8010e50:	68bb      	ldr	r3, [r7, #8]
 8010e52:	2201      	movs	r2, #1
 8010e54:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010e56:	68bb      	ldr	r3, [r7, #8]
 8010e58:	4618      	mov	r0, r3
 8010e5a:	f7fd ff41 	bl	800ece0 <sync_fs>
 8010e5e:	4603      	mov	r3, r0
 8010e60:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	7d1b      	ldrb	r3, [r3, #20]
 8010e66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010e6a:	b2da      	uxtb	r2, r3
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010e70:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e72:	4618      	mov	r0, r3
 8010e74:	3718      	adds	r7, #24
 8010e76:	46bd      	mov	sp, r7
 8010e78:	bd80      	pop	{r7, pc}
 8010e7a:	bf00      	nop
 8010e7c:	274a0000 	.word	0x274a0000

08010e80 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8010e80:	b580      	push	{r7, lr}
 8010e82:	b084      	sub	sp, #16
 8010e84:	af00      	add	r7, sp, #0
 8010e86:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010e88:	6878      	ldr	r0, [r7, #4]
 8010e8a:	f7ff ff79 	bl	8010d80 <f_sync>
 8010e8e:	4603      	mov	r3, r0
 8010e90:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8010e92:	7bfb      	ldrb	r3, [r7, #15]
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d118      	bne.n	8010eca <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	f107 0208 	add.w	r2, r7, #8
 8010e9e:	4611      	mov	r1, r2
 8010ea0:	4618      	mov	r0, r3
 8010ea2:	f7ff fa2f 	bl	8010304 <validate>
 8010ea6:	4603      	mov	r3, r0
 8010ea8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010eaa:	7bfb      	ldrb	r3, [r7, #15]
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d10c      	bne.n	8010eca <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	691b      	ldr	r3, [r3, #16]
 8010eb4:	4618      	mov	r0, r3
 8010eb6:	f7fd fe41 	bl	800eb3c <dec_lock>
 8010eba:	4603      	mov	r3, r0
 8010ebc:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8010ebe:	7bfb      	ldrb	r3, [r7, #15]
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d102      	bne.n	8010eca <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	2200      	movs	r2, #0
 8010ec8:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8010eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ecc:	4618      	mov	r0, r3
 8010ece:	3710      	adds	r7, #16
 8010ed0:	46bd      	mov	sp, r7
 8010ed2:	bd80      	pop	{r7, pc}

08010ed4 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8010ed4:	b590      	push	{r4, r7, lr}
 8010ed6:	b091      	sub	sp, #68	; 0x44
 8010ed8:	af00      	add	r7, sp, #0
 8010eda:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8010edc:	f107 0108 	add.w	r1, r7, #8
 8010ee0:	1d3b      	adds	r3, r7, #4
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	4618      	mov	r0, r3
 8010ee6:	f7fe ff87 	bl	800fdf8 <find_volume>
 8010eea:	4603      	mov	r3, r0
 8010eec:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8010ef0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	d131      	bne.n	8010f5c <f_chdir+0x88>
		dj.obj.fs = fs;
 8010ef8:	68bb      	ldr	r3, [r7, #8]
 8010efa:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8010efc:	687a      	ldr	r2, [r7, #4]
 8010efe:	f107 030c 	add.w	r3, r7, #12
 8010f02:	4611      	mov	r1, r2
 8010f04:	4618      	mov	r0, r3
 8010f06:	f7fe fe47 	bl	800fb98 <follow_path>
 8010f0a:	4603      	mov	r3, r0
 8010f0c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 8010f10:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d11a      	bne.n	8010f4e <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8010f18:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8010f1c:	b25b      	sxtb	r3, r3
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	da03      	bge.n	8010f2a <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8010f22:	68bb      	ldr	r3, [r7, #8]
 8010f24:	697a      	ldr	r2, [r7, #20]
 8010f26:	619a      	str	r2, [r3, #24]
 8010f28:	e011      	b.n	8010f4e <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8010f2a:	7cbb      	ldrb	r3, [r7, #18]
 8010f2c:	f003 0310 	and.w	r3, r3, #16
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d009      	beq.n	8010f48 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8010f34:	68bb      	ldr	r3, [r7, #8]
 8010f36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010f38:	68bc      	ldr	r4, [r7, #8]
 8010f3a:	4611      	mov	r1, r2
 8010f3c:	4618      	mov	r0, r3
 8010f3e:	f7fe fc20 	bl	800f782 <ld_clust>
 8010f42:	4603      	mov	r3, r0
 8010f44:	61a3      	str	r3, [r4, #24]
 8010f46:	e002      	b.n	8010f4e <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8010f48:	2305      	movs	r3, #5
 8010f4a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8010f4e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010f52:	2b04      	cmp	r3, #4
 8010f54:	d102      	bne.n	8010f5c <f_chdir+0x88>
 8010f56:	2305      	movs	r3, #5
 8010f58:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8010f5c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8010f60:	4618      	mov	r0, r3
 8010f62:	3744      	adds	r7, #68	; 0x44
 8010f64:	46bd      	mov	sp, r7
 8010f66:	bd90      	pop	{r4, r7, pc}

08010f68 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8010f68:	b580      	push	{r7, lr}
 8010f6a:	b090      	sub	sp, #64	; 0x40
 8010f6c:	af00      	add	r7, sp, #0
 8010f6e:	6078      	str	r0, [r7, #4]
 8010f70:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	f107 0208 	add.w	r2, r7, #8
 8010f78:	4611      	mov	r1, r2
 8010f7a:	4618      	mov	r0, r3
 8010f7c:	f7ff f9c2 	bl	8010304 <validate>
 8010f80:	4603      	mov	r3, r0
 8010f82:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8010f86:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d103      	bne.n	8010f96 <f_lseek+0x2e>
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	7d5b      	ldrb	r3, [r3, #21]
 8010f92:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8010f96:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d002      	beq.n	8010fa4 <f_lseek+0x3c>
 8010f9e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010fa2:	e201      	b.n	80113a8 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	f000 80d9 	beq.w	8011160 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8010fae:	683b      	ldr	r3, [r7, #0]
 8010fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fb4:	d15a      	bne.n	801106c <f_lseek+0x104>
			tbl = fp->cltbl;
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fba:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8010fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fbe:	1d1a      	adds	r2, r3, #4
 8010fc0:	627a      	str	r2, [r7, #36]	; 0x24
 8010fc2:	681b      	ldr	r3, [r3, #0]
 8010fc4:	617b      	str	r3, [r7, #20]
 8010fc6:	2302      	movs	r3, #2
 8010fc8:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	689b      	ldr	r3, [r3, #8]
 8010fce:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8010fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d03a      	beq.n	801104c <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8010fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fd8:	613b      	str	r3, [r7, #16]
 8010fda:	2300      	movs	r3, #0
 8010fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fe0:	3302      	adds	r3, #2
 8010fe2:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8010fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fe6:	60fb      	str	r3, [r7, #12]
 8010fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fea:	3301      	adds	r3, #1
 8010fec:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010ff2:	4618      	mov	r0, r3
 8010ff4:	f7fd ff03 	bl	800edfe <get_fat>
 8010ff8:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8010ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ffc:	2b01      	cmp	r3, #1
 8010ffe:	d804      	bhi.n	801100a <f_lseek+0xa2>
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	2202      	movs	r2, #2
 8011004:	755a      	strb	r2, [r3, #21]
 8011006:	2302      	movs	r3, #2
 8011008:	e1ce      	b.n	80113a8 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801100a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801100c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011010:	d104      	bne.n	801101c <f_lseek+0xb4>
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	2201      	movs	r2, #1
 8011016:	755a      	strb	r2, [r3, #21]
 8011018:	2301      	movs	r3, #1
 801101a:	e1c5      	b.n	80113a8 <f_lseek+0x440>
					} while (cl == pcl + 1);
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	3301      	adds	r3, #1
 8011020:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011022:	429a      	cmp	r2, r3
 8011024:	d0de      	beq.n	8010fe4 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8011026:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011028:	697b      	ldr	r3, [r7, #20]
 801102a:	429a      	cmp	r2, r3
 801102c:	d809      	bhi.n	8011042 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 801102e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011030:	1d1a      	adds	r2, r3, #4
 8011032:	627a      	str	r2, [r7, #36]	; 0x24
 8011034:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011036:	601a      	str	r2, [r3, #0]
 8011038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801103a:	1d1a      	adds	r2, r3, #4
 801103c:	627a      	str	r2, [r7, #36]	; 0x24
 801103e:	693a      	ldr	r2, [r7, #16]
 8011040:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8011042:	68bb      	ldr	r3, [r7, #8]
 8011044:	69db      	ldr	r3, [r3, #28]
 8011046:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011048:	429a      	cmp	r2, r3
 801104a:	d3c4      	bcc.n	8010fd6 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011050:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011052:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8011054:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011056:	697b      	ldr	r3, [r7, #20]
 8011058:	429a      	cmp	r2, r3
 801105a:	d803      	bhi.n	8011064 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 801105c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801105e:	2200      	movs	r2, #0
 8011060:	601a      	str	r2, [r3, #0]
 8011062:	e19f      	b.n	80113a4 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011064:	2311      	movs	r3, #17
 8011066:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 801106a:	e19b      	b.n	80113a4 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	68db      	ldr	r3, [r3, #12]
 8011070:	683a      	ldr	r2, [r7, #0]
 8011072:	429a      	cmp	r2, r3
 8011074:	d902      	bls.n	801107c <f_lseek+0x114>
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	68db      	ldr	r3, [r3, #12]
 801107a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	683a      	ldr	r2, [r7, #0]
 8011080:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8011082:	683b      	ldr	r3, [r7, #0]
 8011084:	2b00      	cmp	r3, #0
 8011086:	f000 818d 	beq.w	80113a4 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 801108a:	683b      	ldr	r3, [r7, #0]
 801108c:	3b01      	subs	r3, #1
 801108e:	4619      	mov	r1, r3
 8011090:	6878      	ldr	r0, [r7, #4]
 8011092:	f7fe f998 	bl	800f3c6 <clmt_clust>
 8011096:	4602      	mov	r2, r0
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 801109c:	68ba      	ldr	r2, [r7, #8]
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	69db      	ldr	r3, [r3, #28]
 80110a2:	4619      	mov	r1, r3
 80110a4:	4610      	mov	r0, r2
 80110a6:	f7fd fe8b 	bl	800edc0 <clust2sect>
 80110aa:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80110ac:	69bb      	ldr	r3, [r7, #24]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d104      	bne.n	80110bc <f_lseek+0x154>
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	2202      	movs	r2, #2
 80110b6:	755a      	strb	r2, [r3, #21]
 80110b8:	2302      	movs	r3, #2
 80110ba:	e175      	b.n	80113a8 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80110bc:	683b      	ldr	r3, [r7, #0]
 80110be:	3b01      	subs	r3, #1
 80110c0:	68ba      	ldr	r2, [r7, #8]
 80110c2:	8992      	ldrh	r2, [r2, #12]
 80110c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80110c8:	68ba      	ldr	r2, [r7, #8]
 80110ca:	8952      	ldrh	r2, [r2, #10]
 80110cc:	3a01      	subs	r2, #1
 80110ce:	4013      	ands	r3, r2
 80110d0:	69ba      	ldr	r2, [r7, #24]
 80110d2:	4413      	add	r3, r2
 80110d4:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	699b      	ldr	r3, [r3, #24]
 80110da:	68ba      	ldr	r2, [r7, #8]
 80110dc:	8992      	ldrh	r2, [r2, #12]
 80110de:	fbb3 f1f2 	udiv	r1, r3, r2
 80110e2:	fb02 f201 	mul.w	r2, r2, r1
 80110e6:	1a9b      	subs	r3, r3, r2
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	f000 815b 	beq.w	80113a4 <f_lseek+0x43c>
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	6a1b      	ldr	r3, [r3, #32]
 80110f2:	69ba      	ldr	r2, [r7, #24]
 80110f4:	429a      	cmp	r2, r3
 80110f6:	f000 8155 	beq.w	80113a4 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	7d1b      	ldrb	r3, [r3, #20]
 80110fe:	b25b      	sxtb	r3, r3
 8011100:	2b00      	cmp	r3, #0
 8011102:	da18      	bge.n	8011136 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011104:	68bb      	ldr	r3, [r7, #8]
 8011106:	7858      	ldrb	r0, [r3, #1]
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	6a1a      	ldr	r2, [r3, #32]
 8011112:	2301      	movs	r3, #1
 8011114:	f7fd fac8 	bl	800e6a8 <disk_write>
 8011118:	4603      	mov	r3, r0
 801111a:	2b00      	cmp	r3, #0
 801111c:	d004      	beq.n	8011128 <f_lseek+0x1c0>
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	2201      	movs	r2, #1
 8011122:	755a      	strb	r2, [r3, #21]
 8011124:	2301      	movs	r3, #1
 8011126:	e13f      	b.n	80113a8 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	7d1b      	ldrb	r3, [r3, #20]
 801112c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011130:	b2da      	uxtb	r2, r3
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011136:	68bb      	ldr	r3, [r7, #8]
 8011138:	7858      	ldrb	r0, [r3, #1]
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011140:	2301      	movs	r3, #1
 8011142:	69ba      	ldr	r2, [r7, #24]
 8011144:	f7fd fa90 	bl	800e668 <disk_read>
 8011148:	4603      	mov	r3, r0
 801114a:	2b00      	cmp	r3, #0
 801114c:	d004      	beq.n	8011158 <f_lseek+0x1f0>
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	2201      	movs	r2, #1
 8011152:	755a      	strb	r2, [r3, #21]
 8011154:	2301      	movs	r3, #1
 8011156:	e127      	b.n	80113a8 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	69ba      	ldr	r2, [r7, #24]
 801115c:	621a      	str	r2, [r3, #32]
 801115e:	e121      	b.n	80113a4 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	68db      	ldr	r3, [r3, #12]
 8011164:	683a      	ldr	r2, [r7, #0]
 8011166:	429a      	cmp	r2, r3
 8011168:	d908      	bls.n	801117c <f_lseek+0x214>
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	7d1b      	ldrb	r3, [r3, #20]
 801116e:	f003 0302 	and.w	r3, r3, #2
 8011172:	2b00      	cmp	r3, #0
 8011174:	d102      	bne.n	801117c <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	68db      	ldr	r3, [r3, #12]
 801117a:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	699b      	ldr	r3, [r3, #24]
 8011180:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8011182:	2300      	movs	r3, #0
 8011184:	637b      	str	r3, [r7, #52]	; 0x34
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801118a:	619a      	str	r2, [r3, #24]
		if (ofs) {
 801118c:	683b      	ldr	r3, [r7, #0]
 801118e:	2b00      	cmp	r3, #0
 8011190:	f000 80b5 	beq.w	80112fe <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8011194:	68bb      	ldr	r3, [r7, #8]
 8011196:	895b      	ldrh	r3, [r3, #10]
 8011198:	461a      	mov	r2, r3
 801119a:	68bb      	ldr	r3, [r7, #8]
 801119c:	899b      	ldrh	r3, [r3, #12]
 801119e:	fb03 f302 	mul.w	r3, r3, r2
 80111a2:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80111a4:	6a3b      	ldr	r3, [r7, #32]
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d01b      	beq.n	80111e2 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80111aa:	683b      	ldr	r3, [r7, #0]
 80111ac:	1e5a      	subs	r2, r3, #1
 80111ae:	69fb      	ldr	r3, [r7, #28]
 80111b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80111b4:	6a3b      	ldr	r3, [r7, #32]
 80111b6:	1e59      	subs	r1, r3, #1
 80111b8:	69fb      	ldr	r3, [r7, #28]
 80111ba:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80111be:	429a      	cmp	r2, r3
 80111c0:	d30f      	bcc.n	80111e2 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80111c2:	6a3b      	ldr	r3, [r7, #32]
 80111c4:	1e5a      	subs	r2, r3, #1
 80111c6:	69fb      	ldr	r3, [r7, #28]
 80111c8:	425b      	negs	r3, r3
 80111ca:	401a      	ands	r2, r3
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	699b      	ldr	r3, [r3, #24]
 80111d4:	683a      	ldr	r2, [r7, #0]
 80111d6:	1ad3      	subs	r3, r2, r3
 80111d8:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	69db      	ldr	r3, [r3, #28]
 80111de:	63bb      	str	r3, [r7, #56]	; 0x38
 80111e0:	e022      	b.n	8011228 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	689b      	ldr	r3, [r3, #8]
 80111e6:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80111e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d119      	bne.n	8011222 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	2100      	movs	r1, #0
 80111f2:	4618      	mov	r0, r3
 80111f4:	f7fe f84f 	bl	800f296 <create_chain>
 80111f8:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80111fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111fc:	2b01      	cmp	r3, #1
 80111fe:	d104      	bne.n	801120a <f_lseek+0x2a2>
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	2202      	movs	r2, #2
 8011204:	755a      	strb	r2, [r3, #21]
 8011206:	2302      	movs	r3, #2
 8011208:	e0ce      	b.n	80113a8 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801120a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801120c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011210:	d104      	bne.n	801121c <f_lseek+0x2b4>
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	2201      	movs	r2, #1
 8011216:	755a      	strb	r2, [r3, #21]
 8011218:	2301      	movs	r3, #1
 801121a:	e0c5      	b.n	80113a8 <f_lseek+0x440>
					fp->obj.sclust = clst;
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011220:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011226:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8011228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801122a:	2b00      	cmp	r3, #0
 801122c:	d067      	beq.n	80112fe <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 801122e:	e03a      	b.n	80112a6 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8011230:	683a      	ldr	r2, [r7, #0]
 8011232:	69fb      	ldr	r3, [r7, #28]
 8011234:	1ad3      	subs	r3, r2, r3
 8011236:	603b      	str	r3, [r7, #0]
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	699a      	ldr	r2, [r3, #24]
 801123c:	69fb      	ldr	r3, [r7, #28]
 801123e:	441a      	add	r2, r3
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	7d1b      	ldrb	r3, [r3, #20]
 8011248:	f003 0302 	and.w	r3, r3, #2
 801124c:	2b00      	cmp	r3, #0
 801124e:	d00b      	beq.n	8011268 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011254:	4618      	mov	r0, r3
 8011256:	f7fe f81e 	bl	800f296 <create_chain>
 801125a:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801125c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801125e:	2b00      	cmp	r3, #0
 8011260:	d108      	bne.n	8011274 <f_lseek+0x30c>
							ofs = 0; break;
 8011262:	2300      	movs	r3, #0
 8011264:	603b      	str	r3, [r7, #0]
 8011266:	e022      	b.n	80112ae <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801126c:	4618      	mov	r0, r3
 801126e:	f7fd fdc6 	bl	800edfe <get_fat>
 8011272:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011276:	f1b3 3fff 	cmp.w	r3, #4294967295
 801127a:	d104      	bne.n	8011286 <f_lseek+0x31e>
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	2201      	movs	r2, #1
 8011280:	755a      	strb	r2, [r3, #21]
 8011282:	2301      	movs	r3, #1
 8011284:	e090      	b.n	80113a8 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8011286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011288:	2b01      	cmp	r3, #1
 801128a:	d904      	bls.n	8011296 <f_lseek+0x32e>
 801128c:	68bb      	ldr	r3, [r7, #8]
 801128e:	69db      	ldr	r3, [r3, #28]
 8011290:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011292:	429a      	cmp	r2, r3
 8011294:	d304      	bcc.n	80112a0 <f_lseek+0x338>
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	2202      	movs	r2, #2
 801129a:	755a      	strb	r2, [r3, #21]
 801129c:	2302      	movs	r3, #2
 801129e:	e083      	b.n	80113a8 <f_lseek+0x440>
					fp->clust = clst;
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112a4:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80112a6:	683a      	ldr	r2, [r7, #0]
 80112a8:	69fb      	ldr	r3, [r7, #28]
 80112aa:	429a      	cmp	r2, r3
 80112ac:	d8c0      	bhi.n	8011230 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	699a      	ldr	r2, [r3, #24]
 80112b2:	683b      	ldr	r3, [r7, #0]
 80112b4:	441a      	add	r2, r3
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80112ba:	68bb      	ldr	r3, [r7, #8]
 80112bc:	899b      	ldrh	r3, [r3, #12]
 80112be:	461a      	mov	r2, r3
 80112c0:	683b      	ldr	r3, [r7, #0]
 80112c2:	fbb3 f1f2 	udiv	r1, r3, r2
 80112c6:	fb02 f201 	mul.w	r2, r2, r1
 80112ca:	1a9b      	subs	r3, r3, r2
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d016      	beq.n	80112fe <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80112d0:	68bb      	ldr	r3, [r7, #8]
 80112d2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80112d4:	4618      	mov	r0, r3
 80112d6:	f7fd fd73 	bl	800edc0 <clust2sect>
 80112da:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80112dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d104      	bne.n	80112ec <f_lseek+0x384>
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	2202      	movs	r2, #2
 80112e6:	755a      	strb	r2, [r3, #21]
 80112e8:	2302      	movs	r3, #2
 80112ea:	e05d      	b.n	80113a8 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 80112ec:	68bb      	ldr	r3, [r7, #8]
 80112ee:	899b      	ldrh	r3, [r3, #12]
 80112f0:	461a      	mov	r2, r3
 80112f2:	683b      	ldr	r3, [r7, #0]
 80112f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80112f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80112fa:	4413      	add	r3, r2
 80112fc:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	699a      	ldr	r2, [r3, #24]
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	68db      	ldr	r3, [r3, #12]
 8011306:	429a      	cmp	r2, r3
 8011308:	d90a      	bls.n	8011320 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	699a      	ldr	r2, [r3, #24]
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	7d1b      	ldrb	r3, [r3, #20]
 8011316:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801131a:	b2da      	uxtb	r2, r3
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	699b      	ldr	r3, [r3, #24]
 8011324:	68ba      	ldr	r2, [r7, #8]
 8011326:	8992      	ldrh	r2, [r2, #12]
 8011328:	fbb3 f1f2 	udiv	r1, r3, r2
 801132c:	fb02 f201 	mul.w	r2, r2, r1
 8011330:	1a9b      	subs	r3, r3, r2
 8011332:	2b00      	cmp	r3, #0
 8011334:	d036      	beq.n	80113a4 <f_lseek+0x43c>
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	6a1b      	ldr	r3, [r3, #32]
 801133a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801133c:	429a      	cmp	r2, r3
 801133e:	d031      	beq.n	80113a4 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	7d1b      	ldrb	r3, [r3, #20]
 8011344:	b25b      	sxtb	r3, r3
 8011346:	2b00      	cmp	r3, #0
 8011348:	da18      	bge.n	801137c <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801134a:	68bb      	ldr	r3, [r7, #8]
 801134c:	7858      	ldrb	r0, [r3, #1]
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	6a1a      	ldr	r2, [r3, #32]
 8011358:	2301      	movs	r3, #1
 801135a:	f7fd f9a5 	bl	800e6a8 <disk_write>
 801135e:	4603      	mov	r3, r0
 8011360:	2b00      	cmp	r3, #0
 8011362:	d004      	beq.n	801136e <f_lseek+0x406>
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	2201      	movs	r2, #1
 8011368:	755a      	strb	r2, [r3, #21]
 801136a:	2301      	movs	r3, #1
 801136c:	e01c      	b.n	80113a8 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	7d1b      	ldrb	r3, [r3, #20]
 8011372:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011376:	b2da      	uxtb	r2, r3
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 801137c:	68bb      	ldr	r3, [r7, #8]
 801137e:	7858      	ldrb	r0, [r3, #1]
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011386:	2301      	movs	r3, #1
 8011388:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801138a:	f7fd f96d 	bl	800e668 <disk_read>
 801138e:	4603      	mov	r3, r0
 8011390:	2b00      	cmp	r3, #0
 8011392:	d004      	beq.n	801139e <f_lseek+0x436>
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	2201      	movs	r2, #1
 8011398:	755a      	strb	r2, [r3, #21]
 801139a:	2301      	movs	r3, #1
 801139c:	e004      	b.n	80113a8 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80113a2:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80113a4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80113a8:	4618      	mov	r0, r3
 80113aa:	3740      	adds	r7, #64	; 0x40
 80113ac:	46bd      	mov	sp, r7
 80113ae:	bd80      	pop	{r7, pc}

080113b0 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 80113b0:	b580      	push	{r7, lr}
 80113b2:	b09e      	sub	sp, #120	; 0x78
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 80113b8:	2300      	movs	r3, #0
 80113ba:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80113bc:	f107 010c 	add.w	r1, r7, #12
 80113c0:	1d3b      	adds	r3, r7, #4
 80113c2:	2202      	movs	r2, #2
 80113c4:	4618      	mov	r0, r3
 80113c6:	f7fe fd17 	bl	800fdf8 <find_volume>
 80113ca:	4603      	mov	r3, r0
 80113cc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 80113d0:	68fb      	ldr	r3, [r7, #12]
 80113d2:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 80113d4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80113d8:	2b00      	cmp	r3, #0
 80113da:	f040 80a4 	bne.w	8011526 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 80113de:	687a      	ldr	r2, [r7, #4]
 80113e0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80113e4:	4611      	mov	r1, r2
 80113e6:	4618      	mov	r0, r3
 80113e8:	f7fe fbd6 	bl	800fb98 <follow_path>
 80113ec:	4603      	mov	r3, r0
 80113ee:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 80113f2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d108      	bne.n	801140c <f_unlink+0x5c>
 80113fa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80113fe:	f003 0320 	and.w	r3, r3, #32
 8011402:	2b00      	cmp	r3, #0
 8011404:	d002      	beq.n	801140c <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8011406:	2306      	movs	r3, #6
 8011408:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 801140c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011410:	2b00      	cmp	r3, #0
 8011412:	d108      	bne.n	8011426 <f_unlink+0x76>
 8011414:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011418:	2102      	movs	r1, #2
 801141a:	4618      	mov	r0, r3
 801141c:	f7fd fa82 	bl	800e924 <chk_lock>
 8011420:	4603      	mov	r3, r0
 8011422:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8011426:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801142a:	2b00      	cmp	r3, #0
 801142c:	d17b      	bne.n	8011526 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 801142e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8011432:	b25b      	sxtb	r3, r3
 8011434:	2b00      	cmp	r3, #0
 8011436:	da03      	bge.n	8011440 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8011438:	2306      	movs	r3, #6
 801143a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 801143e:	e008      	b.n	8011452 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8011440:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8011444:	f003 0301 	and.w	r3, r3, #1
 8011448:	2b00      	cmp	r3, #0
 801144a:	d002      	beq.n	8011452 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 801144c:	2307      	movs	r3, #7
 801144e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8011452:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011456:	2b00      	cmp	r3, #0
 8011458:	d13d      	bne.n	80114d6 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801145e:	4611      	mov	r1, r2
 8011460:	4618      	mov	r0, r3
 8011462:	f7fe f98e 	bl	800f782 <ld_clust>
 8011466:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8011468:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801146c:	f003 0310 	and.w	r3, r3, #16
 8011470:	2b00      	cmp	r3, #0
 8011472:	d030      	beq.n	80114d6 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	699b      	ldr	r3, [r3, #24]
 8011478:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801147a:	429a      	cmp	r2, r3
 801147c:	d103      	bne.n	8011486 <f_unlink+0xd6>
						res = FR_DENIED;
 801147e:	2307      	movs	r3, #7
 8011480:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8011484:	e027      	b.n	80114d6 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8011486:	68fb      	ldr	r3, [r7, #12]
 8011488:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 801148a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801148c:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 801148e:	f107 0310 	add.w	r3, r7, #16
 8011492:	2100      	movs	r1, #0
 8011494:	4618      	mov	r0, r3
 8011496:	f7fd ffce 	bl	800f436 <dir_sdi>
 801149a:	4603      	mov	r3, r0
 801149c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 80114a0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d116      	bne.n	80114d6 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 80114a8:	f107 0310 	add.w	r3, r7, #16
 80114ac:	2100      	movs	r1, #0
 80114ae:	4618      	mov	r0, r3
 80114b0:	f7fe f9a6 	bl	800f800 <dir_read>
 80114b4:	4603      	mov	r3, r0
 80114b6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 80114ba:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d102      	bne.n	80114c8 <f_unlink+0x118>
 80114c2:	2307      	movs	r3, #7
 80114c4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 80114c8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80114cc:	2b04      	cmp	r3, #4
 80114ce:	d102      	bne.n	80114d6 <f_unlink+0x126>
 80114d0:	2300      	movs	r3, #0
 80114d2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 80114d6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d123      	bne.n	8011526 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 80114de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80114e2:	4618      	mov	r0, r3
 80114e4:	f7fe fa70 	bl	800f9c8 <dir_remove>
 80114e8:	4603      	mov	r3, r0
 80114ea:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 80114ee:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80114f2:	2b00      	cmp	r3, #0
 80114f4:	d10c      	bne.n	8011510 <f_unlink+0x160>
 80114f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d009      	beq.n	8011510 <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 80114fc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011500:	2200      	movs	r2, #0
 8011502:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8011504:	4618      	mov	r0, r3
 8011506:	f7fd fe61 	bl	800f1cc <remove_chain>
 801150a:	4603      	mov	r3, r0
 801150c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8011510:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011514:	2b00      	cmp	r3, #0
 8011516:	d106      	bne.n	8011526 <f_unlink+0x176>
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	4618      	mov	r0, r3
 801151c:	f7fd fbe0 	bl	800ece0 <sync_fs>
 8011520:	4603      	mov	r3, r0
 8011522:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8011526:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 801152a:	4618      	mov	r0, r3
 801152c:	3778      	adds	r7, #120	; 0x78
 801152e:	46bd      	mov	sp, r7
 8011530:	bd80      	pop	{r7, pc}
	...

08011534 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8011534:	b580      	push	{r7, lr}
 8011536:	b096      	sub	sp, #88	; 0x58
 8011538:	af00      	add	r7, sp, #0
 801153a:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 801153c:	f107 0108 	add.w	r1, r7, #8
 8011540:	1d3b      	adds	r3, r7, #4
 8011542:	2202      	movs	r2, #2
 8011544:	4618      	mov	r0, r3
 8011546:	f7fe fc57 	bl	800fdf8 <find_volume>
 801154a:	4603      	mov	r3, r0
 801154c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 8011550:	68bb      	ldr	r3, [r7, #8]
 8011552:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8011554:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011558:	2b00      	cmp	r3, #0
 801155a:	f040 80fe 	bne.w	801175a <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 801155e:	687a      	ldr	r2, [r7, #4]
 8011560:	f107 030c 	add.w	r3, r7, #12
 8011564:	4611      	mov	r1, r2
 8011566:	4618      	mov	r0, r3
 8011568:	f7fe fb16 	bl	800fb98 <follow_path>
 801156c:	4603      	mov	r3, r0
 801156e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8011572:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011576:	2b00      	cmp	r3, #0
 8011578:	d102      	bne.n	8011580 <f_mkdir+0x4c>
 801157a:	2308      	movs	r3, #8
 801157c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 8011580:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011584:	2b04      	cmp	r3, #4
 8011586:	d108      	bne.n	801159a <f_mkdir+0x66>
 8011588:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801158c:	f003 0320 	and.w	r3, r3, #32
 8011590:	2b00      	cmp	r3, #0
 8011592:	d002      	beq.n	801159a <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 8011594:	2306      	movs	r3, #6
 8011596:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 801159a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801159e:	2b04      	cmp	r3, #4
 80115a0:	f040 80db 	bne.w	801175a <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80115a4:	f107 030c 	add.w	r3, r7, #12
 80115a8:	2100      	movs	r1, #0
 80115aa:	4618      	mov	r0, r3
 80115ac:	f7fd fe73 	bl	800f296 <create_chain>
 80115b0:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80115b2:	68bb      	ldr	r3, [r7, #8]
 80115b4:	895b      	ldrh	r3, [r3, #10]
 80115b6:	461a      	mov	r2, r3
 80115b8:	68bb      	ldr	r3, [r7, #8]
 80115ba:	899b      	ldrh	r3, [r3, #12]
 80115bc:	fb03 f302 	mul.w	r3, r3, r2
 80115c0:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 80115c2:	2300      	movs	r3, #0
 80115c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 80115c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d102      	bne.n	80115d4 <f_mkdir+0xa0>
 80115ce:	2307      	movs	r3, #7
 80115d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 80115d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80115d6:	2b01      	cmp	r3, #1
 80115d8:	d102      	bne.n	80115e0 <f_mkdir+0xac>
 80115da:	2302      	movs	r3, #2
 80115dc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 80115e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80115e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115e6:	d102      	bne.n	80115ee <f_mkdir+0xba>
 80115e8:	2301      	movs	r3, #1
 80115ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 80115ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d106      	bne.n	8011604 <f_mkdir+0xd0>
 80115f6:	68bb      	ldr	r3, [r7, #8]
 80115f8:	4618      	mov	r0, r3
 80115fa:	f7fd faff 	bl	800ebfc <sync_window>
 80115fe:	4603      	mov	r3, r0
 8011600:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8011604:	4b58      	ldr	r3, [pc, #352]	; (8011768 <f_mkdir+0x234>)
 8011606:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8011608:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801160c:	2b00      	cmp	r3, #0
 801160e:	d16c      	bne.n	80116ea <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 8011610:	68bb      	ldr	r3, [r7, #8]
 8011612:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011614:	4618      	mov	r0, r3
 8011616:	f7fd fbd3 	bl	800edc0 <clust2sect>
 801161a:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 801161c:	68bb      	ldr	r3, [r7, #8]
 801161e:	3338      	adds	r3, #56	; 0x38
 8011620:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8011622:	68bb      	ldr	r3, [r7, #8]
 8011624:	899b      	ldrh	r3, [r3, #12]
 8011626:	461a      	mov	r2, r3
 8011628:	2100      	movs	r1, #0
 801162a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 801162c:	f7fd f91d 	bl	800e86a <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8011630:	220b      	movs	r2, #11
 8011632:	2120      	movs	r1, #32
 8011634:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011636:	f7fd f918 	bl	800e86a <mem_set>
					dir[DIR_Name] = '.';
 801163a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801163c:	222e      	movs	r2, #46	; 0x2e
 801163e:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8011640:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011642:	330b      	adds	r3, #11
 8011644:	2210      	movs	r2, #16
 8011646:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8011648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801164a:	3316      	adds	r3, #22
 801164c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801164e:	4618      	mov	r0, r3
 8011650:	f7fd f8be 	bl	800e7d0 <st_dword>
					st_clust(fs, dir, dcl);
 8011654:	68bb      	ldr	r3, [r7, #8]
 8011656:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011658:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801165a:	4618      	mov	r0, r3
 801165c:	f7fe f8b0 	bl	800f7c0 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8011660:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011662:	3320      	adds	r3, #32
 8011664:	2220      	movs	r2, #32
 8011666:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011668:	4618      	mov	r0, r3
 801166a:	f7fd f8dd 	bl	800e828 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801166e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011670:	3321      	adds	r3, #33	; 0x21
 8011672:	222e      	movs	r2, #46	; 0x2e
 8011674:	701a      	strb	r2, [r3, #0]
 8011676:	697b      	ldr	r3, [r7, #20]
 8011678:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 801167a:	68bb      	ldr	r3, [r7, #8]
 801167c:	781b      	ldrb	r3, [r3, #0]
 801167e:	2b03      	cmp	r3, #3
 8011680:	d106      	bne.n	8011690 <f_mkdir+0x15c>
 8011682:	68bb      	ldr	r3, [r7, #8]
 8011684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011686:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011688:	429a      	cmp	r2, r3
 801168a:	d101      	bne.n	8011690 <f_mkdir+0x15c>
 801168c:	2300      	movs	r3, #0
 801168e:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 8011690:	68b8      	ldr	r0, [r7, #8]
 8011692:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011694:	3320      	adds	r3, #32
 8011696:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011698:	4619      	mov	r1, r3
 801169a:	f7fe f891 	bl	800f7c0 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801169e:	68bb      	ldr	r3, [r7, #8]
 80116a0:	895b      	ldrh	r3, [r3, #10]
 80116a2:	653b      	str	r3, [r7, #80]	; 0x50
 80116a4:	e01c      	b.n	80116e0 <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 80116a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80116a8:	1c5a      	adds	r2, r3, #1
 80116aa:	64fa      	str	r2, [r7, #76]	; 0x4c
 80116ac:	68ba      	ldr	r2, [r7, #8]
 80116ae:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 80116b0:	68bb      	ldr	r3, [r7, #8]
 80116b2:	2201      	movs	r2, #1
 80116b4:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 80116b6:	68bb      	ldr	r3, [r7, #8]
 80116b8:	4618      	mov	r0, r3
 80116ba:	f7fd fa9f 	bl	800ebfc <sync_window>
 80116be:	4603      	mov	r3, r0
 80116c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 80116c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d10d      	bne.n	80116e8 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 80116cc:	68bb      	ldr	r3, [r7, #8]
 80116ce:	899b      	ldrh	r3, [r3, #12]
 80116d0:	461a      	mov	r2, r3
 80116d2:	2100      	movs	r1, #0
 80116d4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80116d6:	f7fd f8c8 	bl	800e86a <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80116da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80116dc:	3b01      	subs	r3, #1
 80116de:	653b      	str	r3, [r7, #80]	; 0x50
 80116e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d1df      	bne.n	80116a6 <f_mkdir+0x172>
 80116e6:	e000      	b.n	80116ea <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 80116e8:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 80116ea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	d107      	bne.n	8011702 <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 80116f2:	f107 030c 	add.w	r3, r7, #12
 80116f6:	4618      	mov	r0, r3
 80116f8:	f7fe f934 	bl	800f964 <dir_register>
 80116fc:	4603      	mov	r3, r0
 80116fe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 8011702:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011706:	2b00      	cmp	r3, #0
 8011708:	d120      	bne.n	801174c <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 801170a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801170c:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801170e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011710:	3316      	adds	r3, #22
 8011712:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011714:	4618      	mov	r0, r3
 8011716:	f7fd f85b 	bl	800e7d0 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 801171a:	68bb      	ldr	r3, [r7, #8]
 801171c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801171e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011720:	4618      	mov	r0, r3
 8011722:	f7fe f84d 	bl	800f7c0 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8011726:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011728:	330b      	adds	r3, #11
 801172a:	2210      	movs	r2, #16
 801172c:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801172e:	68bb      	ldr	r3, [r7, #8]
 8011730:	2201      	movs	r2, #1
 8011732:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8011734:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011738:	2b00      	cmp	r3, #0
 801173a:	d10e      	bne.n	801175a <f_mkdir+0x226>
					res = sync_fs(fs);
 801173c:	68bb      	ldr	r3, [r7, #8]
 801173e:	4618      	mov	r0, r3
 8011740:	f7fd face 	bl	800ece0 <sync_fs>
 8011744:	4603      	mov	r3, r0
 8011746:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 801174a:	e006      	b.n	801175a <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 801174c:	f107 030c 	add.w	r3, r7, #12
 8011750:	2200      	movs	r2, #0
 8011752:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011754:	4618      	mov	r0, r3
 8011756:	f7fd fd39 	bl	800f1cc <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801175a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801175e:	4618      	mov	r0, r3
 8011760:	3758      	adds	r7, #88	; 0x58
 8011762:	46bd      	mov	sp, r7
 8011764:	bd80      	pop	{r7, pc}
 8011766:	bf00      	nop
 8011768:	274a0000 	.word	0x274a0000

0801176c <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 801176c:	b580      	push	{r7, lr}
 801176e:	b088      	sub	sp, #32
 8011770:	af00      	add	r7, sp, #0
 8011772:	60f8      	str	r0, [r7, #12]
 8011774:	60b9      	str	r1, [r7, #8]
 8011776:	607a      	str	r2, [r7, #4]
	int n = 0;
 8011778:	2300      	movs	r3, #0
 801177a:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 801177c:	68fb      	ldr	r3, [r7, #12]
 801177e:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8011780:	e017      	b.n	80117b2 <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8011782:	f107 0310 	add.w	r3, r7, #16
 8011786:	f107 0114 	add.w	r1, r7, #20
 801178a:	2201      	movs	r2, #1
 801178c:	6878      	ldr	r0, [r7, #4]
 801178e:	f7ff f803 	bl	8010798 <f_read>
		if (rc != 1) break;
 8011792:	693b      	ldr	r3, [r7, #16]
 8011794:	2b01      	cmp	r3, #1
 8011796:	d112      	bne.n	80117be <f_gets+0x52>
		c = s[0];
 8011798:	7d3b      	ldrb	r3, [r7, #20]
 801179a:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 801179c:	69bb      	ldr	r3, [r7, #24]
 801179e:	1c5a      	adds	r2, r3, #1
 80117a0:	61ba      	str	r2, [r7, #24]
 80117a2:	7dfa      	ldrb	r2, [r7, #23]
 80117a4:	701a      	strb	r2, [r3, #0]
		n++;
 80117a6:	69fb      	ldr	r3, [r7, #28]
 80117a8:	3301      	adds	r3, #1
 80117aa:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 80117ac:	7dfb      	ldrb	r3, [r7, #23]
 80117ae:	2b0a      	cmp	r3, #10
 80117b0:	d007      	beq.n	80117c2 <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80117b2:	68bb      	ldr	r3, [r7, #8]
 80117b4:	3b01      	subs	r3, #1
 80117b6:	69fa      	ldr	r2, [r7, #28]
 80117b8:	429a      	cmp	r2, r3
 80117ba:	dbe2      	blt.n	8011782 <f_gets+0x16>
 80117bc:	e002      	b.n	80117c4 <f_gets+0x58>
		if (rc != 1) break;
 80117be:	bf00      	nop
 80117c0:	e000      	b.n	80117c4 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 80117c2:	bf00      	nop
	}
	*p = 0;
 80117c4:	69bb      	ldr	r3, [r7, #24]
 80117c6:	2200      	movs	r2, #0
 80117c8:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 80117ca:	69fb      	ldr	r3, [r7, #28]
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d001      	beq.n	80117d4 <f_gets+0x68>
 80117d0:	68fb      	ldr	r3, [r7, #12]
 80117d2:	e000      	b.n	80117d6 <f_gets+0x6a>
 80117d4:	2300      	movs	r3, #0
}
 80117d6:	4618      	mov	r0, r3
 80117d8:	3720      	adds	r7, #32
 80117da:	46bd      	mov	sp, r7
 80117dc:	bd80      	pop	{r7, pc}
	...

080117e0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80117e0:	b480      	push	{r7}
 80117e2:	b087      	sub	sp, #28
 80117e4:	af00      	add	r7, sp, #0
 80117e6:	60f8      	str	r0, [r7, #12]
 80117e8:	60b9      	str	r1, [r7, #8]
 80117ea:	4613      	mov	r3, r2
 80117ec:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80117ee:	2301      	movs	r3, #1
 80117f0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80117f2:	2300      	movs	r3, #0
 80117f4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80117f6:	4b1f      	ldr	r3, [pc, #124]	; (8011874 <FATFS_LinkDriverEx+0x94>)
 80117f8:	7a5b      	ldrb	r3, [r3, #9]
 80117fa:	b2db      	uxtb	r3, r3
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d131      	bne.n	8011864 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011800:	4b1c      	ldr	r3, [pc, #112]	; (8011874 <FATFS_LinkDriverEx+0x94>)
 8011802:	7a5b      	ldrb	r3, [r3, #9]
 8011804:	b2db      	uxtb	r3, r3
 8011806:	461a      	mov	r2, r3
 8011808:	4b1a      	ldr	r3, [pc, #104]	; (8011874 <FATFS_LinkDriverEx+0x94>)
 801180a:	2100      	movs	r1, #0
 801180c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801180e:	4b19      	ldr	r3, [pc, #100]	; (8011874 <FATFS_LinkDriverEx+0x94>)
 8011810:	7a5b      	ldrb	r3, [r3, #9]
 8011812:	b2db      	uxtb	r3, r3
 8011814:	4a17      	ldr	r2, [pc, #92]	; (8011874 <FATFS_LinkDriverEx+0x94>)
 8011816:	009b      	lsls	r3, r3, #2
 8011818:	4413      	add	r3, r2
 801181a:	68fa      	ldr	r2, [r7, #12]
 801181c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801181e:	4b15      	ldr	r3, [pc, #84]	; (8011874 <FATFS_LinkDriverEx+0x94>)
 8011820:	7a5b      	ldrb	r3, [r3, #9]
 8011822:	b2db      	uxtb	r3, r3
 8011824:	461a      	mov	r2, r3
 8011826:	4b13      	ldr	r3, [pc, #76]	; (8011874 <FATFS_LinkDriverEx+0x94>)
 8011828:	4413      	add	r3, r2
 801182a:	79fa      	ldrb	r2, [r7, #7]
 801182c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801182e:	4b11      	ldr	r3, [pc, #68]	; (8011874 <FATFS_LinkDriverEx+0x94>)
 8011830:	7a5b      	ldrb	r3, [r3, #9]
 8011832:	b2db      	uxtb	r3, r3
 8011834:	1c5a      	adds	r2, r3, #1
 8011836:	b2d1      	uxtb	r1, r2
 8011838:	4a0e      	ldr	r2, [pc, #56]	; (8011874 <FATFS_LinkDriverEx+0x94>)
 801183a:	7251      	strb	r1, [r2, #9]
 801183c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801183e:	7dbb      	ldrb	r3, [r7, #22]
 8011840:	3330      	adds	r3, #48	; 0x30
 8011842:	b2da      	uxtb	r2, r3
 8011844:	68bb      	ldr	r3, [r7, #8]
 8011846:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011848:	68bb      	ldr	r3, [r7, #8]
 801184a:	3301      	adds	r3, #1
 801184c:	223a      	movs	r2, #58	; 0x3a
 801184e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011850:	68bb      	ldr	r3, [r7, #8]
 8011852:	3302      	adds	r3, #2
 8011854:	222f      	movs	r2, #47	; 0x2f
 8011856:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011858:	68bb      	ldr	r3, [r7, #8]
 801185a:	3303      	adds	r3, #3
 801185c:	2200      	movs	r2, #0
 801185e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011860:	2300      	movs	r3, #0
 8011862:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011864:	7dfb      	ldrb	r3, [r7, #23]
}
 8011866:	4618      	mov	r0, r3
 8011868:	371c      	adds	r7, #28
 801186a:	46bd      	mov	sp, r7
 801186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011870:	4770      	bx	lr
 8011872:	bf00      	nop
 8011874:	2002b14c 	.word	0x2002b14c

08011878 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011878:	b580      	push	{r7, lr}
 801187a:	b082      	sub	sp, #8
 801187c:	af00      	add	r7, sp, #0
 801187e:	6078      	str	r0, [r7, #4]
 8011880:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011882:	2200      	movs	r2, #0
 8011884:	6839      	ldr	r1, [r7, #0]
 8011886:	6878      	ldr	r0, [r7, #4]
 8011888:	f7ff ffaa 	bl	80117e0 <FATFS_LinkDriverEx>
 801188c:	4603      	mov	r3, r0
}
 801188e:	4618      	mov	r0, r3
 8011890:	3708      	adds	r7, #8
 8011892:	46bd      	mov	sp, r7
 8011894:	bd80      	pop	{r7, pc}

08011896 <__cxa_guard_acquire>:
 8011896:	6803      	ldr	r3, [r0, #0]
 8011898:	07db      	lsls	r3, r3, #31
 801189a:	d406      	bmi.n	80118aa <__cxa_guard_acquire+0x14>
 801189c:	7843      	ldrb	r3, [r0, #1]
 801189e:	b103      	cbz	r3, 80118a2 <__cxa_guard_acquire+0xc>
 80118a0:	deff      	udf	#255	; 0xff
 80118a2:	2301      	movs	r3, #1
 80118a4:	7043      	strb	r3, [r0, #1]
 80118a6:	4618      	mov	r0, r3
 80118a8:	4770      	bx	lr
 80118aa:	2000      	movs	r0, #0
 80118ac:	4770      	bx	lr

080118ae <__cxa_guard_release>:
 80118ae:	2301      	movs	r3, #1
 80118b0:	6003      	str	r3, [r0, #0]
 80118b2:	4770      	bx	lr
 80118b4:	0000      	movs	r0, r0
	...

080118b8 <cos>:
 80118b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118ba:	ec51 0b10 	vmov	r0, r1, d0
 80118be:	4a1e      	ldr	r2, [pc, #120]	; (8011938 <cos+0x80>)
 80118c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80118c4:	4293      	cmp	r3, r2
 80118c6:	dc06      	bgt.n	80118d6 <cos+0x1e>
 80118c8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8011930 <cos+0x78>
 80118cc:	f000 fa74 	bl	8011db8 <__kernel_cos>
 80118d0:	ec51 0b10 	vmov	r0, r1, d0
 80118d4:	e007      	b.n	80118e6 <cos+0x2e>
 80118d6:	4a19      	ldr	r2, [pc, #100]	; (801193c <cos+0x84>)
 80118d8:	4293      	cmp	r3, r2
 80118da:	dd09      	ble.n	80118f0 <cos+0x38>
 80118dc:	ee10 2a10 	vmov	r2, s0
 80118e0:	460b      	mov	r3, r1
 80118e2:	f7ee fce9 	bl	80002b8 <__aeabi_dsub>
 80118e6:	ec41 0b10 	vmov	d0, r0, r1
 80118ea:	b005      	add	sp, #20
 80118ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80118f0:	4668      	mov	r0, sp
 80118f2:	f000 f86d 	bl	80119d0 <__ieee754_rem_pio2>
 80118f6:	f000 0003 	and.w	r0, r0, #3
 80118fa:	2801      	cmp	r0, #1
 80118fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011900:	ed9d 0b00 	vldr	d0, [sp]
 8011904:	d007      	beq.n	8011916 <cos+0x5e>
 8011906:	2802      	cmp	r0, #2
 8011908:	d00e      	beq.n	8011928 <cos+0x70>
 801190a:	2800      	cmp	r0, #0
 801190c:	d0de      	beq.n	80118cc <cos+0x14>
 801190e:	2001      	movs	r0, #1
 8011910:	f000 fe5a 	bl	80125c8 <__kernel_sin>
 8011914:	e7dc      	b.n	80118d0 <cos+0x18>
 8011916:	f000 fe57 	bl	80125c8 <__kernel_sin>
 801191a:	ec53 2b10 	vmov	r2, r3, d0
 801191e:	ee10 0a10 	vmov	r0, s0
 8011922:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011926:	e7de      	b.n	80118e6 <cos+0x2e>
 8011928:	f000 fa46 	bl	8011db8 <__kernel_cos>
 801192c:	e7f5      	b.n	801191a <cos+0x62>
 801192e:	bf00      	nop
	...
 8011938:	3fe921fb 	.word	0x3fe921fb
 801193c:	7fefffff 	.word	0x7fefffff

08011940 <sin>:
 8011940:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011942:	ec51 0b10 	vmov	r0, r1, d0
 8011946:	4a20      	ldr	r2, [pc, #128]	; (80119c8 <sin+0x88>)
 8011948:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801194c:	4293      	cmp	r3, r2
 801194e:	dc07      	bgt.n	8011960 <sin+0x20>
 8011950:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80119c0 <sin+0x80>
 8011954:	2000      	movs	r0, #0
 8011956:	f000 fe37 	bl	80125c8 <__kernel_sin>
 801195a:	ec51 0b10 	vmov	r0, r1, d0
 801195e:	e007      	b.n	8011970 <sin+0x30>
 8011960:	4a1a      	ldr	r2, [pc, #104]	; (80119cc <sin+0x8c>)
 8011962:	4293      	cmp	r3, r2
 8011964:	dd09      	ble.n	801197a <sin+0x3a>
 8011966:	ee10 2a10 	vmov	r2, s0
 801196a:	460b      	mov	r3, r1
 801196c:	f7ee fca4 	bl	80002b8 <__aeabi_dsub>
 8011970:	ec41 0b10 	vmov	d0, r0, r1
 8011974:	b005      	add	sp, #20
 8011976:	f85d fb04 	ldr.w	pc, [sp], #4
 801197a:	4668      	mov	r0, sp
 801197c:	f000 f828 	bl	80119d0 <__ieee754_rem_pio2>
 8011980:	f000 0003 	and.w	r0, r0, #3
 8011984:	2801      	cmp	r0, #1
 8011986:	ed9d 1b02 	vldr	d1, [sp, #8]
 801198a:	ed9d 0b00 	vldr	d0, [sp]
 801198e:	d004      	beq.n	801199a <sin+0x5a>
 8011990:	2802      	cmp	r0, #2
 8011992:	d005      	beq.n	80119a0 <sin+0x60>
 8011994:	b970      	cbnz	r0, 80119b4 <sin+0x74>
 8011996:	2001      	movs	r0, #1
 8011998:	e7dd      	b.n	8011956 <sin+0x16>
 801199a:	f000 fa0d 	bl	8011db8 <__kernel_cos>
 801199e:	e7dc      	b.n	801195a <sin+0x1a>
 80119a0:	2001      	movs	r0, #1
 80119a2:	f000 fe11 	bl	80125c8 <__kernel_sin>
 80119a6:	ec53 2b10 	vmov	r2, r3, d0
 80119aa:	ee10 0a10 	vmov	r0, s0
 80119ae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80119b2:	e7dd      	b.n	8011970 <sin+0x30>
 80119b4:	f000 fa00 	bl	8011db8 <__kernel_cos>
 80119b8:	e7f5      	b.n	80119a6 <sin+0x66>
 80119ba:	bf00      	nop
 80119bc:	f3af 8000 	nop.w
	...
 80119c8:	3fe921fb 	.word	0x3fe921fb
 80119cc:	7fefffff 	.word	0x7fefffff

080119d0 <__ieee754_rem_pio2>:
 80119d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119d4:	ec57 6b10 	vmov	r6, r7, d0
 80119d8:	4bc3      	ldr	r3, [pc, #780]	; (8011ce8 <__ieee754_rem_pio2+0x318>)
 80119da:	b08d      	sub	sp, #52	; 0x34
 80119dc:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80119e0:	4598      	cmp	r8, r3
 80119e2:	4604      	mov	r4, r0
 80119e4:	9704      	str	r7, [sp, #16]
 80119e6:	dc07      	bgt.n	80119f8 <__ieee754_rem_pio2+0x28>
 80119e8:	2200      	movs	r2, #0
 80119ea:	2300      	movs	r3, #0
 80119ec:	ed84 0b00 	vstr	d0, [r4]
 80119f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80119f4:	2500      	movs	r5, #0
 80119f6:	e027      	b.n	8011a48 <__ieee754_rem_pio2+0x78>
 80119f8:	4bbc      	ldr	r3, [pc, #752]	; (8011cec <__ieee754_rem_pio2+0x31c>)
 80119fa:	4598      	cmp	r8, r3
 80119fc:	dc75      	bgt.n	8011aea <__ieee754_rem_pio2+0x11a>
 80119fe:	9b04      	ldr	r3, [sp, #16]
 8011a00:	4dbb      	ldr	r5, [pc, #748]	; (8011cf0 <__ieee754_rem_pio2+0x320>)
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	ee10 0a10 	vmov	r0, s0
 8011a08:	a3a9      	add	r3, pc, #676	; (adr r3, 8011cb0 <__ieee754_rem_pio2+0x2e0>)
 8011a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a0e:	4639      	mov	r1, r7
 8011a10:	dd36      	ble.n	8011a80 <__ieee754_rem_pio2+0xb0>
 8011a12:	f7ee fc51 	bl	80002b8 <__aeabi_dsub>
 8011a16:	45a8      	cmp	r8, r5
 8011a18:	4606      	mov	r6, r0
 8011a1a:	460f      	mov	r7, r1
 8011a1c:	d018      	beq.n	8011a50 <__ieee754_rem_pio2+0x80>
 8011a1e:	a3a6      	add	r3, pc, #664	; (adr r3, 8011cb8 <__ieee754_rem_pio2+0x2e8>)
 8011a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a24:	f7ee fc48 	bl	80002b8 <__aeabi_dsub>
 8011a28:	4602      	mov	r2, r0
 8011a2a:	460b      	mov	r3, r1
 8011a2c:	e9c4 2300 	strd	r2, r3, [r4]
 8011a30:	4630      	mov	r0, r6
 8011a32:	4639      	mov	r1, r7
 8011a34:	f7ee fc40 	bl	80002b8 <__aeabi_dsub>
 8011a38:	a39f      	add	r3, pc, #636	; (adr r3, 8011cb8 <__ieee754_rem_pio2+0x2e8>)
 8011a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a3e:	f7ee fc3b 	bl	80002b8 <__aeabi_dsub>
 8011a42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011a46:	2501      	movs	r5, #1
 8011a48:	4628      	mov	r0, r5
 8011a4a:	b00d      	add	sp, #52	; 0x34
 8011a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a50:	a39b      	add	r3, pc, #620	; (adr r3, 8011cc0 <__ieee754_rem_pio2+0x2f0>)
 8011a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a56:	f7ee fc2f 	bl	80002b8 <__aeabi_dsub>
 8011a5a:	a39b      	add	r3, pc, #620	; (adr r3, 8011cc8 <__ieee754_rem_pio2+0x2f8>)
 8011a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a60:	4606      	mov	r6, r0
 8011a62:	460f      	mov	r7, r1
 8011a64:	f7ee fc28 	bl	80002b8 <__aeabi_dsub>
 8011a68:	4602      	mov	r2, r0
 8011a6a:	460b      	mov	r3, r1
 8011a6c:	e9c4 2300 	strd	r2, r3, [r4]
 8011a70:	4630      	mov	r0, r6
 8011a72:	4639      	mov	r1, r7
 8011a74:	f7ee fc20 	bl	80002b8 <__aeabi_dsub>
 8011a78:	a393      	add	r3, pc, #588	; (adr r3, 8011cc8 <__ieee754_rem_pio2+0x2f8>)
 8011a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a7e:	e7de      	b.n	8011a3e <__ieee754_rem_pio2+0x6e>
 8011a80:	f7ee fc1c 	bl	80002bc <__adddf3>
 8011a84:	45a8      	cmp	r8, r5
 8011a86:	4606      	mov	r6, r0
 8011a88:	460f      	mov	r7, r1
 8011a8a:	d016      	beq.n	8011aba <__ieee754_rem_pio2+0xea>
 8011a8c:	a38a      	add	r3, pc, #552	; (adr r3, 8011cb8 <__ieee754_rem_pio2+0x2e8>)
 8011a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a92:	f7ee fc13 	bl	80002bc <__adddf3>
 8011a96:	4602      	mov	r2, r0
 8011a98:	460b      	mov	r3, r1
 8011a9a:	e9c4 2300 	strd	r2, r3, [r4]
 8011a9e:	4630      	mov	r0, r6
 8011aa0:	4639      	mov	r1, r7
 8011aa2:	f7ee fc09 	bl	80002b8 <__aeabi_dsub>
 8011aa6:	a384      	add	r3, pc, #528	; (adr r3, 8011cb8 <__ieee754_rem_pio2+0x2e8>)
 8011aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aac:	f7ee fc06 	bl	80002bc <__adddf3>
 8011ab0:	f04f 35ff 	mov.w	r5, #4294967295
 8011ab4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011ab8:	e7c6      	b.n	8011a48 <__ieee754_rem_pio2+0x78>
 8011aba:	a381      	add	r3, pc, #516	; (adr r3, 8011cc0 <__ieee754_rem_pio2+0x2f0>)
 8011abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ac0:	f7ee fbfc 	bl	80002bc <__adddf3>
 8011ac4:	a380      	add	r3, pc, #512	; (adr r3, 8011cc8 <__ieee754_rem_pio2+0x2f8>)
 8011ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aca:	4606      	mov	r6, r0
 8011acc:	460f      	mov	r7, r1
 8011ace:	f7ee fbf5 	bl	80002bc <__adddf3>
 8011ad2:	4602      	mov	r2, r0
 8011ad4:	460b      	mov	r3, r1
 8011ad6:	e9c4 2300 	strd	r2, r3, [r4]
 8011ada:	4630      	mov	r0, r6
 8011adc:	4639      	mov	r1, r7
 8011ade:	f7ee fbeb 	bl	80002b8 <__aeabi_dsub>
 8011ae2:	a379      	add	r3, pc, #484	; (adr r3, 8011cc8 <__ieee754_rem_pio2+0x2f8>)
 8011ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ae8:	e7e0      	b.n	8011aac <__ieee754_rem_pio2+0xdc>
 8011aea:	4b82      	ldr	r3, [pc, #520]	; (8011cf4 <__ieee754_rem_pio2+0x324>)
 8011aec:	4598      	cmp	r8, r3
 8011aee:	f300 80d0 	bgt.w	8011c92 <__ieee754_rem_pio2+0x2c2>
 8011af2:	f000 fe23 	bl	801273c <fabs>
 8011af6:	ec57 6b10 	vmov	r6, r7, d0
 8011afa:	ee10 0a10 	vmov	r0, s0
 8011afe:	a374      	add	r3, pc, #464	; (adr r3, 8011cd0 <__ieee754_rem_pio2+0x300>)
 8011b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b04:	4639      	mov	r1, r7
 8011b06:	f7ee fd8f 	bl	8000628 <__aeabi_dmul>
 8011b0a:	2200      	movs	r2, #0
 8011b0c:	4b7a      	ldr	r3, [pc, #488]	; (8011cf8 <__ieee754_rem_pio2+0x328>)
 8011b0e:	f7ee fbd5 	bl	80002bc <__adddf3>
 8011b12:	f7ef f839 	bl	8000b88 <__aeabi_d2iz>
 8011b16:	4605      	mov	r5, r0
 8011b18:	f7ee fd1c 	bl	8000554 <__aeabi_i2d>
 8011b1c:	a364      	add	r3, pc, #400	; (adr r3, 8011cb0 <__ieee754_rem_pio2+0x2e0>)
 8011b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011b26:	f7ee fd7f 	bl	8000628 <__aeabi_dmul>
 8011b2a:	4602      	mov	r2, r0
 8011b2c:	460b      	mov	r3, r1
 8011b2e:	4630      	mov	r0, r6
 8011b30:	4639      	mov	r1, r7
 8011b32:	f7ee fbc1 	bl	80002b8 <__aeabi_dsub>
 8011b36:	a360      	add	r3, pc, #384	; (adr r3, 8011cb8 <__ieee754_rem_pio2+0x2e8>)
 8011b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b3c:	4682      	mov	sl, r0
 8011b3e:	468b      	mov	fp, r1
 8011b40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b44:	f7ee fd70 	bl	8000628 <__aeabi_dmul>
 8011b48:	2d1f      	cmp	r5, #31
 8011b4a:	4606      	mov	r6, r0
 8011b4c:	460f      	mov	r7, r1
 8011b4e:	dc0c      	bgt.n	8011b6a <__ieee754_rem_pio2+0x19a>
 8011b50:	1e6a      	subs	r2, r5, #1
 8011b52:	4b6a      	ldr	r3, [pc, #424]	; (8011cfc <__ieee754_rem_pio2+0x32c>)
 8011b54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b58:	4543      	cmp	r3, r8
 8011b5a:	d006      	beq.n	8011b6a <__ieee754_rem_pio2+0x19a>
 8011b5c:	4632      	mov	r2, r6
 8011b5e:	463b      	mov	r3, r7
 8011b60:	4650      	mov	r0, sl
 8011b62:	4659      	mov	r1, fp
 8011b64:	f7ee fba8 	bl	80002b8 <__aeabi_dsub>
 8011b68:	e00e      	b.n	8011b88 <__ieee754_rem_pio2+0x1b8>
 8011b6a:	4632      	mov	r2, r6
 8011b6c:	463b      	mov	r3, r7
 8011b6e:	4650      	mov	r0, sl
 8011b70:	4659      	mov	r1, fp
 8011b72:	f7ee fba1 	bl	80002b8 <__aeabi_dsub>
 8011b76:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011b7a:	9305      	str	r3, [sp, #20]
 8011b7c:	9a05      	ldr	r2, [sp, #20]
 8011b7e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011b82:	1ad3      	subs	r3, r2, r3
 8011b84:	2b10      	cmp	r3, #16
 8011b86:	dc02      	bgt.n	8011b8e <__ieee754_rem_pio2+0x1be>
 8011b88:	e9c4 0100 	strd	r0, r1, [r4]
 8011b8c:	e039      	b.n	8011c02 <__ieee754_rem_pio2+0x232>
 8011b8e:	a34c      	add	r3, pc, #304	; (adr r3, 8011cc0 <__ieee754_rem_pio2+0x2f0>)
 8011b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b98:	f7ee fd46 	bl	8000628 <__aeabi_dmul>
 8011b9c:	4606      	mov	r6, r0
 8011b9e:	460f      	mov	r7, r1
 8011ba0:	4602      	mov	r2, r0
 8011ba2:	460b      	mov	r3, r1
 8011ba4:	4650      	mov	r0, sl
 8011ba6:	4659      	mov	r1, fp
 8011ba8:	f7ee fb86 	bl	80002b8 <__aeabi_dsub>
 8011bac:	4602      	mov	r2, r0
 8011bae:	460b      	mov	r3, r1
 8011bb0:	4680      	mov	r8, r0
 8011bb2:	4689      	mov	r9, r1
 8011bb4:	4650      	mov	r0, sl
 8011bb6:	4659      	mov	r1, fp
 8011bb8:	f7ee fb7e 	bl	80002b8 <__aeabi_dsub>
 8011bbc:	4632      	mov	r2, r6
 8011bbe:	463b      	mov	r3, r7
 8011bc0:	f7ee fb7a 	bl	80002b8 <__aeabi_dsub>
 8011bc4:	a340      	add	r3, pc, #256	; (adr r3, 8011cc8 <__ieee754_rem_pio2+0x2f8>)
 8011bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bca:	4606      	mov	r6, r0
 8011bcc:	460f      	mov	r7, r1
 8011bce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011bd2:	f7ee fd29 	bl	8000628 <__aeabi_dmul>
 8011bd6:	4632      	mov	r2, r6
 8011bd8:	463b      	mov	r3, r7
 8011bda:	f7ee fb6d 	bl	80002b8 <__aeabi_dsub>
 8011bde:	4602      	mov	r2, r0
 8011be0:	460b      	mov	r3, r1
 8011be2:	4606      	mov	r6, r0
 8011be4:	460f      	mov	r7, r1
 8011be6:	4640      	mov	r0, r8
 8011be8:	4649      	mov	r1, r9
 8011bea:	f7ee fb65 	bl	80002b8 <__aeabi_dsub>
 8011bee:	9a05      	ldr	r2, [sp, #20]
 8011bf0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011bf4:	1ad3      	subs	r3, r2, r3
 8011bf6:	2b31      	cmp	r3, #49	; 0x31
 8011bf8:	dc20      	bgt.n	8011c3c <__ieee754_rem_pio2+0x26c>
 8011bfa:	e9c4 0100 	strd	r0, r1, [r4]
 8011bfe:	46c2      	mov	sl, r8
 8011c00:	46cb      	mov	fp, r9
 8011c02:	e9d4 8900 	ldrd	r8, r9, [r4]
 8011c06:	4650      	mov	r0, sl
 8011c08:	4642      	mov	r2, r8
 8011c0a:	464b      	mov	r3, r9
 8011c0c:	4659      	mov	r1, fp
 8011c0e:	f7ee fb53 	bl	80002b8 <__aeabi_dsub>
 8011c12:	463b      	mov	r3, r7
 8011c14:	4632      	mov	r2, r6
 8011c16:	f7ee fb4f 	bl	80002b8 <__aeabi_dsub>
 8011c1a:	9b04      	ldr	r3, [sp, #16]
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011c22:	f6bf af11 	bge.w	8011a48 <__ieee754_rem_pio2+0x78>
 8011c26:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8011c2a:	6063      	str	r3, [r4, #4]
 8011c2c:	f8c4 8000 	str.w	r8, [r4]
 8011c30:	60a0      	str	r0, [r4, #8]
 8011c32:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011c36:	60e3      	str	r3, [r4, #12]
 8011c38:	426d      	negs	r5, r5
 8011c3a:	e705      	b.n	8011a48 <__ieee754_rem_pio2+0x78>
 8011c3c:	a326      	add	r3, pc, #152	; (adr r3, 8011cd8 <__ieee754_rem_pio2+0x308>)
 8011c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011c46:	f7ee fcef 	bl	8000628 <__aeabi_dmul>
 8011c4a:	4606      	mov	r6, r0
 8011c4c:	460f      	mov	r7, r1
 8011c4e:	4602      	mov	r2, r0
 8011c50:	460b      	mov	r3, r1
 8011c52:	4640      	mov	r0, r8
 8011c54:	4649      	mov	r1, r9
 8011c56:	f7ee fb2f 	bl	80002b8 <__aeabi_dsub>
 8011c5a:	4602      	mov	r2, r0
 8011c5c:	460b      	mov	r3, r1
 8011c5e:	4682      	mov	sl, r0
 8011c60:	468b      	mov	fp, r1
 8011c62:	4640      	mov	r0, r8
 8011c64:	4649      	mov	r1, r9
 8011c66:	f7ee fb27 	bl	80002b8 <__aeabi_dsub>
 8011c6a:	4632      	mov	r2, r6
 8011c6c:	463b      	mov	r3, r7
 8011c6e:	f7ee fb23 	bl	80002b8 <__aeabi_dsub>
 8011c72:	a31b      	add	r3, pc, #108	; (adr r3, 8011ce0 <__ieee754_rem_pio2+0x310>)
 8011c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c78:	4606      	mov	r6, r0
 8011c7a:	460f      	mov	r7, r1
 8011c7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011c80:	f7ee fcd2 	bl	8000628 <__aeabi_dmul>
 8011c84:	4632      	mov	r2, r6
 8011c86:	463b      	mov	r3, r7
 8011c88:	f7ee fb16 	bl	80002b8 <__aeabi_dsub>
 8011c8c:	4606      	mov	r6, r0
 8011c8e:	460f      	mov	r7, r1
 8011c90:	e764      	b.n	8011b5c <__ieee754_rem_pio2+0x18c>
 8011c92:	4b1b      	ldr	r3, [pc, #108]	; (8011d00 <__ieee754_rem_pio2+0x330>)
 8011c94:	4598      	cmp	r8, r3
 8011c96:	dd35      	ble.n	8011d04 <__ieee754_rem_pio2+0x334>
 8011c98:	ee10 2a10 	vmov	r2, s0
 8011c9c:	463b      	mov	r3, r7
 8011c9e:	4630      	mov	r0, r6
 8011ca0:	4639      	mov	r1, r7
 8011ca2:	f7ee fb09 	bl	80002b8 <__aeabi_dsub>
 8011ca6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011caa:	e9c4 0100 	strd	r0, r1, [r4]
 8011cae:	e6a1      	b.n	80119f4 <__ieee754_rem_pio2+0x24>
 8011cb0:	54400000 	.word	0x54400000
 8011cb4:	3ff921fb 	.word	0x3ff921fb
 8011cb8:	1a626331 	.word	0x1a626331
 8011cbc:	3dd0b461 	.word	0x3dd0b461
 8011cc0:	1a600000 	.word	0x1a600000
 8011cc4:	3dd0b461 	.word	0x3dd0b461
 8011cc8:	2e037073 	.word	0x2e037073
 8011ccc:	3ba3198a 	.word	0x3ba3198a
 8011cd0:	6dc9c883 	.word	0x6dc9c883
 8011cd4:	3fe45f30 	.word	0x3fe45f30
 8011cd8:	2e000000 	.word	0x2e000000
 8011cdc:	3ba3198a 	.word	0x3ba3198a
 8011ce0:	252049c1 	.word	0x252049c1
 8011ce4:	397b839a 	.word	0x397b839a
 8011ce8:	3fe921fb 	.word	0x3fe921fb
 8011cec:	4002d97b 	.word	0x4002d97b
 8011cf0:	3ff921fb 	.word	0x3ff921fb
 8011cf4:	413921fb 	.word	0x413921fb
 8011cf8:	3fe00000 	.word	0x3fe00000
 8011cfc:	08017ca8 	.word	0x08017ca8
 8011d00:	7fefffff 	.word	0x7fefffff
 8011d04:	ea4f 5528 	mov.w	r5, r8, asr #20
 8011d08:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8011d0c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8011d10:	4630      	mov	r0, r6
 8011d12:	460f      	mov	r7, r1
 8011d14:	f7ee ff38 	bl	8000b88 <__aeabi_d2iz>
 8011d18:	f7ee fc1c 	bl	8000554 <__aeabi_i2d>
 8011d1c:	4602      	mov	r2, r0
 8011d1e:	460b      	mov	r3, r1
 8011d20:	4630      	mov	r0, r6
 8011d22:	4639      	mov	r1, r7
 8011d24:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011d28:	f7ee fac6 	bl	80002b8 <__aeabi_dsub>
 8011d2c:	2200      	movs	r2, #0
 8011d2e:	4b1f      	ldr	r3, [pc, #124]	; (8011dac <__ieee754_rem_pio2+0x3dc>)
 8011d30:	f7ee fc7a 	bl	8000628 <__aeabi_dmul>
 8011d34:	460f      	mov	r7, r1
 8011d36:	4606      	mov	r6, r0
 8011d38:	f7ee ff26 	bl	8000b88 <__aeabi_d2iz>
 8011d3c:	f7ee fc0a 	bl	8000554 <__aeabi_i2d>
 8011d40:	4602      	mov	r2, r0
 8011d42:	460b      	mov	r3, r1
 8011d44:	4630      	mov	r0, r6
 8011d46:	4639      	mov	r1, r7
 8011d48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011d4c:	f7ee fab4 	bl	80002b8 <__aeabi_dsub>
 8011d50:	2200      	movs	r2, #0
 8011d52:	4b16      	ldr	r3, [pc, #88]	; (8011dac <__ieee754_rem_pio2+0x3dc>)
 8011d54:	f7ee fc68 	bl	8000628 <__aeabi_dmul>
 8011d58:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011d5c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8011d60:	f04f 0803 	mov.w	r8, #3
 8011d64:	2600      	movs	r6, #0
 8011d66:	2700      	movs	r7, #0
 8011d68:	4632      	mov	r2, r6
 8011d6a:	463b      	mov	r3, r7
 8011d6c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8011d70:	f108 3aff 	add.w	sl, r8, #4294967295
 8011d74:	f7ee fec0 	bl	8000af8 <__aeabi_dcmpeq>
 8011d78:	b9b0      	cbnz	r0, 8011da8 <__ieee754_rem_pio2+0x3d8>
 8011d7a:	4b0d      	ldr	r3, [pc, #52]	; (8011db0 <__ieee754_rem_pio2+0x3e0>)
 8011d7c:	9301      	str	r3, [sp, #4]
 8011d7e:	2302      	movs	r3, #2
 8011d80:	9300      	str	r3, [sp, #0]
 8011d82:	462a      	mov	r2, r5
 8011d84:	4643      	mov	r3, r8
 8011d86:	4621      	mov	r1, r4
 8011d88:	a806      	add	r0, sp, #24
 8011d8a:	f000 f8dd 	bl	8011f48 <__kernel_rem_pio2>
 8011d8e:	9b04      	ldr	r3, [sp, #16]
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	4605      	mov	r5, r0
 8011d94:	f6bf ae58 	bge.w	8011a48 <__ieee754_rem_pio2+0x78>
 8011d98:	6863      	ldr	r3, [r4, #4]
 8011d9a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011d9e:	6063      	str	r3, [r4, #4]
 8011da0:	68e3      	ldr	r3, [r4, #12]
 8011da2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011da6:	e746      	b.n	8011c36 <__ieee754_rem_pio2+0x266>
 8011da8:	46d0      	mov	r8, sl
 8011daa:	e7dd      	b.n	8011d68 <__ieee754_rem_pio2+0x398>
 8011dac:	41700000 	.word	0x41700000
 8011db0:	08017d28 	.word	0x08017d28
 8011db4:	00000000 	.word	0x00000000

08011db8 <__kernel_cos>:
 8011db8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dbc:	ec59 8b10 	vmov	r8, r9, d0
 8011dc0:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8011dc4:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8011dc8:	ed2d 8b02 	vpush	{d8}
 8011dcc:	eeb0 8a41 	vmov.f32	s16, s2
 8011dd0:	eef0 8a61 	vmov.f32	s17, s3
 8011dd4:	da07      	bge.n	8011de6 <__kernel_cos+0x2e>
 8011dd6:	ee10 0a10 	vmov	r0, s0
 8011dda:	4649      	mov	r1, r9
 8011ddc:	f7ee fed4 	bl	8000b88 <__aeabi_d2iz>
 8011de0:	2800      	cmp	r0, #0
 8011de2:	f000 8089 	beq.w	8011ef8 <__kernel_cos+0x140>
 8011de6:	4642      	mov	r2, r8
 8011de8:	464b      	mov	r3, r9
 8011dea:	4640      	mov	r0, r8
 8011dec:	4649      	mov	r1, r9
 8011dee:	f7ee fc1b 	bl	8000628 <__aeabi_dmul>
 8011df2:	2200      	movs	r2, #0
 8011df4:	4b4e      	ldr	r3, [pc, #312]	; (8011f30 <__kernel_cos+0x178>)
 8011df6:	4604      	mov	r4, r0
 8011df8:	460d      	mov	r5, r1
 8011dfa:	f7ee fc15 	bl	8000628 <__aeabi_dmul>
 8011dfe:	a340      	add	r3, pc, #256	; (adr r3, 8011f00 <__kernel_cos+0x148>)
 8011e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e04:	4682      	mov	sl, r0
 8011e06:	468b      	mov	fp, r1
 8011e08:	4620      	mov	r0, r4
 8011e0a:	4629      	mov	r1, r5
 8011e0c:	f7ee fc0c 	bl	8000628 <__aeabi_dmul>
 8011e10:	a33d      	add	r3, pc, #244	; (adr r3, 8011f08 <__kernel_cos+0x150>)
 8011e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e16:	f7ee fa51 	bl	80002bc <__adddf3>
 8011e1a:	4622      	mov	r2, r4
 8011e1c:	462b      	mov	r3, r5
 8011e1e:	f7ee fc03 	bl	8000628 <__aeabi_dmul>
 8011e22:	a33b      	add	r3, pc, #236	; (adr r3, 8011f10 <__kernel_cos+0x158>)
 8011e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e28:	f7ee fa46 	bl	80002b8 <__aeabi_dsub>
 8011e2c:	4622      	mov	r2, r4
 8011e2e:	462b      	mov	r3, r5
 8011e30:	f7ee fbfa 	bl	8000628 <__aeabi_dmul>
 8011e34:	a338      	add	r3, pc, #224	; (adr r3, 8011f18 <__kernel_cos+0x160>)
 8011e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e3a:	f7ee fa3f 	bl	80002bc <__adddf3>
 8011e3e:	4622      	mov	r2, r4
 8011e40:	462b      	mov	r3, r5
 8011e42:	f7ee fbf1 	bl	8000628 <__aeabi_dmul>
 8011e46:	a336      	add	r3, pc, #216	; (adr r3, 8011f20 <__kernel_cos+0x168>)
 8011e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e4c:	f7ee fa34 	bl	80002b8 <__aeabi_dsub>
 8011e50:	4622      	mov	r2, r4
 8011e52:	462b      	mov	r3, r5
 8011e54:	f7ee fbe8 	bl	8000628 <__aeabi_dmul>
 8011e58:	a333      	add	r3, pc, #204	; (adr r3, 8011f28 <__kernel_cos+0x170>)
 8011e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e5e:	f7ee fa2d 	bl	80002bc <__adddf3>
 8011e62:	4622      	mov	r2, r4
 8011e64:	462b      	mov	r3, r5
 8011e66:	f7ee fbdf 	bl	8000628 <__aeabi_dmul>
 8011e6a:	4622      	mov	r2, r4
 8011e6c:	462b      	mov	r3, r5
 8011e6e:	f7ee fbdb 	bl	8000628 <__aeabi_dmul>
 8011e72:	ec53 2b18 	vmov	r2, r3, d8
 8011e76:	4604      	mov	r4, r0
 8011e78:	460d      	mov	r5, r1
 8011e7a:	4640      	mov	r0, r8
 8011e7c:	4649      	mov	r1, r9
 8011e7e:	f7ee fbd3 	bl	8000628 <__aeabi_dmul>
 8011e82:	460b      	mov	r3, r1
 8011e84:	4602      	mov	r2, r0
 8011e86:	4629      	mov	r1, r5
 8011e88:	4620      	mov	r0, r4
 8011e8a:	f7ee fa15 	bl	80002b8 <__aeabi_dsub>
 8011e8e:	4b29      	ldr	r3, [pc, #164]	; (8011f34 <__kernel_cos+0x17c>)
 8011e90:	429e      	cmp	r6, r3
 8011e92:	4680      	mov	r8, r0
 8011e94:	4689      	mov	r9, r1
 8011e96:	dc11      	bgt.n	8011ebc <__kernel_cos+0x104>
 8011e98:	4602      	mov	r2, r0
 8011e9a:	460b      	mov	r3, r1
 8011e9c:	4650      	mov	r0, sl
 8011e9e:	4659      	mov	r1, fp
 8011ea0:	f7ee fa0a 	bl	80002b8 <__aeabi_dsub>
 8011ea4:	460b      	mov	r3, r1
 8011ea6:	4924      	ldr	r1, [pc, #144]	; (8011f38 <__kernel_cos+0x180>)
 8011ea8:	4602      	mov	r2, r0
 8011eaa:	2000      	movs	r0, #0
 8011eac:	f7ee fa04 	bl	80002b8 <__aeabi_dsub>
 8011eb0:	ecbd 8b02 	vpop	{d8}
 8011eb4:	ec41 0b10 	vmov	d0, r0, r1
 8011eb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ebc:	4b1f      	ldr	r3, [pc, #124]	; (8011f3c <__kernel_cos+0x184>)
 8011ebe:	491e      	ldr	r1, [pc, #120]	; (8011f38 <__kernel_cos+0x180>)
 8011ec0:	429e      	cmp	r6, r3
 8011ec2:	bfcc      	ite	gt
 8011ec4:	4d1e      	ldrgt	r5, [pc, #120]	; (8011f40 <__kernel_cos+0x188>)
 8011ec6:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8011eca:	2400      	movs	r4, #0
 8011ecc:	4622      	mov	r2, r4
 8011ece:	462b      	mov	r3, r5
 8011ed0:	2000      	movs	r0, #0
 8011ed2:	f7ee f9f1 	bl	80002b8 <__aeabi_dsub>
 8011ed6:	4622      	mov	r2, r4
 8011ed8:	4606      	mov	r6, r0
 8011eda:	460f      	mov	r7, r1
 8011edc:	462b      	mov	r3, r5
 8011ede:	4650      	mov	r0, sl
 8011ee0:	4659      	mov	r1, fp
 8011ee2:	f7ee f9e9 	bl	80002b8 <__aeabi_dsub>
 8011ee6:	4642      	mov	r2, r8
 8011ee8:	464b      	mov	r3, r9
 8011eea:	f7ee f9e5 	bl	80002b8 <__aeabi_dsub>
 8011eee:	4602      	mov	r2, r0
 8011ef0:	460b      	mov	r3, r1
 8011ef2:	4630      	mov	r0, r6
 8011ef4:	4639      	mov	r1, r7
 8011ef6:	e7d9      	b.n	8011eac <__kernel_cos+0xf4>
 8011ef8:	2000      	movs	r0, #0
 8011efa:	490f      	ldr	r1, [pc, #60]	; (8011f38 <__kernel_cos+0x180>)
 8011efc:	e7d8      	b.n	8011eb0 <__kernel_cos+0xf8>
 8011efe:	bf00      	nop
 8011f00:	be8838d4 	.word	0xbe8838d4
 8011f04:	bda8fae9 	.word	0xbda8fae9
 8011f08:	bdb4b1c4 	.word	0xbdb4b1c4
 8011f0c:	3e21ee9e 	.word	0x3e21ee9e
 8011f10:	809c52ad 	.word	0x809c52ad
 8011f14:	3e927e4f 	.word	0x3e927e4f
 8011f18:	19cb1590 	.word	0x19cb1590
 8011f1c:	3efa01a0 	.word	0x3efa01a0
 8011f20:	16c15177 	.word	0x16c15177
 8011f24:	3f56c16c 	.word	0x3f56c16c
 8011f28:	5555554c 	.word	0x5555554c
 8011f2c:	3fa55555 	.word	0x3fa55555
 8011f30:	3fe00000 	.word	0x3fe00000
 8011f34:	3fd33332 	.word	0x3fd33332
 8011f38:	3ff00000 	.word	0x3ff00000
 8011f3c:	3fe90000 	.word	0x3fe90000
 8011f40:	3fd20000 	.word	0x3fd20000
 8011f44:	00000000 	.word	0x00000000

08011f48 <__kernel_rem_pio2>:
 8011f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f4c:	ed2d 8b02 	vpush	{d8}
 8011f50:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8011f54:	1ed4      	subs	r4, r2, #3
 8011f56:	9308      	str	r3, [sp, #32]
 8011f58:	9101      	str	r1, [sp, #4]
 8011f5a:	4bc5      	ldr	r3, [pc, #788]	; (8012270 <__kernel_rem_pio2+0x328>)
 8011f5c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8011f5e:	9009      	str	r0, [sp, #36]	; 0x24
 8011f60:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011f64:	9304      	str	r3, [sp, #16]
 8011f66:	9b08      	ldr	r3, [sp, #32]
 8011f68:	3b01      	subs	r3, #1
 8011f6a:	9307      	str	r3, [sp, #28]
 8011f6c:	2318      	movs	r3, #24
 8011f6e:	fb94 f4f3 	sdiv	r4, r4, r3
 8011f72:	f06f 0317 	mvn.w	r3, #23
 8011f76:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8011f7a:	fb04 3303 	mla	r3, r4, r3, r3
 8011f7e:	eb03 0a02 	add.w	sl, r3, r2
 8011f82:	9b04      	ldr	r3, [sp, #16]
 8011f84:	9a07      	ldr	r2, [sp, #28]
 8011f86:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8012260 <__kernel_rem_pio2+0x318>
 8011f8a:	eb03 0802 	add.w	r8, r3, r2
 8011f8e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011f90:	1aa7      	subs	r7, r4, r2
 8011f92:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011f96:	ae22      	add	r6, sp, #136	; 0x88
 8011f98:	2500      	movs	r5, #0
 8011f9a:	4545      	cmp	r5, r8
 8011f9c:	dd13      	ble.n	8011fc6 <__kernel_rem_pio2+0x7e>
 8011f9e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8012260 <__kernel_rem_pio2+0x318>
 8011fa2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8011fa6:	2600      	movs	r6, #0
 8011fa8:	9b04      	ldr	r3, [sp, #16]
 8011faa:	429e      	cmp	r6, r3
 8011fac:	dc32      	bgt.n	8012014 <__kernel_rem_pio2+0xcc>
 8011fae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011fb0:	9302      	str	r3, [sp, #8]
 8011fb2:	9b08      	ldr	r3, [sp, #32]
 8011fb4:	199d      	adds	r5, r3, r6
 8011fb6:	ab22      	add	r3, sp, #136	; 0x88
 8011fb8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011fbc:	9306      	str	r3, [sp, #24]
 8011fbe:	ec59 8b18 	vmov	r8, r9, d8
 8011fc2:	2700      	movs	r7, #0
 8011fc4:	e01f      	b.n	8012006 <__kernel_rem_pio2+0xbe>
 8011fc6:	42ef      	cmn	r7, r5
 8011fc8:	d407      	bmi.n	8011fda <__kernel_rem_pio2+0x92>
 8011fca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8011fce:	f7ee fac1 	bl	8000554 <__aeabi_i2d>
 8011fd2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8011fd6:	3501      	adds	r5, #1
 8011fd8:	e7df      	b.n	8011f9a <__kernel_rem_pio2+0x52>
 8011fda:	ec51 0b18 	vmov	r0, r1, d8
 8011fde:	e7f8      	b.n	8011fd2 <__kernel_rem_pio2+0x8a>
 8011fe0:	9906      	ldr	r1, [sp, #24]
 8011fe2:	9d02      	ldr	r5, [sp, #8]
 8011fe4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8011fe8:	9106      	str	r1, [sp, #24]
 8011fea:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8011fee:	9502      	str	r5, [sp, #8]
 8011ff0:	f7ee fb1a 	bl	8000628 <__aeabi_dmul>
 8011ff4:	4602      	mov	r2, r0
 8011ff6:	460b      	mov	r3, r1
 8011ff8:	4640      	mov	r0, r8
 8011ffa:	4649      	mov	r1, r9
 8011ffc:	f7ee f95e 	bl	80002bc <__adddf3>
 8012000:	3701      	adds	r7, #1
 8012002:	4680      	mov	r8, r0
 8012004:	4689      	mov	r9, r1
 8012006:	9b07      	ldr	r3, [sp, #28]
 8012008:	429f      	cmp	r7, r3
 801200a:	dde9      	ble.n	8011fe0 <__kernel_rem_pio2+0x98>
 801200c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8012010:	3601      	adds	r6, #1
 8012012:	e7c9      	b.n	8011fa8 <__kernel_rem_pio2+0x60>
 8012014:	9b04      	ldr	r3, [sp, #16]
 8012016:	aa0e      	add	r2, sp, #56	; 0x38
 8012018:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801201c:	930c      	str	r3, [sp, #48]	; 0x30
 801201e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012020:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012024:	9c04      	ldr	r4, [sp, #16]
 8012026:	930b      	str	r3, [sp, #44]	; 0x2c
 8012028:	ab9a      	add	r3, sp, #616	; 0x268
 801202a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 801202e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012032:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012036:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 801203a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 801203e:	ab9a      	add	r3, sp, #616	; 0x268
 8012040:	445b      	add	r3, fp
 8012042:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8012046:	2500      	movs	r5, #0
 8012048:	1b63      	subs	r3, r4, r5
 801204a:	2b00      	cmp	r3, #0
 801204c:	dc78      	bgt.n	8012140 <__kernel_rem_pio2+0x1f8>
 801204e:	4650      	mov	r0, sl
 8012050:	ec49 8b10 	vmov	d0, r8, r9
 8012054:	f000 fc00 	bl	8012858 <scalbn>
 8012058:	ec57 6b10 	vmov	r6, r7, d0
 801205c:	2200      	movs	r2, #0
 801205e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012062:	ee10 0a10 	vmov	r0, s0
 8012066:	4639      	mov	r1, r7
 8012068:	f7ee fade 	bl	8000628 <__aeabi_dmul>
 801206c:	ec41 0b10 	vmov	d0, r0, r1
 8012070:	f000 fb6e 	bl	8012750 <floor>
 8012074:	2200      	movs	r2, #0
 8012076:	ec51 0b10 	vmov	r0, r1, d0
 801207a:	4b7e      	ldr	r3, [pc, #504]	; (8012274 <__kernel_rem_pio2+0x32c>)
 801207c:	f7ee fad4 	bl	8000628 <__aeabi_dmul>
 8012080:	4602      	mov	r2, r0
 8012082:	460b      	mov	r3, r1
 8012084:	4630      	mov	r0, r6
 8012086:	4639      	mov	r1, r7
 8012088:	f7ee f916 	bl	80002b8 <__aeabi_dsub>
 801208c:	460f      	mov	r7, r1
 801208e:	4606      	mov	r6, r0
 8012090:	f7ee fd7a 	bl	8000b88 <__aeabi_d2iz>
 8012094:	9006      	str	r0, [sp, #24]
 8012096:	f7ee fa5d 	bl	8000554 <__aeabi_i2d>
 801209a:	4602      	mov	r2, r0
 801209c:	460b      	mov	r3, r1
 801209e:	4630      	mov	r0, r6
 80120a0:	4639      	mov	r1, r7
 80120a2:	f7ee f909 	bl	80002b8 <__aeabi_dsub>
 80120a6:	f1ba 0f00 	cmp.w	sl, #0
 80120aa:	4606      	mov	r6, r0
 80120ac:	460f      	mov	r7, r1
 80120ae:	dd6c      	ble.n	801218a <__kernel_rem_pio2+0x242>
 80120b0:	1e62      	subs	r2, r4, #1
 80120b2:	ab0e      	add	r3, sp, #56	; 0x38
 80120b4:	f1ca 0118 	rsb	r1, sl, #24
 80120b8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80120bc:	9d06      	ldr	r5, [sp, #24]
 80120be:	fa40 f301 	asr.w	r3, r0, r1
 80120c2:	441d      	add	r5, r3
 80120c4:	408b      	lsls	r3, r1
 80120c6:	1ac0      	subs	r0, r0, r3
 80120c8:	ab0e      	add	r3, sp, #56	; 0x38
 80120ca:	9506      	str	r5, [sp, #24]
 80120cc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80120d0:	f1ca 0317 	rsb	r3, sl, #23
 80120d4:	fa40 f303 	asr.w	r3, r0, r3
 80120d8:	9302      	str	r3, [sp, #8]
 80120da:	9b02      	ldr	r3, [sp, #8]
 80120dc:	2b00      	cmp	r3, #0
 80120de:	dd62      	ble.n	80121a6 <__kernel_rem_pio2+0x25e>
 80120e0:	9b06      	ldr	r3, [sp, #24]
 80120e2:	2200      	movs	r2, #0
 80120e4:	3301      	adds	r3, #1
 80120e6:	9306      	str	r3, [sp, #24]
 80120e8:	4615      	mov	r5, r2
 80120ea:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80120ee:	4294      	cmp	r4, r2
 80120f0:	f300 8095 	bgt.w	801221e <__kernel_rem_pio2+0x2d6>
 80120f4:	f1ba 0f00 	cmp.w	sl, #0
 80120f8:	dd07      	ble.n	801210a <__kernel_rem_pio2+0x1c2>
 80120fa:	f1ba 0f01 	cmp.w	sl, #1
 80120fe:	f000 80a2 	beq.w	8012246 <__kernel_rem_pio2+0x2fe>
 8012102:	f1ba 0f02 	cmp.w	sl, #2
 8012106:	f000 80c1 	beq.w	801228c <__kernel_rem_pio2+0x344>
 801210a:	9b02      	ldr	r3, [sp, #8]
 801210c:	2b02      	cmp	r3, #2
 801210e:	d14a      	bne.n	80121a6 <__kernel_rem_pio2+0x25e>
 8012110:	4632      	mov	r2, r6
 8012112:	463b      	mov	r3, r7
 8012114:	2000      	movs	r0, #0
 8012116:	4958      	ldr	r1, [pc, #352]	; (8012278 <__kernel_rem_pio2+0x330>)
 8012118:	f7ee f8ce 	bl	80002b8 <__aeabi_dsub>
 801211c:	4606      	mov	r6, r0
 801211e:	460f      	mov	r7, r1
 8012120:	2d00      	cmp	r5, #0
 8012122:	d040      	beq.n	80121a6 <__kernel_rem_pio2+0x25e>
 8012124:	4650      	mov	r0, sl
 8012126:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8012268 <__kernel_rem_pio2+0x320>
 801212a:	f000 fb95 	bl	8012858 <scalbn>
 801212e:	4630      	mov	r0, r6
 8012130:	4639      	mov	r1, r7
 8012132:	ec53 2b10 	vmov	r2, r3, d0
 8012136:	f7ee f8bf 	bl	80002b8 <__aeabi_dsub>
 801213a:	4606      	mov	r6, r0
 801213c:	460f      	mov	r7, r1
 801213e:	e032      	b.n	80121a6 <__kernel_rem_pio2+0x25e>
 8012140:	2200      	movs	r2, #0
 8012142:	4b4e      	ldr	r3, [pc, #312]	; (801227c <__kernel_rem_pio2+0x334>)
 8012144:	4640      	mov	r0, r8
 8012146:	4649      	mov	r1, r9
 8012148:	f7ee fa6e 	bl	8000628 <__aeabi_dmul>
 801214c:	f7ee fd1c 	bl	8000b88 <__aeabi_d2iz>
 8012150:	f7ee fa00 	bl	8000554 <__aeabi_i2d>
 8012154:	2200      	movs	r2, #0
 8012156:	4b4a      	ldr	r3, [pc, #296]	; (8012280 <__kernel_rem_pio2+0x338>)
 8012158:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801215c:	f7ee fa64 	bl	8000628 <__aeabi_dmul>
 8012160:	4602      	mov	r2, r0
 8012162:	460b      	mov	r3, r1
 8012164:	4640      	mov	r0, r8
 8012166:	4649      	mov	r1, r9
 8012168:	f7ee f8a6 	bl	80002b8 <__aeabi_dsub>
 801216c:	f7ee fd0c 	bl	8000b88 <__aeabi_d2iz>
 8012170:	ab0e      	add	r3, sp, #56	; 0x38
 8012172:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8012176:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801217a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801217e:	f7ee f89d 	bl	80002bc <__adddf3>
 8012182:	3501      	adds	r5, #1
 8012184:	4680      	mov	r8, r0
 8012186:	4689      	mov	r9, r1
 8012188:	e75e      	b.n	8012048 <__kernel_rem_pio2+0x100>
 801218a:	d105      	bne.n	8012198 <__kernel_rem_pio2+0x250>
 801218c:	1e63      	subs	r3, r4, #1
 801218e:	aa0e      	add	r2, sp, #56	; 0x38
 8012190:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8012194:	15c3      	asrs	r3, r0, #23
 8012196:	e79f      	b.n	80120d8 <__kernel_rem_pio2+0x190>
 8012198:	2200      	movs	r2, #0
 801219a:	4b3a      	ldr	r3, [pc, #232]	; (8012284 <__kernel_rem_pio2+0x33c>)
 801219c:	f7ee fcca 	bl	8000b34 <__aeabi_dcmpge>
 80121a0:	2800      	cmp	r0, #0
 80121a2:	d139      	bne.n	8012218 <__kernel_rem_pio2+0x2d0>
 80121a4:	9002      	str	r0, [sp, #8]
 80121a6:	2200      	movs	r2, #0
 80121a8:	2300      	movs	r3, #0
 80121aa:	4630      	mov	r0, r6
 80121ac:	4639      	mov	r1, r7
 80121ae:	f7ee fca3 	bl	8000af8 <__aeabi_dcmpeq>
 80121b2:	2800      	cmp	r0, #0
 80121b4:	f000 80c7 	beq.w	8012346 <__kernel_rem_pio2+0x3fe>
 80121b8:	1e65      	subs	r5, r4, #1
 80121ba:	462b      	mov	r3, r5
 80121bc:	2200      	movs	r2, #0
 80121be:	9904      	ldr	r1, [sp, #16]
 80121c0:	428b      	cmp	r3, r1
 80121c2:	da6a      	bge.n	801229a <__kernel_rem_pio2+0x352>
 80121c4:	2a00      	cmp	r2, #0
 80121c6:	f000 8088 	beq.w	80122da <__kernel_rem_pio2+0x392>
 80121ca:	ab0e      	add	r3, sp, #56	; 0x38
 80121cc:	f1aa 0a18 	sub.w	sl, sl, #24
 80121d0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	f000 80b4 	beq.w	8012342 <__kernel_rem_pio2+0x3fa>
 80121da:	4650      	mov	r0, sl
 80121dc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8012268 <__kernel_rem_pio2+0x320>
 80121e0:	f000 fb3a 	bl	8012858 <scalbn>
 80121e4:	00ec      	lsls	r4, r5, #3
 80121e6:	ab72      	add	r3, sp, #456	; 0x1c8
 80121e8:	191e      	adds	r6, r3, r4
 80121ea:	ec59 8b10 	vmov	r8, r9, d0
 80121ee:	f106 0a08 	add.w	sl, r6, #8
 80121f2:	462f      	mov	r7, r5
 80121f4:	2f00      	cmp	r7, #0
 80121f6:	f280 80df 	bge.w	80123b8 <__kernel_rem_pio2+0x470>
 80121fa:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8012260 <__kernel_rem_pio2+0x318>
 80121fe:	f04f 0a00 	mov.w	sl, #0
 8012202:	eba5 030a 	sub.w	r3, r5, sl
 8012206:	2b00      	cmp	r3, #0
 8012208:	f2c0 810a 	blt.w	8012420 <__kernel_rem_pio2+0x4d8>
 801220c:	f8df b078 	ldr.w	fp, [pc, #120]	; 8012288 <__kernel_rem_pio2+0x340>
 8012210:	ec59 8b18 	vmov	r8, r9, d8
 8012214:	2700      	movs	r7, #0
 8012216:	e0f5      	b.n	8012404 <__kernel_rem_pio2+0x4bc>
 8012218:	2302      	movs	r3, #2
 801221a:	9302      	str	r3, [sp, #8]
 801221c:	e760      	b.n	80120e0 <__kernel_rem_pio2+0x198>
 801221e:	ab0e      	add	r3, sp, #56	; 0x38
 8012220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012224:	b94d      	cbnz	r5, 801223a <__kernel_rem_pio2+0x2f2>
 8012226:	b12b      	cbz	r3, 8012234 <__kernel_rem_pio2+0x2ec>
 8012228:	a80e      	add	r0, sp, #56	; 0x38
 801222a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801222e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012232:	2301      	movs	r3, #1
 8012234:	3201      	adds	r2, #1
 8012236:	461d      	mov	r5, r3
 8012238:	e759      	b.n	80120ee <__kernel_rem_pio2+0x1a6>
 801223a:	a80e      	add	r0, sp, #56	; 0x38
 801223c:	1acb      	subs	r3, r1, r3
 801223e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012242:	462b      	mov	r3, r5
 8012244:	e7f6      	b.n	8012234 <__kernel_rem_pio2+0x2ec>
 8012246:	1e62      	subs	r2, r4, #1
 8012248:	ab0e      	add	r3, sp, #56	; 0x38
 801224a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801224e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012252:	a90e      	add	r1, sp, #56	; 0x38
 8012254:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012258:	e757      	b.n	801210a <__kernel_rem_pio2+0x1c2>
 801225a:	bf00      	nop
 801225c:	f3af 8000 	nop.w
	...
 801226c:	3ff00000 	.word	0x3ff00000
 8012270:	08017e70 	.word	0x08017e70
 8012274:	40200000 	.word	0x40200000
 8012278:	3ff00000 	.word	0x3ff00000
 801227c:	3e700000 	.word	0x3e700000
 8012280:	41700000 	.word	0x41700000
 8012284:	3fe00000 	.word	0x3fe00000
 8012288:	08017e30 	.word	0x08017e30
 801228c:	1e62      	subs	r2, r4, #1
 801228e:	ab0e      	add	r3, sp, #56	; 0x38
 8012290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012294:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012298:	e7db      	b.n	8012252 <__kernel_rem_pio2+0x30a>
 801229a:	a90e      	add	r1, sp, #56	; 0x38
 801229c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80122a0:	3b01      	subs	r3, #1
 80122a2:	430a      	orrs	r2, r1
 80122a4:	e78b      	b.n	80121be <__kernel_rem_pio2+0x276>
 80122a6:	3301      	adds	r3, #1
 80122a8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80122ac:	2900      	cmp	r1, #0
 80122ae:	d0fa      	beq.n	80122a6 <__kernel_rem_pio2+0x35e>
 80122b0:	9a08      	ldr	r2, [sp, #32]
 80122b2:	4422      	add	r2, r4
 80122b4:	00d2      	lsls	r2, r2, #3
 80122b6:	a922      	add	r1, sp, #136	; 0x88
 80122b8:	18e3      	adds	r3, r4, r3
 80122ba:	9206      	str	r2, [sp, #24]
 80122bc:	440a      	add	r2, r1
 80122be:	9302      	str	r3, [sp, #8]
 80122c0:	f10b 0108 	add.w	r1, fp, #8
 80122c4:	f102 0308 	add.w	r3, r2, #8
 80122c8:	1c66      	adds	r6, r4, #1
 80122ca:	910a      	str	r1, [sp, #40]	; 0x28
 80122cc:	2500      	movs	r5, #0
 80122ce:	930d      	str	r3, [sp, #52]	; 0x34
 80122d0:	9b02      	ldr	r3, [sp, #8]
 80122d2:	42b3      	cmp	r3, r6
 80122d4:	da04      	bge.n	80122e0 <__kernel_rem_pio2+0x398>
 80122d6:	461c      	mov	r4, r3
 80122d8:	e6a6      	b.n	8012028 <__kernel_rem_pio2+0xe0>
 80122da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80122dc:	2301      	movs	r3, #1
 80122de:	e7e3      	b.n	80122a8 <__kernel_rem_pio2+0x360>
 80122e0:	9b06      	ldr	r3, [sp, #24]
 80122e2:	18ef      	adds	r7, r5, r3
 80122e4:	ab22      	add	r3, sp, #136	; 0x88
 80122e6:	441f      	add	r7, r3
 80122e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80122ea:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80122ee:	f7ee f931 	bl	8000554 <__aeabi_i2d>
 80122f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80122f4:	461c      	mov	r4, r3
 80122f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80122f8:	e9c7 0100 	strd	r0, r1, [r7]
 80122fc:	eb03 0b05 	add.w	fp, r3, r5
 8012300:	2700      	movs	r7, #0
 8012302:	f04f 0800 	mov.w	r8, #0
 8012306:	f04f 0900 	mov.w	r9, #0
 801230a:	9b07      	ldr	r3, [sp, #28]
 801230c:	429f      	cmp	r7, r3
 801230e:	dd08      	ble.n	8012322 <__kernel_rem_pio2+0x3da>
 8012310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012312:	aa72      	add	r2, sp, #456	; 0x1c8
 8012314:	18eb      	adds	r3, r5, r3
 8012316:	4413      	add	r3, r2
 8012318:	e9c3 8902 	strd	r8, r9, [r3, #8]
 801231c:	3601      	adds	r6, #1
 801231e:	3508      	adds	r5, #8
 8012320:	e7d6      	b.n	80122d0 <__kernel_rem_pio2+0x388>
 8012322:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012326:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801232a:	f7ee f97d 	bl	8000628 <__aeabi_dmul>
 801232e:	4602      	mov	r2, r0
 8012330:	460b      	mov	r3, r1
 8012332:	4640      	mov	r0, r8
 8012334:	4649      	mov	r1, r9
 8012336:	f7ed ffc1 	bl	80002bc <__adddf3>
 801233a:	3701      	adds	r7, #1
 801233c:	4680      	mov	r8, r0
 801233e:	4689      	mov	r9, r1
 8012340:	e7e3      	b.n	801230a <__kernel_rem_pio2+0x3c2>
 8012342:	3d01      	subs	r5, #1
 8012344:	e741      	b.n	80121ca <__kernel_rem_pio2+0x282>
 8012346:	f1ca 0000 	rsb	r0, sl, #0
 801234a:	ec47 6b10 	vmov	d0, r6, r7
 801234e:	f000 fa83 	bl	8012858 <scalbn>
 8012352:	ec57 6b10 	vmov	r6, r7, d0
 8012356:	2200      	movs	r2, #0
 8012358:	4b99      	ldr	r3, [pc, #612]	; (80125c0 <__kernel_rem_pio2+0x678>)
 801235a:	ee10 0a10 	vmov	r0, s0
 801235e:	4639      	mov	r1, r7
 8012360:	f7ee fbe8 	bl	8000b34 <__aeabi_dcmpge>
 8012364:	b1f8      	cbz	r0, 80123a6 <__kernel_rem_pio2+0x45e>
 8012366:	2200      	movs	r2, #0
 8012368:	4b96      	ldr	r3, [pc, #600]	; (80125c4 <__kernel_rem_pio2+0x67c>)
 801236a:	4630      	mov	r0, r6
 801236c:	4639      	mov	r1, r7
 801236e:	f7ee f95b 	bl	8000628 <__aeabi_dmul>
 8012372:	f7ee fc09 	bl	8000b88 <__aeabi_d2iz>
 8012376:	4680      	mov	r8, r0
 8012378:	f7ee f8ec 	bl	8000554 <__aeabi_i2d>
 801237c:	2200      	movs	r2, #0
 801237e:	4b90      	ldr	r3, [pc, #576]	; (80125c0 <__kernel_rem_pio2+0x678>)
 8012380:	f7ee f952 	bl	8000628 <__aeabi_dmul>
 8012384:	460b      	mov	r3, r1
 8012386:	4602      	mov	r2, r0
 8012388:	4639      	mov	r1, r7
 801238a:	4630      	mov	r0, r6
 801238c:	f7ed ff94 	bl	80002b8 <__aeabi_dsub>
 8012390:	f7ee fbfa 	bl	8000b88 <__aeabi_d2iz>
 8012394:	1c65      	adds	r5, r4, #1
 8012396:	ab0e      	add	r3, sp, #56	; 0x38
 8012398:	f10a 0a18 	add.w	sl, sl, #24
 801239c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80123a0:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80123a4:	e719      	b.n	80121da <__kernel_rem_pio2+0x292>
 80123a6:	4630      	mov	r0, r6
 80123a8:	4639      	mov	r1, r7
 80123aa:	f7ee fbed 	bl	8000b88 <__aeabi_d2iz>
 80123ae:	ab0e      	add	r3, sp, #56	; 0x38
 80123b0:	4625      	mov	r5, r4
 80123b2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80123b6:	e710      	b.n	80121da <__kernel_rem_pio2+0x292>
 80123b8:	ab0e      	add	r3, sp, #56	; 0x38
 80123ba:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80123be:	f7ee f8c9 	bl	8000554 <__aeabi_i2d>
 80123c2:	4642      	mov	r2, r8
 80123c4:	464b      	mov	r3, r9
 80123c6:	f7ee f92f 	bl	8000628 <__aeabi_dmul>
 80123ca:	2200      	movs	r2, #0
 80123cc:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80123d0:	4b7c      	ldr	r3, [pc, #496]	; (80125c4 <__kernel_rem_pio2+0x67c>)
 80123d2:	4640      	mov	r0, r8
 80123d4:	4649      	mov	r1, r9
 80123d6:	f7ee f927 	bl	8000628 <__aeabi_dmul>
 80123da:	3f01      	subs	r7, #1
 80123dc:	4680      	mov	r8, r0
 80123de:	4689      	mov	r9, r1
 80123e0:	e708      	b.n	80121f4 <__kernel_rem_pio2+0x2ac>
 80123e2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 80123e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123ea:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 80123ee:	f7ee f91b 	bl	8000628 <__aeabi_dmul>
 80123f2:	4602      	mov	r2, r0
 80123f4:	460b      	mov	r3, r1
 80123f6:	4640      	mov	r0, r8
 80123f8:	4649      	mov	r1, r9
 80123fa:	f7ed ff5f 	bl	80002bc <__adddf3>
 80123fe:	3701      	adds	r7, #1
 8012400:	4680      	mov	r8, r0
 8012402:	4689      	mov	r9, r1
 8012404:	9b04      	ldr	r3, [sp, #16]
 8012406:	429f      	cmp	r7, r3
 8012408:	dc01      	bgt.n	801240e <__kernel_rem_pio2+0x4c6>
 801240a:	45ba      	cmp	sl, r7
 801240c:	dae9      	bge.n	80123e2 <__kernel_rem_pio2+0x49a>
 801240e:	ab4a      	add	r3, sp, #296	; 0x128
 8012410:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012414:	e9c3 8900 	strd	r8, r9, [r3]
 8012418:	f10a 0a01 	add.w	sl, sl, #1
 801241c:	3e08      	subs	r6, #8
 801241e:	e6f0      	b.n	8012202 <__kernel_rem_pio2+0x2ba>
 8012420:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012422:	2b03      	cmp	r3, #3
 8012424:	d85b      	bhi.n	80124de <__kernel_rem_pio2+0x596>
 8012426:	e8df f003 	tbb	[pc, r3]
 801242a:	264a      	.short	0x264a
 801242c:	0226      	.short	0x0226
 801242e:	ab9a      	add	r3, sp, #616	; 0x268
 8012430:	441c      	add	r4, r3
 8012432:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012436:	46a2      	mov	sl, r4
 8012438:	46ab      	mov	fp, r5
 801243a:	f1bb 0f00 	cmp.w	fp, #0
 801243e:	dc6c      	bgt.n	801251a <__kernel_rem_pio2+0x5d2>
 8012440:	46a2      	mov	sl, r4
 8012442:	46ab      	mov	fp, r5
 8012444:	f1bb 0f01 	cmp.w	fp, #1
 8012448:	f300 8086 	bgt.w	8012558 <__kernel_rem_pio2+0x610>
 801244c:	2000      	movs	r0, #0
 801244e:	2100      	movs	r1, #0
 8012450:	2d01      	cmp	r5, #1
 8012452:	f300 80a0 	bgt.w	8012596 <__kernel_rem_pio2+0x64e>
 8012456:	9b02      	ldr	r3, [sp, #8]
 8012458:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 801245c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8012460:	2b00      	cmp	r3, #0
 8012462:	f040 809e 	bne.w	80125a2 <__kernel_rem_pio2+0x65a>
 8012466:	9b01      	ldr	r3, [sp, #4]
 8012468:	e9c3 7800 	strd	r7, r8, [r3]
 801246c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8012470:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012474:	e033      	b.n	80124de <__kernel_rem_pio2+0x596>
 8012476:	3408      	adds	r4, #8
 8012478:	ab4a      	add	r3, sp, #296	; 0x128
 801247a:	441c      	add	r4, r3
 801247c:	462e      	mov	r6, r5
 801247e:	2000      	movs	r0, #0
 8012480:	2100      	movs	r1, #0
 8012482:	2e00      	cmp	r6, #0
 8012484:	da3a      	bge.n	80124fc <__kernel_rem_pio2+0x5b4>
 8012486:	9b02      	ldr	r3, [sp, #8]
 8012488:	2b00      	cmp	r3, #0
 801248a:	d03d      	beq.n	8012508 <__kernel_rem_pio2+0x5c0>
 801248c:	4602      	mov	r2, r0
 801248e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012492:	9c01      	ldr	r4, [sp, #4]
 8012494:	e9c4 2300 	strd	r2, r3, [r4]
 8012498:	4602      	mov	r2, r0
 801249a:	460b      	mov	r3, r1
 801249c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80124a0:	f7ed ff0a 	bl	80002b8 <__aeabi_dsub>
 80124a4:	ae4c      	add	r6, sp, #304	; 0x130
 80124a6:	2401      	movs	r4, #1
 80124a8:	42a5      	cmp	r5, r4
 80124aa:	da30      	bge.n	801250e <__kernel_rem_pio2+0x5c6>
 80124ac:	9b02      	ldr	r3, [sp, #8]
 80124ae:	b113      	cbz	r3, 80124b6 <__kernel_rem_pio2+0x56e>
 80124b0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80124b4:	4619      	mov	r1, r3
 80124b6:	9b01      	ldr	r3, [sp, #4]
 80124b8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80124bc:	e00f      	b.n	80124de <__kernel_rem_pio2+0x596>
 80124be:	ab9a      	add	r3, sp, #616	; 0x268
 80124c0:	441c      	add	r4, r3
 80124c2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80124c6:	2000      	movs	r0, #0
 80124c8:	2100      	movs	r1, #0
 80124ca:	2d00      	cmp	r5, #0
 80124cc:	da10      	bge.n	80124f0 <__kernel_rem_pio2+0x5a8>
 80124ce:	9b02      	ldr	r3, [sp, #8]
 80124d0:	b113      	cbz	r3, 80124d8 <__kernel_rem_pio2+0x590>
 80124d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80124d6:	4619      	mov	r1, r3
 80124d8:	9b01      	ldr	r3, [sp, #4]
 80124da:	e9c3 0100 	strd	r0, r1, [r3]
 80124de:	9b06      	ldr	r3, [sp, #24]
 80124e0:	f003 0007 	and.w	r0, r3, #7
 80124e4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80124e8:	ecbd 8b02 	vpop	{d8}
 80124ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124f0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80124f4:	f7ed fee2 	bl	80002bc <__adddf3>
 80124f8:	3d01      	subs	r5, #1
 80124fa:	e7e6      	b.n	80124ca <__kernel_rem_pio2+0x582>
 80124fc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012500:	f7ed fedc 	bl	80002bc <__adddf3>
 8012504:	3e01      	subs	r6, #1
 8012506:	e7bc      	b.n	8012482 <__kernel_rem_pio2+0x53a>
 8012508:	4602      	mov	r2, r0
 801250a:	460b      	mov	r3, r1
 801250c:	e7c1      	b.n	8012492 <__kernel_rem_pio2+0x54a>
 801250e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012512:	f7ed fed3 	bl	80002bc <__adddf3>
 8012516:	3401      	adds	r4, #1
 8012518:	e7c6      	b.n	80124a8 <__kernel_rem_pio2+0x560>
 801251a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 801251e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012522:	4640      	mov	r0, r8
 8012524:	ec53 2b17 	vmov	r2, r3, d7
 8012528:	4649      	mov	r1, r9
 801252a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801252e:	f7ed fec5 	bl	80002bc <__adddf3>
 8012532:	4602      	mov	r2, r0
 8012534:	460b      	mov	r3, r1
 8012536:	4606      	mov	r6, r0
 8012538:	460f      	mov	r7, r1
 801253a:	4640      	mov	r0, r8
 801253c:	4649      	mov	r1, r9
 801253e:	f7ed febb 	bl	80002b8 <__aeabi_dsub>
 8012542:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012546:	f7ed feb9 	bl	80002bc <__adddf3>
 801254a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801254e:	e9ca 0100 	strd	r0, r1, [sl]
 8012552:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8012556:	e770      	b.n	801243a <__kernel_rem_pio2+0x4f2>
 8012558:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 801255c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012560:	4630      	mov	r0, r6
 8012562:	ec53 2b17 	vmov	r2, r3, d7
 8012566:	4639      	mov	r1, r7
 8012568:	ed8d 7b04 	vstr	d7, [sp, #16]
 801256c:	f7ed fea6 	bl	80002bc <__adddf3>
 8012570:	4602      	mov	r2, r0
 8012572:	460b      	mov	r3, r1
 8012574:	4680      	mov	r8, r0
 8012576:	4689      	mov	r9, r1
 8012578:	4630      	mov	r0, r6
 801257a:	4639      	mov	r1, r7
 801257c:	f7ed fe9c 	bl	80002b8 <__aeabi_dsub>
 8012580:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012584:	f7ed fe9a 	bl	80002bc <__adddf3>
 8012588:	f10b 3bff 	add.w	fp, fp, #4294967295
 801258c:	e9ca 0100 	strd	r0, r1, [sl]
 8012590:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8012594:	e756      	b.n	8012444 <__kernel_rem_pio2+0x4fc>
 8012596:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801259a:	f7ed fe8f 	bl	80002bc <__adddf3>
 801259e:	3d01      	subs	r5, #1
 80125a0:	e756      	b.n	8012450 <__kernel_rem_pio2+0x508>
 80125a2:	9b01      	ldr	r3, [sp, #4]
 80125a4:	9a01      	ldr	r2, [sp, #4]
 80125a6:	601f      	str	r7, [r3, #0]
 80125a8:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80125ac:	605c      	str	r4, [r3, #4]
 80125ae:	609d      	str	r5, [r3, #8]
 80125b0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80125b4:	60d3      	str	r3, [r2, #12]
 80125b6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80125ba:	6110      	str	r0, [r2, #16]
 80125bc:	6153      	str	r3, [r2, #20]
 80125be:	e78e      	b.n	80124de <__kernel_rem_pio2+0x596>
 80125c0:	41700000 	.word	0x41700000
 80125c4:	3e700000 	.word	0x3e700000

080125c8 <__kernel_sin>:
 80125c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125cc:	ec55 4b10 	vmov	r4, r5, d0
 80125d0:	b085      	sub	sp, #20
 80125d2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80125d6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80125da:	ed8d 1b00 	vstr	d1, [sp]
 80125de:	9002      	str	r0, [sp, #8]
 80125e0:	da06      	bge.n	80125f0 <__kernel_sin+0x28>
 80125e2:	ee10 0a10 	vmov	r0, s0
 80125e6:	4629      	mov	r1, r5
 80125e8:	f7ee face 	bl	8000b88 <__aeabi_d2iz>
 80125ec:	2800      	cmp	r0, #0
 80125ee:	d051      	beq.n	8012694 <__kernel_sin+0xcc>
 80125f0:	4622      	mov	r2, r4
 80125f2:	462b      	mov	r3, r5
 80125f4:	4620      	mov	r0, r4
 80125f6:	4629      	mov	r1, r5
 80125f8:	f7ee f816 	bl	8000628 <__aeabi_dmul>
 80125fc:	4682      	mov	sl, r0
 80125fe:	468b      	mov	fp, r1
 8012600:	4602      	mov	r2, r0
 8012602:	460b      	mov	r3, r1
 8012604:	4620      	mov	r0, r4
 8012606:	4629      	mov	r1, r5
 8012608:	f7ee f80e 	bl	8000628 <__aeabi_dmul>
 801260c:	a341      	add	r3, pc, #260	; (adr r3, 8012714 <__kernel_sin+0x14c>)
 801260e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012612:	4680      	mov	r8, r0
 8012614:	4689      	mov	r9, r1
 8012616:	4650      	mov	r0, sl
 8012618:	4659      	mov	r1, fp
 801261a:	f7ee f805 	bl	8000628 <__aeabi_dmul>
 801261e:	a33f      	add	r3, pc, #252	; (adr r3, 801271c <__kernel_sin+0x154>)
 8012620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012624:	f7ed fe48 	bl	80002b8 <__aeabi_dsub>
 8012628:	4652      	mov	r2, sl
 801262a:	465b      	mov	r3, fp
 801262c:	f7ed fffc 	bl	8000628 <__aeabi_dmul>
 8012630:	a33c      	add	r3, pc, #240	; (adr r3, 8012724 <__kernel_sin+0x15c>)
 8012632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012636:	f7ed fe41 	bl	80002bc <__adddf3>
 801263a:	4652      	mov	r2, sl
 801263c:	465b      	mov	r3, fp
 801263e:	f7ed fff3 	bl	8000628 <__aeabi_dmul>
 8012642:	a33a      	add	r3, pc, #232	; (adr r3, 801272c <__kernel_sin+0x164>)
 8012644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012648:	f7ed fe36 	bl	80002b8 <__aeabi_dsub>
 801264c:	4652      	mov	r2, sl
 801264e:	465b      	mov	r3, fp
 8012650:	f7ed ffea 	bl	8000628 <__aeabi_dmul>
 8012654:	a337      	add	r3, pc, #220	; (adr r3, 8012734 <__kernel_sin+0x16c>)
 8012656:	e9d3 2300 	ldrd	r2, r3, [r3]
 801265a:	f7ed fe2f 	bl	80002bc <__adddf3>
 801265e:	9b02      	ldr	r3, [sp, #8]
 8012660:	4606      	mov	r6, r0
 8012662:	460f      	mov	r7, r1
 8012664:	b9db      	cbnz	r3, 801269e <__kernel_sin+0xd6>
 8012666:	4602      	mov	r2, r0
 8012668:	460b      	mov	r3, r1
 801266a:	4650      	mov	r0, sl
 801266c:	4659      	mov	r1, fp
 801266e:	f7ed ffdb 	bl	8000628 <__aeabi_dmul>
 8012672:	a325      	add	r3, pc, #148	; (adr r3, 8012708 <__kernel_sin+0x140>)
 8012674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012678:	f7ed fe1e 	bl	80002b8 <__aeabi_dsub>
 801267c:	4642      	mov	r2, r8
 801267e:	464b      	mov	r3, r9
 8012680:	f7ed ffd2 	bl	8000628 <__aeabi_dmul>
 8012684:	4602      	mov	r2, r0
 8012686:	460b      	mov	r3, r1
 8012688:	4620      	mov	r0, r4
 801268a:	4629      	mov	r1, r5
 801268c:	f7ed fe16 	bl	80002bc <__adddf3>
 8012690:	4604      	mov	r4, r0
 8012692:	460d      	mov	r5, r1
 8012694:	ec45 4b10 	vmov	d0, r4, r5
 8012698:	b005      	add	sp, #20
 801269a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801269e:	2200      	movs	r2, #0
 80126a0:	4b1b      	ldr	r3, [pc, #108]	; (8012710 <__kernel_sin+0x148>)
 80126a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80126a6:	f7ed ffbf 	bl	8000628 <__aeabi_dmul>
 80126aa:	4632      	mov	r2, r6
 80126ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80126b0:	463b      	mov	r3, r7
 80126b2:	4640      	mov	r0, r8
 80126b4:	4649      	mov	r1, r9
 80126b6:	f7ed ffb7 	bl	8000628 <__aeabi_dmul>
 80126ba:	4602      	mov	r2, r0
 80126bc:	460b      	mov	r3, r1
 80126be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126c2:	f7ed fdf9 	bl	80002b8 <__aeabi_dsub>
 80126c6:	4652      	mov	r2, sl
 80126c8:	465b      	mov	r3, fp
 80126ca:	f7ed ffad 	bl	8000628 <__aeabi_dmul>
 80126ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80126d2:	f7ed fdf1 	bl	80002b8 <__aeabi_dsub>
 80126d6:	a30c      	add	r3, pc, #48	; (adr r3, 8012708 <__kernel_sin+0x140>)
 80126d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126dc:	4606      	mov	r6, r0
 80126de:	460f      	mov	r7, r1
 80126e0:	4640      	mov	r0, r8
 80126e2:	4649      	mov	r1, r9
 80126e4:	f7ed ffa0 	bl	8000628 <__aeabi_dmul>
 80126e8:	4602      	mov	r2, r0
 80126ea:	460b      	mov	r3, r1
 80126ec:	4630      	mov	r0, r6
 80126ee:	4639      	mov	r1, r7
 80126f0:	f7ed fde4 	bl	80002bc <__adddf3>
 80126f4:	4602      	mov	r2, r0
 80126f6:	460b      	mov	r3, r1
 80126f8:	4620      	mov	r0, r4
 80126fa:	4629      	mov	r1, r5
 80126fc:	f7ed fddc 	bl	80002b8 <__aeabi_dsub>
 8012700:	e7c6      	b.n	8012690 <__kernel_sin+0xc8>
 8012702:	bf00      	nop
 8012704:	f3af 8000 	nop.w
 8012708:	55555549 	.word	0x55555549
 801270c:	3fc55555 	.word	0x3fc55555
 8012710:	3fe00000 	.word	0x3fe00000
 8012714:	5acfd57c 	.word	0x5acfd57c
 8012718:	3de5d93a 	.word	0x3de5d93a
 801271c:	8a2b9ceb 	.word	0x8a2b9ceb
 8012720:	3e5ae5e6 	.word	0x3e5ae5e6
 8012724:	57b1fe7d 	.word	0x57b1fe7d
 8012728:	3ec71de3 	.word	0x3ec71de3
 801272c:	19c161d5 	.word	0x19c161d5
 8012730:	3f2a01a0 	.word	0x3f2a01a0
 8012734:	1110f8a6 	.word	0x1110f8a6
 8012738:	3f811111 	.word	0x3f811111

0801273c <fabs>:
 801273c:	ec51 0b10 	vmov	r0, r1, d0
 8012740:	ee10 2a10 	vmov	r2, s0
 8012744:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012748:	ec43 2b10 	vmov	d0, r2, r3
 801274c:	4770      	bx	lr
	...

08012750 <floor>:
 8012750:	ec51 0b10 	vmov	r0, r1, d0
 8012754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012758:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801275c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8012760:	2e13      	cmp	r6, #19
 8012762:	460c      	mov	r4, r1
 8012764:	ee10 5a10 	vmov	r5, s0
 8012768:	4680      	mov	r8, r0
 801276a:	dc34      	bgt.n	80127d6 <floor+0x86>
 801276c:	2e00      	cmp	r6, #0
 801276e:	da16      	bge.n	801279e <floor+0x4e>
 8012770:	a335      	add	r3, pc, #212	; (adr r3, 8012848 <floor+0xf8>)
 8012772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012776:	f7ed fda1 	bl	80002bc <__adddf3>
 801277a:	2200      	movs	r2, #0
 801277c:	2300      	movs	r3, #0
 801277e:	f7ee f9e3 	bl	8000b48 <__aeabi_dcmpgt>
 8012782:	b148      	cbz	r0, 8012798 <floor+0x48>
 8012784:	2c00      	cmp	r4, #0
 8012786:	da59      	bge.n	801283c <floor+0xec>
 8012788:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801278c:	4a30      	ldr	r2, [pc, #192]	; (8012850 <floor+0x100>)
 801278e:	432b      	orrs	r3, r5
 8012790:	2500      	movs	r5, #0
 8012792:	42ab      	cmp	r3, r5
 8012794:	bf18      	it	ne
 8012796:	4614      	movne	r4, r2
 8012798:	4621      	mov	r1, r4
 801279a:	4628      	mov	r0, r5
 801279c:	e025      	b.n	80127ea <floor+0x9a>
 801279e:	4f2d      	ldr	r7, [pc, #180]	; (8012854 <floor+0x104>)
 80127a0:	4137      	asrs	r7, r6
 80127a2:	ea01 0307 	and.w	r3, r1, r7
 80127a6:	4303      	orrs	r3, r0
 80127a8:	d01f      	beq.n	80127ea <floor+0x9a>
 80127aa:	a327      	add	r3, pc, #156	; (adr r3, 8012848 <floor+0xf8>)
 80127ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127b0:	f7ed fd84 	bl	80002bc <__adddf3>
 80127b4:	2200      	movs	r2, #0
 80127b6:	2300      	movs	r3, #0
 80127b8:	f7ee f9c6 	bl	8000b48 <__aeabi_dcmpgt>
 80127bc:	2800      	cmp	r0, #0
 80127be:	d0eb      	beq.n	8012798 <floor+0x48>
 80127c0:	2c00      	cmp	r4, #0
 80127c2:	bfbe      	ittt	lt
 80127c4:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80127c8:	fa43 f606 	asrlt.w	r6, r3, r6
 80127cc:	19a4      	addlt	r4, r4, r6
 80127ce:	ea24 0407 	bic.w	r4, r4, r7
 80127d2:	2500      	movs	r5, #0
 80127d4:	e7e0      	b.n	8012798 <floor+0x48>
 80127d6:	2e33      	cmp	r6, #51	; 0x33
 80127d8:	dd0b      	ble.n	80127f2 <floor+0xa2>
 80127da:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80127de:	d104      	bne.n	80127ea <floor+0x9a>
 80127e0:	ee10 2a10 	vmov	r2, s0
 80127e4:	460b      	mov	r3, r1
 80127e6:	f7ed fd69 	bl	80002bc <__adddf3>
 80127ea:	ec41 0b10 	vmov	d0, r0, r1
 80127ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127f2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80127f6:	f04f 33ff 	mov.w	r3, #4294967295
 80127fa:	fa23 f707 	lsr.w	r7, r3, r7
 80127fe:	4207      	tst	r7, r0
 8012800:	d0f3      	beq.n	80127ea <floor+0x9a>
 8012802:	a311      	add	r3, pc, #68	; (adr r3, 8012848 <floor+0xf8>)
 8012804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012808:	f7ed fd58 	bl	80002bc <__adddf3>
 801280c:	2200      	movs	r2, #0
 801280e:	2300      	movs	r3, #0
 8012810:	f7ee f99a 	bl	8000b48 <__aeabi_dcmpgt>
 8012814:	2800      	cmp	r0, #0
 8012816:	d0bf      	beq.n	8012798 <floor+0x48>
 8012818:	2c00      	cmp	r4, #0
 801281a:	da02      	bge.n	8012822 <floor+0xd2>
 801281c:	2e14      	cmp	r6, #20
 801281e:	d103      	bne.n	8012828 <floor+0xd8>
 8012820:	3401      	adds	r4, #1
 8012822:	ea25 0507 	bic.w	r5, r5, r7
 8012826:	e7b7      	b.n	8012798 <floor+0x48>
 8012828:	2301      	movs	r3, #1
 801282a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801282e:	fa03 f606 	lsl.w	r6, r3, r6
 8012832:	4435      	add	r5, r6
 8012834:	4545      	cmp	r5, r8
 8012836:	bf38      	it	cc
 8012838:	18e4      	addcc	r4, r4, r3
 801283a:	e7f2      	b.n	8012822 <floor+0xd2>
 801283c:	2500      	movs	r5, #0
 801283e:	462c      	mov	r4, r5
 8012840:	e7aa      	b.n	8012798 <floor+0x48>
 8012842:	bf00      	nop
 8012844:	f3af 8000 	nop.w
 8012848:	8800759c 	.word	0x8800759c
 801284c:	7e37e43c 	.word	0x7e37e43c
 8012850:	bff00000 	.word	0xbff00000
 8012854:	000fffff 	.word	0x000fffff

08012858 <scalbn>:
 8012858:	b570      	push	{r4, r5, r6, lr}
 801285a:	ec55 4b10 	vmov	r4, r5, d0
 801285e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8012862:	4606      	mov	r6, r0
 8012864:	462b      	mov	r3, r5
 8012866:	b9aa      	cbnz	r2, 8012894 <scalbn+0x3c>
 8012868:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801286c:	4323      	orrs	r3, r4
 801286e:	d03b      	beq.n	80128e8 <scalbn+0x90>
 8012870:	4b31      	ldr	r3, [pc, #196]	; (8012938 <scalbn+0xe0>)
 8012872:	4629      	mov	r1, r5
 8012874:	2200      	movs	r2, #0
 8012876:	ee10 0a10 	vmov	r0, s0
 801287a:	f7ed fed5 	bl	8000628 <__aeabi_dmul>
 801287e:	4b2f      	ldr	r3, [pc, #188]	; (801293c <scalbn+0xe4>)
 8012880:	429e      	cmp	r6, r3
 8012882:	4604      	mov	r4, r0
 8012884:	460d      	mov	r5, r1
 8012886:	da12      	bge.n	80128ae <scalbn+0x56>
 8012888:	a327      	add	r3, pc, #156	; (adr r3, 8012928 <scalbn+0xd0>)
 801288a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801288e:	f7ed fecb 	bl	8000628 <__aeabi_dmul>
 8012892:	e009      	b.n	80128a8 <scalbn+0x50>
 8012894:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8012898:	428a      	cmp	r2, r1
 801289a:	d10c      	bne.n	80128b6 <scalbn+0x5e>
 801289c:	ee10 2a10 	vmov	r2, s0
 80128a0:	4620      	mov	r0, r4
 80128a2:	4629      	mov	r1, r5
 80128a4:	f7ed fd0a 	bl	80002bc <__adddf3>
 80128a8:	4604      	mov	r4, r0
 80128aa:	460d      	mov	r5, r1
 80128ac:	e01c      	b.n	80128e8 <scalbn+0x90>
 80128ae:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80128b2:	460b      	mov	r3, r1
 80128b4:	3a36      	subs	r2, #54	; 0x36
 80128b6:	4432      	add	r2, r6
 80128b8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80128bc:	428a      	cmp	r2, r1
 80128be:	dd0b      	ble.n	80128d8 <scalbn+0x80>
 80128c0:	ec45 4b11 	vmov	d1, r4, r5
 80128c4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8012930 <scalbn+0xd8>
 80128c8:	f000 f83c 	bl	8012944 <copysign>
 80128cc:	a318      	add	r3, pc, #96	; (adr r3, 8012930 <scalbn+0xd8>)
 80128ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128d2:	ec51 0b10 	vmov	r0, r1, d0
 80128d6:	e7da      	b.n	801288e <scalbn+0x36>
 80128d8:	2a00      	cmp	r2, #0
 80128da:	dd08      	ble.n	80128ee <scalbn+0x96>
 80128dc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80128e0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80128e4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80128e8:	ec45 4b10 	vmov	d0, r4, r5
 80128ec:	bd70      	pop	{r4, r5, r6, pc}
 80128ee:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80128f2:	da0d      	bge.n	8012910 <scalbn+0xb8>
 80128f4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80128f8:	429e      	cmp	r6, r3
 80128fa:	ec45 4b11 	vmov	d1, r4, r5
 80128fe:	dce1      	bgt.n	80128c4 <scalbn+0x6c>
 8012900:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8012928 <scalbn+0xd0>
 8012904:	f000 f81e 	bl	8012944 <copysign>
 8012908:	a307      	add	r3, pc, #28	; (adr r3, 8012928 <scalbn+0xd0>)
 801290a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801290e:	e7e0      	b.n	80128d2 <scalbn+0x7a>
 8012910:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012914:	3236      	adds	r2, #54	; 0x36
 8012916:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801291a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801291e:	4620      	mov	r0, r4
 8012920:	4629      	mov	r1, r5
 8012922:	2200      	movs	r2, #0
 8012924:	4b06      	ldr	r3, [pc, #24]	; (8012940 <scalbn+0xe8>)
 8012926:	e7b2      	b.n	801288e <scalbn+0x36>
 8012928:	c2f8f359 	.word	0xc2f8f359
 801292c:	01a56e1f 	.word	0x01a56e1f
 8012930:	8800759c 	.word	0x8800759c
 8012934:	7e37e43c 	.word	0x7e37e43c
 8012938:	43500000 	.word	0x43500000
 801293c:	ffff3cb0 	.word	0xffff3cb0
 8012940:	3c900000 	.word	0x3c900000

08012944 <copysign>:
 8012944:	ec51 0b10 	vmov	r0, r1, d0
 8012948:	ee11 0a90 	vmov	r0, s3
 801294c:	ee10 2a10 	vmov	r2, s0
 8012950:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012954:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8012958:	ea41 0300 	orr.w	r3, r1, r0
 801295c:	ec43 2b10 	vmov	d0, r2, r3
 8012960:	4770      	bx	lr
	...

08012964 <__errno>:
 8012964:	4b01      	ldr	r3, [pc, #4]	; (801296c <__errno+0x8>)
 8012966:	6818      	ldr	r0, [r3, #0]
 8012968:	4770      	bx	lr
 801296a:	bf00      	nop
 801296c:	2000000c 	.word	0x2000000c

08012970 <__libc_init_array>:
 8012970:	b570      	push	{r4, r5, r6, lr}
 8012972:	4e0d      	ldr	r6, [pc, #52]	; (80129a8 <__libc_init_array+0x38>)
 8012974:	4c0d      	ldr	r4, [pc, #52]	; (80129ac <__libc_init_array+0x3c>)
 8012976:	1ba4      	subs	r4, r4, r6
 8012978:	10a4      	asrs	r4, r4, #2
 801297a:	2500      	movs	r5, #0
 801297c:	42a5      	cmp	r5, r4
 801297e:	d109      	bne.n	8012994 <__libc_init_array+0x24>
 8012980:	4e0b      	ldr	r6, [pc, #44]	; (80129b0 <__libc_init_array+0x40>)
 8012982:	4c0c      	ldr	r4, [pc, #48]	; (80129b4 <__libc_init_array+0x44>)
 8012984:	f004 feee 	bl	8017764 <_init>
 8012988:	1ba4      	subs	r4, r4, r6
 801298a:	10a4      	asrs	r4, r4, #2
 801298c:	2500      	movs	r5, #0
 801298e:	42a5      	cmp	r5, r4
 8012990:	d105      	bne.n	801299e <__libc_init_array+0x2e>
 8012992:	bd70      	pop	{r4, r5, r6, pc}
 8012994:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012998:	4798      	blx	r3
 801299a:	3501      	adds	r5, #1
 801299c:	e7ee      	b.n	801297c <__libc_init_array+0xc>
 801299e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80129a2:	4798      	blx	r3
 80129a4:	3501      	adds	r5, #1
 80129a6:	e7f2      	b.n	801298e <__libc_init_array+0x1e>
 80129a8:	080181c4 	.word	0x080181c4
 80129ac:	080181c4 	.word	0x080181c4
 80129b0:	080181c4 	.word	0x080181c4
 80129b4:	080181cc 	.word	0x080181cc

080129b8 <memcpy>:
 80129b8:	b510      	push	{r4, lr}
 80129ba:	1e43      	subs	r3, r0, #1
 80129bc:	440a      	add	r2, r1
 80129be:	4291      	cmp	r1, r2
 80129c0:	d100      	bne.n	80129c4 <memcpy+0xc>
 80129c2:	bd10      	pop	{r4, pc}
 80129c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80129c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80129cc:	e7f7      	b.n	80129be <memcpy+0x6>

080129ce <memset>:
 80129ce:	4402      	add	r2, r0
 80129d0:	4603      	mov	r3, r0
 80129d2:	4293      	cmp	r3, r2
 80129d4:	d100      	bne.n	80129d8 <memset+0xa>
 80129d6:	4770      	bx	lr
 80129d8:	f803 1b01 	strb.w	r1, [r3], #1
 80129dc:	e7f9      	b.n	80129d2 <memset+0x4>

080129de <__cvt>:
 80129de:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80129e2:	ec55 4b10 	vmov	r4, r5, d0
 80129e6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80129e8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80129ec:	2d00      	cmp	r5, #0
 80129ee:	460e      	mov	r6, r1
 80129f0:	4691      	mov	r9, r2
 80129f2:	4619      	mov	r1, r3
 80129f4:	bfb8      	it	lt
 80129f6:	4622      	movlt	r2, r4
 80129f8:	462b      	mov	r3, r5
 80129fa:	f027 0720 	bic.w	r7, r7, #32
 80129fe:	bfbb      	ittet	lt
 8012a00:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012a04:	461d      	movlt	r5, r3
 8012a06:	2300      	movge	r3, #0
 8012a08:	232d      	movlt	r3, #45	; 0x2d
 8012a0a:	bfb8      	it	lt
 8012a0c:	4614      	movlt	r4, r2
 8012a0e:	2f46      	cmp	r7, #70	; 0x46
 8012a10:	700b      	strb	r3, [r1, #0]
 8012a12:	d004      	beq.n	8012a1e <__cvt+0x40>
 8012a14:	2f45      	cmp	r7, #69	; 0x45
 8012a16:	d100      	bne.n	8012a1a <__cvt+0x3c>
 8012a18:	3601      	adds	r6, #1
 8012a1a:	2102      	movs	r1, #2
 8012a1c:	e000      	b.n	8012a20 <__cvt+0x42>
 8012a1e:	2103      	movs	r1, #3
 8012a20:	ab03      	add	r3, sp, #12
 8012a22:	9301      	str	r3, [sp, #4]
 8012a24:	ab02      	add	r3, sp, #8
 8012a26:	9300      	str	r3, [sp, #0]
 8012a28:	4632      	mov	r2, r6
 8012a2a:	4653      	mov	r3, sl
 8012a2c:	ec45 4b10 	vmov	d0, r4, r5
 8012a30:	f001 ff9e 	bl	8014970 <_dtoa_r>
 8012a34:	2f47      	cmp	r7, #71	; 0x47
 8012a36:	4680      	mov	r8, r0
 8012a38:	d102      	bne.n	8012a40 <__cvt+0x62>
 8012a3a:	f019 0f01 	tst.w	r9, #1
 8012a3e:	d026      	beq.n	8012a8e <__cvt+0xb0>
 8012a40:	2f46      	cmp	r7, #70	; 0x46
 8012a42:	eb08 0906 	add.w	r9, r8, r6
 8012a46:	d111      	bne.n	8012a6c <__cvt+0x8e>
 8012a48:	f898 3000 	ldrb.w	r3, [r8]
 8012a4c:	2b30      	cmp	r3, #48	; 0x30
 8012a4e:	d10a      	bne.n	8012a66 <__cvt+0x88>
 8012a50:	2200      	movs	r2, #0
 8012a52:	2300      	movs	r3, #0
 8012a54:	4620      	mov	r0, r4
 8012a56:	4629      	mov	r1, r5
 8012a58:	f7ee f84e 	bl	8000af8 <__aeabi_dcmpeq>
 8012a5c:	b918      	cbnz	r0, 8012a66 <__cvt+0x88>
 8012a5e:	f1c6 0601 	rsb	r6, r6, #1
 8012a62:	f8ca 6000 	str.w	r6, [sl]
 8012a66:	f8da 3000 	ldr.w	r3, [sl]
 8012a6a:	4499      	add	r9, r3
 8012a6c:	2200      	movs	r2, #0
 8012a6e:	2300      	movs	r3, #0
 8012a70:	4620      	mov	r0, r4
 8012a72:	4629      	mov	r1, r5
 8012a74:	f7ee f840 	bl	8000af8 <__aeabi_dcmpeq>
 8012a78:	b938      	cbnz	r0, 8012a8a <__cvt+0xac>
 8012a7a:	2230      	movs	r2, #48	; 0x30
 8012a7c:	9b03      	ldr	r3, [sp, #12]
 8012a7e:	454b      	cmp	r3, r9
 8012a80:	d205      	bcs.n	8012a8e <__cvt+0xb0>
 8012a82:	1c59      	adds	r1, r3, #1
 8012a84:	9103      	str	r1, [sp, #12]
 8012a86:	701a      	strb	r2, [r3, #0]
 8012a88:	e7f8      	b.n	8012a7c <__cvt+0x9e>
 8012a8a:	f8cd 900c 	str.w	r9, [sp, #12]
 8012a8e:	9b03      	ldr	r3, [sp, #12]
 8012a90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012a92:	eba3 0308 	sub.w	r3, r3, r8
 8012a96:	4640      	mov	r0, r8
 8012a98:	6013      	str	r3, [r2, #0]
 8012a9a:	b004      	add	sp, #16
 8012a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08012aa0 <__exponent>:
 8012aa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012aa2:	2900      	cmp	r1, #0
 8012aa4:	4604      	mov	r4, r0
 8012aa6:	bfba      	itte	lt
 8012aa8:	4249      	neglt	r1, r1
 8012aaa:	232d      	movlt	r3, #45	; 0x2d
 8012aac:	232b      	movge	r3, #43	; 0x2b
 8012aae:	2909      	cmp	r1, #9
 8012ab0:	f804 2b02 	strb.w	r2, [r4], #2
 8012ab4:	7043      	strb	r3, [r0, #1]
 8012ab6:	dd20      	ble.n	8012afa <__exponent+0x5a>
 8012ab8:	f10d 0307 	add.w	r3, sp, #7
 8012abc:	461f      	mov	r7, r3
 8012abe:	260a      	movs	r6, #10
 8012ac0:	fb91 f5f6 	sdiv	r5, r1, r6
 8012ac4:	fb06 1115 	mls	r1, r6, r5, r1
 8012ac8:	3130      	adds	r1, #48	; 0x30
 8012aca:	2d09      	cmp	r5, #9
 8012acc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012ad0:	f103 32ff 	add.w	r2, r3, #4294967295
 8012ad4:	4629      	mov	r1, r5
 8012ad6:	dc09      	bgt.n	8012aec <__exponent+0x4c>
 8012ad8:	3130      	adds	r1, #48	; 0x30
 8012ada:	3b02      	subs	r3, #2
 8012adc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012ae0:	42bb      	cmp	r3, r7
 8012ae2:	4622      	mov	r2, r4
 8012ae4:	d304      	bcc.n	8012af0 <__exponent+0x50>
 8012ae6:	1a10      	subs	r0, r2, r0
 8012ae8:	b003      	add	sp, #12
 8012aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012aec:	4613      	mov	r3, r2
 8012aee:	e7e7      	b.n	8012ac0 <__exponent+0x20>
 8012af0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012af4:	f804 2b01 	strb.w	r2, [r4], #1
 8012af8:	e7f2      	b.n	8012ae0 <__exponent+0x40>
 8012afa:	2330      	movs	r3, #48	; 0x30
 8012afc:	4419      	add	r1, r3
 8012afe:	7083      	strb	r3, [r0, #2]
 8012b00:	1d02      	adds	r2, r0, #4
 8012b02:	70c1      	strb	r1, [r0, #3]
 8012b04:	e7ef      	b.n	8012ae6 <__exponent+0x46>
	...

08012b08 <_printf_float>:
 8012b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b0c:	b08d      	sub	sp, #52	; 0x34
 8012b0e:	460c      	mov	r4, r1
 8012b10:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8012b14:	4616      	mov	r6, r2
 8012b16:	461f      	mov	r7, r3
 8012b18:	4605      	mov	r5, r0
 8012b1a:	f003 f995 	bl	8015e48 <_localeconv_r>
 8012b1e:	6803      	ldr	r3, [r0, #0]
 8012b20:	9304      	str	r3, [sp, #16]
 8012b22:	4618      	mov	r0, r3
 8012b24:	f7ed fb6c 	bl	8000200 <strlen>
 8012b28:	2300      	movs	r3, #0
 8012b2a:	930a      	str	r3, [sp, #40]	; 0x28
 8012b2c:	f8d8 3000 	ldr.w	r3, [r8]
 8012b30:	9005      	str	r0, [sp, #20]
 8012b32:	3307      	adds	r3, #7
 8012b34:	f023 0307 	bic.w	r3, r3, #7
 8012b38:	f103 0208 	add.w	r2, r3, #8
 8012b3c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012b40:	f8d4 b000 	ldr.w	fp, [r4]
 8012b44:	f8c8 2000 	str.w	r2, [r8]
 8012b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b4c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012b50:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012b54:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012b58:	9307      	str	r3, [sp, #28]
 8012b5a:	f8cd 8018 	str.w	r8, [sp, #24]
 8012b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8012b62:	4ba7      	ldr	r3, [pc, #668]	; (8012e00 <_printf_float+0x2f8>)
 8012b64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012b68:	f7ed fff8 	bl	8000b5c <__aeabi_dcmpun>
 8012b6c:	bb70      	cbnz	r0, 8012bcc <_printf_float+0xc4>
 8012b6e:	f04f 32ff 	mov.w	r2, #4294967295
 8012b72:	4ba3      	ldr	r3, [pc, #652]	; (8012e00 <_printf_float+0x2f8>)
 8012b74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012b78:	f7ed ffd2 	bl	8000b20 <__aeabi_dcmple>
 8012b7c:	bb30      	cbnz	r0, 8012bcc <_printf_float+0xc4>
 8012b7e:	2200      	movs	r2, #0
 8012b80:	2300      	movs	r3, #0
 8012b82:	4640      	mov	r0, r8
 8012b84:	4649      	mov	r1, r9
 8012b86:	f7ed ffc1 	bl	8000b0c <__aeabi_dcmplt>
 8012b8a:	b110      	cbz	r0, 8012b92 <_printf_float+0x8a>
 8012b8c:	232d      	movs	r3, #45	; 0x2d
 8012b8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012b92:	4a9c      	ldr	r2, [pc, #624]	; (8012e04 <_printf_float+0x2fc>)
 8012b94:	4b9c      	ldr	r3, [pc, #624]	; (8012e08 <_printf_float+0x300>)
 8012b96:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012b9a:	bf8c      	ite	hi
 8012b9c:	4690      	movhi	r8, r2
 8012b9e:	4698      	movls	r8, r3
 8012ba0:	2303      	movs	r3, #3
 8012ba2:	f02b 0204 	bic.w	r2, fp, #4
 8012ba6:	6123      	str	r3, [r4, #16]
 8012ba8:	6022      	str	r2, [r4, #0]
 8012baa:	f04f 0900 	mov.w	r9, #0
 8012bae:	9700      	str	r7, [sp, #0]
 8012bb0:	4633      	mov	r3, r6
 8012bb2:	aa0b      	add	r2, sp, #44	; 0x2c
 8012bb4:	4621      	mov	r1, r4
 8012bb6:	4628      	mov	r0, r5
 8012bb8:	f000 f9e6 	bl	8012f88 <_printf_common>
 8012bbc:	3001      	adds	r0, #1
 8012bbe:	f040 808d 	bne.w	8012cdc <_printf_float+0x1d4>
 8012bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8012bc6:	b00d      	add	sp, #52	; 0x34
 8012bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bcc:	4642      	mov	r2, r8
 8012bce:	464b      	mov	r3, r9
 8012bd0:	4640      	mov	r0, r8
 8012bd2:	4649      	mov	r1, r9
 8012bd4:	f7ed ffc2 	bl	8000b5c <__aeabi_dcmpun>
 8012bd8:	b110      	cbz	r0, 8012be0 <_printf_float+0xd8>
 8012bda:	4a8c      	ldr	r2, [pc, #560]	; (8012e0c <_printf_float+0x304>)
 8012bdc:	4b8c      	ldr	r3, [pc, #560]	; (8012e10 <_printf_float+0x308>)
 8012bde:	e7da      	b.n	8012b96 <_printf_float+0x8e>
 8012be0:	6861      	ldr	r1, [r4, #4]
 8012be2:	1c4b      	adds	r3, r1, #1
 8012be4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8012be8:	a80a      	add	r0, sp, #40	; 0x28
 8012bea:	d13e      	bne.n	8012c6a <_printf_float+0x162>
 8012bec:	2306      	movs	r3, #6
 8012bee:	6063      	str	r3, [r4, #4]
 8012bf0:	2300      	movs	r3, #0
 8012bf2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012bf6:	ab09      	add	r3, sp, #36	; 0x24
 8012bf8:	9300      	str	r3, [sp, #0]
 8012bfa:	ec49 8b10 	vmov	d0, r8, r9
 8012bfe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012c02:	6022      	str	r2, [r4, #0]
 8012c04:	f8cd a004 	str.w	sl, [sp, #4]
 8012c08:	6861      	ldr	r1, [r4, #4]
 8012c0a:	4628      	mov	r0, r5
 8012c0c:	f7ff fee7 	bl	80129de <__cvt>
 8012c10:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8012c14:	2b47      	cmp	r3, #71	; 0x47
 8012c16:	4680      	mov	r8, r0
 8012c18:	d109      	bne.n	8012c2e <_printf_float+0x126>
 8012c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c1c:	1cd8      	adds	r0, r3, #3
 8012c1e:	db02      	blt.n	8012c26 <_printf_float+0x11e>
 8012c20:	6862      	ldr	r2, [r4, #4]
 8012c22:	4293      	cmp	r3, r2
 8012c24:	dd47      	ble.n	8012cb6 <_printf_float+0x1ae>
 8012c26:	f1aa 0a02 	sub.w	sl, sl, #2
 8012c2a:	fa5f fa8a 	uxtb.w	sl, sl
 8012c2e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012c32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012c34:	d824      	bhi.n	8012c80 <_printf_float+0x178>
 8012c36:	3901      	subs	r1, #1
 8012c38:	4652      	mov	r2, sl
 8012c3a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012c3e:	9109      	str	r1, [sp, #36]	; 0x24
 8012c40:	f7ff ff2e 	bl	8012aa0 <__exponent>
 8012c44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012c46:	1813      	adds	r3, r2, r0
 8012c48:	2a01      	cmp	r2, #1
 8012c4a:	4681      	mov	r9, r0
 8012c4c:	6123      	str	r3, [r4, #16]
 8012c4e:	dc02      	bgt.n	8012c56 <_printf_float+0x14e>
 8012c50:	6822      	ldr	r2, [r4, #0]
 8012c52:	07d1      	lsls	r1, r2, #31
 8012c54:	d501      	bpl.n	8012c5a <_printf_float+0x152>
 8012c56:	3301      	adds	r3, #1
 8012c58:	6123      	str	r3, [r4, #16]
 8012c5a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d0a5      	beq.n	8012bae <_printf_float+0xa6>
 8012c62:	232d      	movs	r3, #45	; 0x2d
 8012c64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012c68:	e7a1      	b.n	8012bae <_printf_float+0xa6>
 8012c6a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8012c6e:	f000 8177 	beq.w	8012f60 <_printf_float+0x458>
 8012c72:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012c76:	d1bb      	bne.n	8012bf0 <_printf_float+0xe8>
 8012c78:	2900      	cmp	r1, #0
 8012c7a:	d1b9      	bne.n	8012bf0 <_printf_float+0xe8>
 8012c7c:	2301      	movs	r3, #1
 8012c7e:	e7b6      	b.n	8012bee <_printf_float+0xe6>
 8012c80:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8012c84:	d119      	bne.n	8012cba <_printf_float+0x1b2>
 8012c86:	2900      	cmp	r1, #0
 8012c88:	6863      	ldr	r3, [r4, #4]
 8012c8a:	dd0c      	ble.n	8012ca6 <_printf_float+0x19e>
 8012c8c:	6121      	str	r1, [r4, #16]
 8012c8e:	b913      	cbnz	r3, 8012c96 <_printf_float+0x18e>
 8012c90:	6822      	ldr	r2, [r4, #0]
 8012c92:	07d2      	lsls	r2, r2, #31
 8012c94:	d502      	bpl.n	8012c9c <_printf_float+0x194>
 8012c96:	3301      	adds	r3, #1
 8012c98:	440b      	add	r3, r1
 8012c9a:	6123      	str	r3, [r4, #16]
 8012c9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c9e:	65a3      	str	r3, [r4, #88]	; 0x58
 8012ca0:	f04f 0900 	mov.w	r9, #0
 8012ca4:	e7d9      	b.n	8012c5a <_printf_float+0x152>
 8012ca6:	b913      	cbnz	r3, 8012cae <_printf_float+0x1a6>
 8012ca8:	6822      	ldr	r2, [r4, #0]
 8012caa:	07d0      	lsls	r0, r2, #31
 8012cac:	d501      	bpl.n	8012cb2 <_printf_float+0x1aa>
 8012cae:	3302      	adds	r3, #2
 8012cb0:	e7f3      	b.n	8012c9a <_printf_float+0x192>
 8012cb2:	2301      	movs	r3, #1
 8012cb4:	e7f1      	b.n	8012c9a <_printf_float+0x192>
 8012cb6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8012cba:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8012cbe:	4293      	cmp	r3, r2
 8012cc0:	db05      	blt.n	8012cce <_printf_float+0x1c6>
 8012cc2:	6822      	ldr	r2, [r4, #0]
 8012cc4:	6123      	str	r3, [r4, #16]
 8012cc6:	07d1      	lsls	r1, r2, #31
 8012cc8:	d5e8      	bpl.n	8012c9c <_printf_float+0x194>
 8012cca:	3301      	adds	r3, #1
 8012ccc:	e7e5      	b.n	8012c9a <_printf_float+0x192>
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	bfd4      	ite	le
 8012cd2:	f1c3 0302 	rsble	r3, r3, #2
 8012cd6:	2301      	movgt	r3, #1
 8012cd8:	4413      	add	r3, r2
 8012cda:	e7de      	b.n	8012c9a <_printf_float+0x192>
 8012cdc:	6823      	ldr	r3, [r4, #0]
 8012cde:	055a      	lsls	r2, r3, #21
 8012ce0:	d407      	bmi.n	8012cf2 <_printf_float+0x1ea>
 8012ce2:	6923      	ldr	r3, [r4, #16]
 8012ce4:	4642      	mov	r2, r8
 8012ce6:	4631      	mov	r1, r6
 8012ce8:	4628      	mov	r0, r5
 8012cea:	47b8      	blx	r7
 8012cec:	3001      	adds	r0, #1
 8012cee:	d12b      	bne.n	8012d48 <_printf_float+0x240>
 8012cf0:	e767      	b.n	8012bc2 <_printf_float+0xba>
 8012cf2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012cf6:	f240 80dc 	bls.w	8012eb2 <_printf_float+0x3aa>
 8012cfa:	2200      	movs	r2, #0
 8012cfc:	2300      	movs	r3, #0
 8012cfe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012d02:	f7ed fef9 	bl	8000af8 <__aeabi_dcmpeq>
 8012d06:	2800      	cmp	r0, #0
 8012d08:	d033      	beq.n	8012d72 <_printf_float+0x26a>
 8012d0a:	2301      	movs	r3, #1
 8012d0c:	4a41      	ldr	r2, [pc, #260]	; (8012e14 <_printf_float+0x30c>)
 8012d0e:	4631      	mov	r1, r6
 8012d10:	4628      	mov	r0, r5
 8012d12:	47b8      	blx	r7
 8012d14:	3001      	adds	r0, #1
 8012d16:	f43f af54 	beq.w	8012bc2 <_printf_float+0xba>
 8012d1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012d1e:	429a      	cmp	r2, r3
 8012d20:	db02      	blt.n	8012d28 <_printf_float+0x220>
 8012d22:	6823      	ldr	r3, [r4, #0]
 8012d24:	07d8      	lsls	r0, r3, #31
 8012d26:	d50f      	bpl.n	8012d48 <_printf_float+0x240>
 8012d28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d2c:	4631      	mov	r1, r6
 8012d2e:	4628      	mov	r0, r5
 8012d30:	47b8      	blx	r7
 8012d32:	3001      	adds	r0, #1
 8012d34:	f43f af45 	beq.w	8012bc2 <_printf_float+0xba>
 8012d38:	f04f 0800 	mov.w	r8, #0
 8012d3c:	f104 091a 	add.w	r9, r4, #26
 8012d40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012d42:	3b01      	subs	r3, #1
 8012d44:	4543      	cmp	r3, r8
 8012d46:	dc09      	bgt.n	8012d5c <_printf_float+0x254>
 8012d48:	6823      	ldr	r3, [r4, #0]
 8012d4a:	079b      	lsls	r3, r3, #30
 8012d4c:	f100 8103 	bmi.w	8012f56 <_printf_float+0x44e>
 8012d50:	68e0      	ldr	r0, [r4, #12]
 8012d52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012d54:	4298      	cmp	r0, r3
 8012d56:	bfb8      	it	lt
 8012d58:	4618      	movlt	r0, r3
 8012d5a:	e734      	b.n	8012bc6 <_printf_float+0xbe>
 8012d5c:	2301      	movs	r3, #1
 8012d5e:	464a      	mov	r2, r9
 8012d60:	4631      	mov	r1, r6
 8012d62:	4628      	mov	r0, r5
 8012d64:	47b8      	blx	r7
 8012d66:	3001      	adds	r0, #1
 8012d68:	f43f af2b 	beq.w	8012bc2 <_printf_float+0xba>
 8012d6c:	f108 0801 	add.w	r8, r8, #1
 8012d70:	e7e6      	b.n	8012d40 <_printf_float+0x238>
 8012d72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	dc2b      	bgt.n	8012dd0 <_printf_float+0x2c8>
 8012d78:	2301      	movs	r3, #1
 8012d7a:	4a26      	ldr	r2, [pc, #152]	; (8012e14 <_printf_float+0x30c>)
 8012d7c:	4631      	mov	r1, r6
 8012d7e:	4628      	mov	r0, r5
 8012d80:	47b8      	blx	r7
 8012d82:	3001      	adds	r0, #1
 8012d84:	f43f af1d 	beq.w	8012bc2 <_printf_float+0xba>
 8012d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d8a:	b923      	cbnz	r3, 8012d96 <_printf_float+0x28e>
 8012d8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012d8e:	b913      	cbnz	r3, 8012d96 <_printf_float+0x28e>
 8012d90:	6823      	ldr	r3, [r4, #0]
 8012d92:	07d9      	lsls	r1, r3, #31
 8012d94:	d5d8      	bpl.n	8012d48 <_printf_float+0x240>
 8012d96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d9a:	4631      	mov	r1, r6
 8012d9c:	4628      	mov	r0, r5
 8012d9e:	47b8      	blx	r7
 8012da0:	3001      	adds	r0, #1
 8012da2:	f43f af0e 	beq.w	8012bc2 <_printf_float+0xba>
 8012da6:	f04f 0900 	mov.w	r9, #0
 8012daa:	f104 0a1a 	add.w	sl, r4, #26
 8012dae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012db0:	425b      	negs	r3, r3
 8012db2:	454b      	cmp	r3, r9
 8012db4:	dc01      	bgt.n	8012dba <_printf_float+0x2b2>
 8012db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012db8:	e794      	b.n	8012ce4 <_printf_float+0x1dc>
 8012dba:	2301      	movs	r3, #1
 8012dbc:	4652      	mov	r2, sl
 8012dbe:	4631      	mov	r1, r6
 8012dc0:	4628      	mov	r0, r5
 8012dc2:	47b8      	blx	r7
 8012dc4:	3001      	adds	r0, #1
 8012dc6:	f43f aefc 	beq.w	8012bc2 <_printf_float+0xba>
 8012dca:	f109 0901 	add.w	r9, r9, #1
 8012dce:	e7ee      	b.n	8012dae <_printf_float+0x2a6>
 8012dd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012dd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012dd4:	429a      	cmp	r2, r3
 8012dd6:	bfa8      	it	ge
 8012dd8:	461a      	movge	r2, r3
 8012dda:	2a00      	cmp	r2, #0
 8012ddc:	4691      	mov	r9, r2
 8012dde:	dd07      	ble.n	8012df0 <_printf_float+0x2e8>
 8012de0:	4613      	mov	r3, r2
 8012de2:	4631      	mov	r1, r6
 8012de4:	4642      	mov	r2, r8
 8012de6:	4628      	mov	r0, r5
 8012de8:	47b8      	blx	r7
 8012dea:	3001      	adds	r0, #1
 8012dec:	f43f aee9 	beq.w	8012bc2 <_printf_float+0xba>
 8012df0:	f104 031a 	add.w	r3, r4, #26
 8012df4:	f04f 0b00 	mov.w	fp, #0
 8012df8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012dfc:	9306      	str	r3, [sp, #24]
 8012dfe:	e015      	b.n	8012e2c <_printf_float+0x324>
 8012e00:	7fefffff 	.word	0x7fefffff
 8012e04:	08017e88 	.word	0x08017e88
 8012e08:	08017e84 	.word	0x08017e84
 8012e0c:	08017e90 	.word	0x08017e90
 8012e10:	08017e8c 	.word	0x08017e8c
 8012e14:	080180b3 	.word	0x080180b3
 8012e18:	2301      	movs	r3, #1
 8012e1a:	9a06      	ldr	r2, [sp, #24]
 8012e1c:	4631      	mov	r1, r6
 8012e1e:	4628      	mov	r0, r5
 8012e20:	47b8      	blx	r7
 8012e22:	3001      	adds	r0, #1
 8012e24:	f43f aecd 	beq.w	8012bc2 <_printf_float+0xba>
 8012e28:	f10b 0b01 	add.w	fp, fp, #1
 8012e2c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8012e30:	ebaa 0309 	sub.w	r3, sl, r9
 8012e34:	455b      	cmp	r3, fp
 8012e36:	dcef      	bgt.n	8012e18 <_printf_float+0x310>
 8012e38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012e3c:	429a      	cmp	r2, r3
 8012e3e:	44d0      	add	r8, sl
 8012e40:	db15      	blt.n	8012e6e <_printf_float+0x366>
 8012e42:	6823      	ldr	r3, [r4, #0]
 8012e44:	07da      	lsls	r2, r3, #31
 8012e46:	d412      	bmi.n	8012e6e <_printf_float+0x366>
 8012e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012e4c:	eba3 020a 	sub.w	r2, r3, sl
 8012e50:	eba3 0a01 	sub.w	sl, r3, r1
 8012e54:	4592      	cmp	sl, r2
 8012e56:	bfa8      	it	ge
 8012e58:	4692      	movge	sl, r2
 8012e5a:	f1ba 0f00 	cmp.w	sl, #0
 8012e5e:	dc0e      	bgt.n	8012e7e <_printf_float+0x376>
 8012e60:	f04f 0800 	mov.w	r8, #0
 8012e64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012e68:	f104 091a 	add.w	r9, r4, #26
 8012e6c:	e019      	b.n	8012ea2 <_printf_float+0x39a>
 8012e6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e72:	4631      	mov	r1, r6
 8012e74:	4628      	mov	r0, r5
 8012e76:	47b8      	blx	r7
 8012e78:	3001      	adds	r0, #1
 8012e7a:	d1e5      	bne.n	8012e48 <_printf_float+0x340>
 8012e7c:	e6a1      	b.n	8012bc2 <_printf_float+0xba>
 8012e7e:	4653      	mov	r3, sl
 8012e80:	4642      	mov	r2, r8
 8012e82:	4631      	mov	r1, r6
 8012e84:	4628      	mov	r0, r5
 8012e86:	47b8      	blx	r7
 8012e88:	3001      	adds	r0, #1
 8012e8a:	d1e9      	bne.n	8012e60 <_printf_float+0x358>
 8012e8c:	e699      	b.n	8012bc2 <_printf_float+0xba>
 8012e8e:	2301      	movs	r3, #1
 8012e90:	464a      	mov	r2, r9
 8012e92:	4631      	mov	r1, r6
 8012e94:	4628      	mov	r0, r5
 8012e96:	47b8      	blx	r7
 8012e98:	3001      	adds	r0, #1
 8012e9a:	f43f ae92 	beq.w	8012bc2 <_printf_float+0xba>
 8012e9e:	f108 0801 	add.w	r8, r8, #1
 8012ea2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012ea6:	1a9b      	subs	r3, r3, r2
 8012ea8:	eba3 030a 	sub.w	r3, r3, sl
 8012eac:	4543      	cmp	r3, r8
 8012eae:	dcee      	bgt.n	8012e8e <_printf_float+0x386>
 8012eb0:	e74a      	b.n	8012d48 <_printf_float+0x240>
 8012eb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012eb4:	2a01      	cmp	r2, #1
 8012eb6:	dc01      	bgt.n	8012ebc <_printf_float+0x3b4>
 8012eb8:	07db      	lsls	r3, r3, #31
 8012eba:	d53a      	bpl.n	8012f32 <_printf_float+0x42a>
 8012ebc:	2301      	movs	r3, #1
 8012ebe:	4642      	mov	r2, r8
 8012ec0:	4631      	mov	r1, r6
 8012ec2:	4628      	mov	r0, r5
 8012ec4:	47b8      	blx	r7
 8012ec6:	3001      	adds	r0, #1
 8012ec8:	f43f ae7b 	beq.w	8012bc2 <_printf_float+0xba>
 8012ecc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012ed0:	4631      	mov	r1, r6
 8012ed2:	4628      	mov	r0, r5
 8012ed4:	47b8      	blx	r7
 8012ed6:	3001      	adds	r0, #1
 8012ed8:	f108 0801 	add.w	r8, r8, #1
 8012edc:	f43f ae71 	beq.w	8012bc2 <_printf_float+0xba>
 8012ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012ee2:	2200      	movs	r2, #0
 8012ee4:	f103 3aff 	add.w	sl, r3, #4294967295
 8012ee8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012eec:	2300      	movs	r3, #0
 8012eee:	f7ed fe03 	bl	8000af8 <__aeabi_dcmpeq>
 8012ef2:	b9c8      	cbnz	r0, 8012f28 <_printf_float+0x420>
 8012ef4:	4653      	mov	r3, sl
 8012ef6:	4642      	mov	r2, r8
 8012ef8:	4631      	mov	r1, r6
 8012efa:	4628      	mov	r0, r5
 8012efc:	47b8      	blx	r7
 8012efe:	3001      	adds	r0, #1
 8012f00:	d10e      	bne.n	8012f20 <_printf_float+0x418>
 8012f02:	e65e      	b.n	8012bc2 <_printf_float+0xba>
 8012f04:	2301      	movs	r3, #1
 8012f06:	4652      	mov	r2, sl
 8012f08:	4631      	mov	r1, r6
 8012f0a:	4628      	mov	r0, r5
 8012f0c:	47b8      	blx	r7
 8012f0e:	3001      	adds	r0, #1
 8012f10:	f43f ae57 	beq.w	8012bc2 <_printf_float+0xba>
 8012f14:	f108 0801 	add.w	r8, r8, #1
 8012f18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f1a:	3b01      	subs	r3, #1
 8012f1c:	4543      	cmp	r3, r8
 8012f1e:	dcf1      	bgt.n	8012f04 <_printf_float+0x3fc>
 8012f20:	464b      	mov	r3, r9
 8012f22:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012f26:	e6de      	b.n	8012ce6 <_printf_float+0x1de>
 8012f28:	f04f 0800 	mov.w	r8, #0
 8012f2c:	f104 0a1a 	add.w	sl, r4, #26
 8012f30:	e7f2      	b.n	8012f18 <_printf_float+0x410>
 8012f32:	2301      	movs	r3, #1
 8012f34:	e7df      	b.n	8012ef6 <_printf_float+0x3ee>
 8012f36:	2301      	movs	r3, #1
 8012f38:	464a      	mov	r2, r9
 8012f3a:	4631      	mov	r1, r6
 8012f3c:	4628      	mov	r0, r5
 8012f3e:	47b8      	blx	r7
 8012f40:	3001      	adds	r0, #1
 8012f42:	f43f ae3e 	beq.w	8012bc2 <_printf_float+0xba>
 8012f46:	f108 0801 	add.w	r8, r8, #1
 8012f4a:	68e3      	ldr	r3, [r4, #12]
 8012f4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012f4e:	1a9b      	subs	r3, r3, r2
 8012f50:	4543      	cmp	r3, r8
 8012f52:	dcf0      	bgt.n	8012f36 <_printf_float+0x42e>
 8012f54:	e6fc      	b.n	8012d50 <_printf_float+0x248>
 8012f56:	f04f 0800 	mov.w	r8, #0
 8012f5a:	f104 0919 	add.w	r9, r4, #25
 8012f5e:	e7f4      	b.n	8012f4a <_printf_float+0x442>
 8012f60:	2900      	cmp	r1, #0
 8012f62:	f43f ae8b 	beq.w	8012c7c <_printf_float+0x174>
 8012f66:	2300      	movs	r3, #0
 8012f68:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012f6c:	ab09      	add	r3, sp, #36	; 0x24
 8012f6e:	9300      	str	r3, [sp, #0]
 8012f70:	ec49 8b10 	vmov	d0, r8, r9
 8012f74:	6022      	str	r2, [r4, #0]
 8012f76:	f8cd a004 	str.w	sl, [sp, #4]
 8012f7a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012f7e:	4628      	mov	r0, r5
 8012f80:	f7ff fd2d 	bl	80129de <__cvt>
 8012f84:	4680      	mov	r8, r0
 8012f86:	e648      	b.n	8012c1a <_printf_float+0x112>

08012f88 <_printf_common>:
 8012f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012f8c:	4691      	mov	r9, r2
 8012f8e:	461f      	mov	r7, r3
 8012f90:	688a      	ldr	r2, [r1, #8]
 8012f92:	690b      	ldr	r3, [r1, #16]
 8012f94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012f98:	4293      	cmp	r3, r2
 8012f9a:	bfb8      	it	lt
 8012f9c:	4613      	movlt	r3, r2
 8012f9e:	f8c9 3000 	str.w	r3, [r9]
 8012fa2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012fa6:	4606      	mov	r6, r0
 8012fa8:	460c      	mov	r4, r1
 8012faa:	b112      	cbz	r2, 8012fb2 <_printf_common+0x2a>
 8012fac:	3301      	adds	r3, #1
 8012fae:	f8c9 3000 	str.w	r3, [r9]
 8012fb2:	6823      	ldr	r3, [r4, #0]
 8012fb4:	0699      	lsls	r1, r3, #26
 8012fb6:	bf42      	ittt	mi
 8012fb8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012fbc:	3302      	addmi	r3, #2
 8012fbe:	f8c9 3000 	strmi.w	r3, [r9]
 8012fc2:	6825      	ldr	r5, [r4, #0]
 8012fc4:	f015 0506 	ands.w	r5, r5, #6
 8012fc8:	d107      	bne.n	8012fda <_printf_common+0x52>
 8012fca:	f104 0a19 	add.w	sl, r4, #25
 8012fce:	68e3      	ldr	r3, [r4, #12]
 8012fd0:	f8d9 2000 	ldr.w	r2, [r9]
 8012fd4:	1a9b      	subs	r3, r3, r2
 8012fd6:	42ab      	cmp	r3, r5
 8012fd8:	dc28      	bgt.n	801302c <_printf_common+0xa4>
 8012fda:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8012fde:	6822      	ldr	r2, [r4, #0]
 8012fe0:	3300      	adds	r3, #0
 8012fe2:	bf18      	it	ne
 8012fe4:	2301      	movne	r3, #1
 8012fe6:	0692      	lsls	r2, r2, #26
 8012fe8:	d42d      	bmi.n	8013046 <_printf_common+0xbe>
 8012fea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012fee:	4639      	mov	r1, r7
 8012ff0:	4630      	mov	r0, r6
 8012ff2:	47c0      	blx	r8
 8012ff4:	3001      	adds	r0, #1
 8012ff6:	d020      	beq.n	801303a <_printf_common+0xb2>
 8012ff8:	6823      	ldr	r3, [r4, #0]
 8012ffa:	68e5      	ldr	r5, [r4, #12]
 8012ffc:	f8d9 2000 	ldr.w	r2, [r9]
 8013000:	f003 0306 	and.w	r3, r3, #6
 8013004:	2b04      	cmp	r3, #4
 8013006:	bf08      	it	eq
 8013008:	1aad      	subeq	r5, r5, r2
 801300a:	68a3      	ldr	r3, [r4, #8]
 801300c:	6922      	ldr	r2, [r4, #16]
 801300e:	bf0c      	ite	eq
 8013010:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013014:	2500      	movne	r5, #0
 8013016:	4293      	cmp	r3, r2
 8013018:	bfc4      	itt	gt
 801301a:	1a9b      	subgt	r3, r3, r2
 801301c:	18ed      	addgt	r5, r5, r3
 801301e:	f04f 0900 	mov.w	r9, #0
 8013022:	341a      	adds	r4, #26
 8013024:	454d      	cmp	r5, r9
 8013026:	d11a      	bne.n	801305e <_printf_common+0xd6>
 8013028:	2000      	movs	r0, #0
 801302a:	e008      	b.n	801303e <_printf_common+0xb6>
 801302c:	2301      	movs	r3, #1
 801302e:	4652      	mov	r2, sl
 8013030:	4639      	mov	r1, r7
 8013032:	4630      	mov	r0, r6
 8013034:	47c0      	blx	r8
 8013036:	3001      	adds	r0, #1
 8013038:	d103      	bne.n	8013042 <_printf_common+0xba>
 801303a:	f04f 30ff 	mov.w	r0, #4294967295
 801303e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013042:	3501      	adds	r5, #1
 8013044:	e7c3      	b.n	8012fce <_printf_common+0x46>
 8013046:	18e1      	adds	r1, r4, r3
 8013048:	1c5a      	adds	r2, r3, #1
 801304a:	2030      	movs	r0, #48	; 0x30
 801304c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013050:	4422      	add	r2, r4
 8013052:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013056:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801305a:	3302      	adds	r3, #2
 801305c:	e7c5      	b.n	8012fea <_printf_common+0x62>
 801305e:	2301      	movs	r3, #1
 8013060:	4622      	mov	r2, r4
 8013062:	4639      	mov	r1, r7
 8013064:	4630      	mov	r0, r6
 8013066:	47c0      	blx	r8
 8013068:	3001      	adds	r0, #1
 801306a:	d0e6      	beq.n	801303a <_printf_common+0xb2>
 801306c:	f109 0901 	add.w	r9, r9, #1
 8013070:	e7d8      	b.n	8013024 <_printf_common+0x9c>
	...

08013074 <_printf_i>:
 8013074:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013078:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801307c:	460c      	mov	r4, r1
 801307e:	7e09      	ldrb	r1, [r1, #24]
 8013080:	b085      	sub	sp, #20
 8013082:	296e      	cmp	r1, #110	; 0x6e
 8013084:	4617      	mov	r7, r2
 8013086:	4606      	mov	r6, r0
 8013088:	4698      	mov	r8, r3
 801308a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801308c:	f000 80b3 	beq.w	80131f6 <_printf_i+0x182>
 8013090:	d822      	bhi.n	80130d8 <_printf_i+0x64>
 8013092:	2963      	cmp	r1, #99	; 0x63
 8013094:	d036      	beq.n	8013104 <_printf_i+0x90>
 8013096:	d80a      	bhi.n	80130ae <_printf_i+0x3a>
 8013098:	2900      	cmp	r1, #0
 801309a:	f000 80b9 	beq.w	8013210 <_printf_i+0x19c>
 801309e:	2958      	cmp	r1, #88	; 0x58
 80130a0:	f000 8083 	beq.w	80131aa <_printf_i+0x136>
 80130a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80130a8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80130ac:	e032      	b.n	8013114 <_printf_i+0xa0>
 80130ae:	2964      	cmp	r1, #100	; 0x64
 80130b0:	d001      	beq.n	80130b6 <_printf_i+0x42>
 80130b2:	2969      	cmp	r1, #105	; 0x69
 80130b4:	d1f6      	bne.n	80130a4 <_printf_i+0x30>
 80130b6:	6820      	ldr	r0, [r4, #0]
 80130b8:	6813      	ldr	r3, [r2, #0]
 80130ba:	0605      	lsls	r5, r0, #24
 80130bc:	f103 0104 	add.w	r1, r3, #4
 80130c0:	d52a      	bpl.n	8013118 <_printf_i+0xa4>
 80130c2:	681b      	ldr	r3, [r3, #0]
 80130c4:	6011      	str	r1, [r2, #0]
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	da03      	bge.n	80130d2 <_printf_i+0x5e>
 80130ca:	222d      	movs	r2, #45	; 0x2d
 80130cc:	425b      	negs	r3, r3
 80130ce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80130d2:	486f      	ldr	r0, [pc, #444]	; (8013290 <_printf_i+0x21c>)
 80130d4:	220a      	movs	r2, #10
 80130d6:	e039      	b.n	801314c <_printf_i+0xd8>
 80130d8:	2973      	cmp	r1, #115	; 0x73
 80130da:	f000 809d 	beq.w	8013218 <_printf_i+0x1a4>
 80130de:	d808      	bhi.n	80130f2 <_printf_i+0x7e>
 80130e0:	296f      	cmp	r1, #111	; 0x6f
 80130e2:	d020      	beq.n	8013126 <_printf_i+0xb2>
 80130e4:	2970      	cmp	r1, #112	; 0x70
 80130e6:	d1dd      	bne.n	80130a4 <_printf_i+0x30>
 80130e8:	6823      	ldr	r3, [r4, #0]
 80130ea:	f043 0320 	orr.w	r3, r3, #32
 80130ee:	6023      	str	r3, [r4, #0]
 80130f0:	e003      	b.n	80130fa <_printf_i+0x86>
 80130f2:	2975      	cmp	r1, #117	; 0x75
 80130f4:	d017      	beq.n	8013126 <_printf_i+0xb2>
 80130f6:	2978      	cmp	r1, #120	; 0x78
 80130f8:	d1d4      	bne.n	80130a4 <_printf_i+0x30>
 80130fa:	2378      	movs	r3, #120	; 0x78
 80130fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013100:	4864      	ldr	r0, [pc, #400]	; (8013294 <_printf_i+0x220>)
 8013102:	e055      	b.n	80131b0 <_printf_i+0x13c>
 8013104:	6813      	ldr	r3, [r2, #0]
 8013106:	1d19      	adds	r1, r3, #4
 8013108:	681b      	ldr	r3, [r3, #0]
 801310a:	6011      	str	r1, [r2, #0]
 801310c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013110:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013114:	2301      	movs	r3, #1
 8013116:	e08c      	b.n	8013232 <_printf_i+0x1be>
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	6011      	str	r1, [r2, #0]
 801311c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013120:	bf18      	it	ne
 8013122:	b21b      	sxthne	r3, r3
 8013124:	e7cf      	b.n	80130c6 <_printf_i+0x52>
 8013126:	6813      	ldr	r3, [r2, #0]
 8013128:	6825      	ldr	r5, [r4, #0]
 801312a:	1d18      	adds	r0, r3, #4
 801312c:	6010      	str	r0, [r2, #0]
 801312e:	0628      	lsls	r0, r5, #24
 8013130:	d501      	bpl.n	8013136 <_printf_i+0xc2>
 8013132:	681b      	ldr	r3, [r3, #0]
 8013134:	e002      	b.n	801313c <_printf_i+0xc8>
 8013136:	0668      	lsls	r0, r5, #25
 8013138:	d5fb      	bpl.n	8013132 <_printf_i+0xbe>
 801313a:	881b      	ldrh	r3, [r3, #0]
 801313c:	4854      	ldr	r0, [pc, #336]	; (8013290 <_printf_i+0x21c>)
 801313e:	296f      	cmp	r1, #111	; 0x6f
 8013140:	bf14      	ite	ne
 8013142:	220a      	movne	r2, #10
 8013144:	2208      	moveq	r2, #8
 8013146:	2100      	movs	r1, #0
 8013148:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801314c:	6865      	ldr	r5, [r4, #4]
 801314e:	60a5      	str	r5, [r4, #8]
 8013150:	2d00      	cmp	r5, #0
 8013152:	f2c0 8095 	blt.w	8013280 <_printf_i+0x20c>
 8013156:	6821      	ldr	r1, [r4, #0]
 8013158:	f021 0104 	bic.w	r1, r1, #4
 801315c:	6021      	str	r1, [r4, #0]
 801315e:	2b00      	cmp	r3, #0
 8013160:	d13d      	bne.n	80131de <_printf_i+0x16a>
 8013162:	2d00      	cmp	r5, #0
 8013164:	f040 808e 	bne.w	8013284 <_printf_i+0x210>
 8013168:	4665      	mov	r5, ip
 801316a:	2a08      	cmp	r2, #8
 801316c:	d10b      	bne.n	8013186 <_printf_i+0x112>
 801316e:	6823      	ldr	r3, [r4, #0]
 8013170:	07db      	lsls	r3, r3, #31
 8013172:	d508      	bpl.n	8013186 <_printf_i+0x112>
 8013174:	6923      	ldr	r3, [r4, #16]
 8013176:	6862      	ldr	r2, [r4, #4]
 8013178:	429a      	cmp	r2, r3
 801317a:	bfde      	ittt	le
 801317c:	2330      	movle	r3, #48	; 0x30
 801317e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013182:	f105 35ff 	addle.w	r5, r5, #4294967295
 8013186:	ebac 0305 	sub.w	r3, ip, r5
 801318a:	6123      	str	r3, [r4, #16]
 801318c:	f8cd 8000 	str.w	r8, [sp]
 8013190:	463b      	mov	r3, r7
 8013192:	aa03      	add	r2, sp, #12
 8013194:	4621      	mov	r1, r4
 8013196:	4630      	mov	r0, r6
 8013198:	f7ff fef6 	bl	8012f88 <_printf_common>
 801319c:	3001      	adds	r0, #1
 801319e:	d14d      	bne.n	801323c <_printf_i+0x1c8>
 80131a0:	f04f 30ff 	mov.w	r0, #4294967295
 80131a4:	b005      	add	sp, #20
 80131a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80131aa:	4839      	ldr	r0, [pc, #228]	; (8013290 <_printf_i+0x21c>)
 80131ac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80131b0:	6813      	ldr	r3, [r2, #0]
 80131b2:	6821      	ldr	r1, [r4, #0]
 80131b4:	1d1d      	adds	r5, r3, #4
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	6015      	str	r5, [r2, #0]
 80131ba:	060a      	lsls	r2, r1, #24
 80131bc:	d50b      	bpl.n	80131d6 <_printf_i+0x162>
 80131be:	07ca      	lsls	r2, r1, #31
 80131c0:	bf44      	itt	mi
 80131c2:	f041 0120 	orrmi.w	r1, r1, #32
 80131c6:	6021      	strmi	r1, [r4, #0]
 80131c8:	b91b      	cbnz	r3, 80131d2 <_printf_i+0x15e>
 80131ca:	6822      	ldr	r2, [r4, #0]
 80131cc:	f022 0220 	bic.w	r2, r2, #32
 80131d0:	6022      	str	r2, [r4, #0]
 80131d2:	2210      	movs	r2, #16
 80131d4:	e7b7      	b.n	8013146 <_printf_i+0xd2>
 80131d6:	064d      	lsls	r5, r1, #25
 80131d8:	bf48      	it	mi
 80131da:	b29b      	uxthmi	r3, r3
 80131dc:	e7ef      	b.n	80131be <_printf_i+0x14a>
 80131de:	4665      	mov	r5, ip
 80131e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80131e4:	fb02 3311 	mls	r3, r2, r1, r3
 80131e8:	5cc3      	ldrb	r3, [r0, r3]
 80131ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80131ee:	460b      	mov	r3, r1
 80131f0:	2900      	cmp	r1, #0
 80131f2:	d1f5      	bne.n	80131e0 <_printf_i+0x16c>
 80131f4:	e7b9      	b.n	801316a <_printf_i+0xf6>
 80131f6:	6813      	ldr	r3, [r2, #0]
 80131f8:	6825      	ldr	r5, [r4, #0]
 80131fa:	6961      	ldr	r1, [r4, #20]
 80131fc:	1d18      	adds	r0, r3, #4
 80131fe:	6010      	str	r0, [r2, #0]
 8013200:	0628      	lsls	r0, r5, #24
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	d501      	bpl.n	801320a <_printf_i+0x196>
 8013206:	6019      	str	r1, [r3, #0]
 8013208:	e002      	b.n	8013210 <_printf_i+0x19c>
 801320a:	066a      	lsls	r2, r5, #25
 801320c:	d5fb      	bpl.n	8013206 <_printf_i+0x192>
 801320e:	8019      	strh	r1, [r3, #0]
 8013210:	2300      	movs	r3, #0
 8013212:	6123      	str	r3, [r4, #16]
 8013214:	4665      	mov	r5, ip
 8013216:	e7b9      	b.n	801318c <_printf_i+0x118>
 8013218:	6813      	ldr	r3, [r2, #0]
 801321a:	1d19      	adds	r1, r3, #4
 801321c:	6011      	str	r1, [r2, #0]
 801321e:	681d      	ldr	r5, [r3, #0]
 8013220:	6862      	ldr	r2, [r4, #4]
 8013222:	2100      	movs	r1, #0
 8013224:	4628      	mov	r0, r5
 8013226:	f7ec fff3 	bl	8000210 <memchr>
 801322a:	b108      	cbz	r0, 8013230 <_printf_i+0x1bc>
 801322c:	1b40      	subs	r0, r0, r5
 801322e:	6060      	str	r0, [r4, #4]
 8013230:	6863      	ldr	r3, [r4, #4]
 8013232:	6123      	str	r3, [r4, #16]
 8013234:	2300      	movs	r3, #0
 8013236:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801323a:	e7a7      	b.n	801318c <_printf_i+0x118>
 801323c:	6923      	ldr	r3, [r4, #16]
 801323e:	462a      	mov	r2, r5
 8013240:	4639      	mov	r1, r7
 8013242:	4630      	mov	r0, r6
 8013244:	47c0      	blx	r8
 8013246:	3001      	adds	r0, #1
 8013248:	d0aa      	beq.n	80131a0 <_printf_i+0x12c>
 801324a:	6823      	ldr	r3, [r4, #0]
 801324c:	079b      	lsls	r3, r3, #30
 801324e:	d413      	bmi.n	8013278 <_printf_i+0x204>
 8013250:	68e0      	ldr	r0, [r4, #12]
 8013252:	9b03      	ldr	r3, [sp, #12]
 8013254:	4298      	cmp	r0, r3
 8013256:	bfb8      	it	lt
 8013258:	4618      	movlt	r0, r3
 801325a:	e7a3      	b.n	80131a4 <_printf_i+0x130>
 801325c:	2301      	movs	r3, #1
 801325e:	464a      	mov	r2, r9
 8013260:	4639      	mov	r1, r7
 8013262:	4630      	mov	r0, r6
 8013264:	47c0      	blx	r8
 8013266:	3001      	adds	r0, #1
 8013268:	d09a      	beq.n	80131a0 <_printf_i+0x12c>
 801326a:	3501      	adds	r5, #1
 801326c:	68e3      	ldr	r3, [r4, #12]
 801326e:	9a03      	ldr	r2, [sp, #12]
 8013270:	1a9b      	subs	r3, r3, r2
 8013272:	42ab      	cmp	r3, r5
 8013274:	dcf2      	bgt.n	801325c <_printf_i+0x1e8>
 8013276:	e7eb      	b.n	8013250 <_printf_i+0x1dc>
 8013278:	2500      	movs	r5, #0
 801327a:	f104 0919 	add.w	r9, r4, #25
 801327e:	e7f5      	b.n	801326c <_printf_i+0x1f8>
 8013280:	2b00      	cmp	r3, #0
 8013282:	d1ac      	bne.n	80131de <_printf_i+0x16a>
 8013284:	7803      	ldrb	r3, [r0, #0]
 8013286:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801328a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801328e:	e76c      	b.n	801316a <_printf_i+0xf6>
 8013290:	08017e94 	.word	0x08017e94
 8013294:	08017ea5 	.word	0x08017ea5

08013298 <_scanf_float>:
 8013298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801329c:	469a      	mov	sl, r3
 801329e:	688b      	ldr	r3, [r1, #8]
 80132a0:	4616      	mov	r6, r2
 80132a2:	1e5a      	subs	r2, r3, #1
 80132a4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80132a8:	b087      	sub	sp, #28
 80132aa:	bf83      	ittte	hi
 80132ac:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80132b0:	189b      	addhi	r3, r3, r2
 80132b2:	9301      	strhi	r3, [sp, #4]
 80132b4:	2300      	movls	r3, #0
 80132b6:	bf86      	itte	hi
 80132b8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80132bc:	608b      	strhi	r3, [r1, #8]
 80132be:	9301      	strls	r3, [sp, #4]
 80132c0:	680b      	ldr	r3, [r1, #0]
 80132c2:	4688      	mov	r8, r1
 80132c4:	f04f 0b00 	mov.w	fp, #0
 80132c8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80132cc:	f848 3b1c 	str.w	r3, [r8], #28
 80132d0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80132d4:	4607      	mov	r7, r0
 80132d6:	460c      	mov	r4, r1
 80132d8:	4645      	mov	r5, r8
 80132da:	465a      	mov	r2, fp
 80132dc:	46d9      	mov	r9, fp
 80132de:	f8cd b008 	str.w	fp, [sp, #8]
 80132e2:	68a1      	ldr	r1, [r4, #8]
 80132e4:	b181      	cbz	r1, 8013308 <_scanf_float+0x70>
 80132e6:	6833      	ldr	r3, [r6, #0]
 80132e8:	781b      	ldrb	r3, [r3, #0]
 80132ea:	2b49      	cmp	r3, #73	; 0x49
 80132ec:	d071      	beq.n	80133d2 <_scanf_float+0x13a>
 80132ee:	d84d      	bhi.n	801338c <_scanf_float+0xf4>
 80132f0:	2b39      	cmp	r3, #57	; 0x39
 80132f2:	d840      	bhi.n	8013376 <_scanf_float+0xde>
 80132f4:	2b31      	cmp	r3, #49	; 0x31
 80132f6:	f080 8088 	bcs.w	801340a <_scanf_float+0x172>
 80132fa:	2b2d      	cmp	r3, #45	; 0x2d
 80132fc:	f000 8090 	beq.w	8013420 <_scanf_float+0x188>
 8013300:	d815      	bhi.n	801332e <_scanf_float+0x96>
 8013302:	2b2b      	cmp	r3, #43	; 0x2b
 8013304:	f000 808c 	beq.w	8013420 <_scanf_float+0x188>
 8013308:	f1b9 0f00 	cmp.w	r9, #0
 801330c:	d003      	beq.n	8013316 <_scanf_float+0x7e>
 801330e:	6823      	ldr	r3, [r4, #0]
 8013310:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013314:	6023      	str	r3, [r4, #0]
 8013316:	3a01      	subs	r2, #1
 8013318:	2a01      	cmp	r2, #1
 801331a:	f200 80ea 	bhi.w	80134f2 <_scanf_float+0x25a>
 801331e:	4545      	cmp	r5, r8
 8013320:	f200 80dc 	bhi.w	80134dc <_scanf_float+0x244>
 8013324:	2601      	movs	r6, #1
 8013326:	4630      	mov	r0, r6
 8013328:	b007      	add	sp, #28
 801332a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801332e:	2b2e      	cmp	r3, #46	; 0x2e
 8013330:	f000 809f 	beq.w	8013472 <_scanf_float+0x1da>
 8013334:	2b30      	cmp	r3, #48	; 0x30
 8013336:	d1e7      	bne.n	8013308 <_scanf_float+0x70>
 8013338:	6820      	ldr	r0, [r4, #0]
 801333a:	f410 7f80 	tst.w	r0, #256	; 0x100
 801333e:	d064      	beq.n	801340a <_scanf_float+0x172>
 8013340:	9b01      	ldr	r3, [sp, #4]
 8013342:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8013346:	6020      	str	r0, [r4, #0]
 8013348:	f109 0901 	add.w	r9, r9, #1
 801334c:	b11b      	cbz	r3, 8013356 <_scanf_float+0xbe>
 801334e:	3b01      	subs	r3, #1
 8013350:	3101      	adds	r1, #1
 8013352:	9301      	str	r3, [sp, #4]
 8013354:	60a1      	str	r1, [r4, #8]
 8013356:	68a3      	ldr	r3, [r4, #8]
 8013358:	3b01      	subs	r3, #1
 801335a:	60a3      	str	r3, [r4, #8]
 801335c:	6923      	ldr	r3, [r4, #16]
 801335e:	3301      	adds	r3, #1
 8013360:	6123      	str	r3, [r4, #16]
 8013362:	6873      	ldr	r3, [r6, #4]
 8013364:	3b01      	subs	r3, #1
 8013366:	2b00      	cmp	r3, #0
 8013368:	6073      	str	r3, [r6, #4]
 801336a:	f340 80ac 	ble.w	80134c6 <_scanf_float+0x22e>
 801336e:	6833      	ldr	r3, [r6, #0]
 8013370:	3301      	adds	r3, #1
 8013372:	6033      	str	r3, [r6, #0]
 8013374:	e7b5      	b.n	80132e2 <_scanf_float+0x4a>
 8013376:	2b45      	cmp	r3, #69	; 0x45
 8013378:	f000 8085 	beq.w	8013486 <_scanf_float+0x1ee>
 801337c:	2b46      	cmp	r3, #70	; 0x46
 801337e:	d06a      	beq.n	8013456 <_scanf_float+0x1be>
 8013380:	2b41      	cmp	r3, #65	; 0x41
 8013382:	d1c1      	bne.n	8013308 <_scanf_float+0x70>
 8013384:	2a01      	cmp	r2, #1
 8013386:	d1bf      	bne.n	8013308 <_scanf_float+0x70>
 8013388:	2202      	movs	r2, #2
 801338a:	e046      	b.n	801341a <_scanf_float+0x182>
 801338c:	2b65      	cmp	r3, #101	; 0x65
 801338e:	d07a      	beq.n	8013486 <_scanf_float+0x1ee>
 8013390:	d818      	bhi.n	80133c4 <_scanf_float+0x12c>
 8013392:	2b54      	cmp	r3, #84	; 0x54
 8013394:	d066      	beq.n	8013464 <_scanf_float+0x1cc>
 8013396:	d811      	bhi.n	80133bc <_scanf_float+0x124>
 8013398:	2b4e      	cmp	r3, #78	; 0x4e
 801339a:	d1b5      	bne.n	8013308 <_scanf_float+0x70>
 801339c:	2a00      	cmp	r2, #0
 801339e:	d146      	bne.n	801342e <_scanf_float+0x196>
 80133a0:	f1b9 0f00 	cmp.w	r9, #0
 80133a4:	d145      	bne.n	8013432 <_scanf_float+0x19a>
 80133a6:	6821      	ldr	r1, [r4, #0]
 80133a8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80133ac:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80133b0:	d13f      	bne.n	8013432 <_scanf_float+0x19a>
 80133b2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80133b6:	6021      	str	r1, [r4, #0]
 80133b8:	2201      	movs	r2, #1
 80133ba:	e02e      	b.n	801341a <_scanf_float+0x182>
 80133bc:	2b59      	cmp	r3, #89	; 0x59
 80133be:	d01e      	beq.n	80133fe <_scanf_float+0x166>
 80133c0:	2b61      	cmp	r3, #97	; 0x61
 80133c2:	e7de      	b.n	8013382 <_scanf_float+0xea>
 80133c4:	2b6e      	cmp	r3, #110	; 0x6e
 80133c6:	d0e9      	beq.n	801339c <_scanf_float+0x104>
 80133c8:	d815      	bhi.n	80133f6 <_scanf_float+0x15e>
 80133ca:	2b66      	cmp	r3, #102	; 0x66
 80133cc:	d043      	beq.n	8013456 <_scanf_float+0x1be>
 80133ce:	2b69      	cmp	r3, #105	; 0x69
 80133d0:	d19a      	bne.n	8013308 <_scanf_float+0x70>
 80133d2:	f1bb 0f00 	cmp.w	fp, #0
 80133d6:	d138      	bne.n	801344a <_scanf_float+0x1b2>
 80133d8:	f1b9 0f00 	cmp.w	r9, #0
 80133dc:	d197      	bne.n	801330e <_scanf_float+0x76>
 80133de:	6821      	ldr	r1, [r4, #0]
 80133e0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80133e4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80133e8:	d195      	bne.n	8013316 <_scanf_float+0x7e>
 80133ea:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80133ee:	6021      	str	r1, [r4, #0]
 80133f0:	f04f 0b01 	mov.w	fp, #1
 80133f4:	e011      	b.n	801341a <_scanf_float+0x182>
 80133f6:	2b74      	cmp	r3, #116	; 0x74
 80133f8:	d034      	beq.n	8013464 <_scanf_float+0x1cc>
 80133fa:	2b79      	cmp	r3, #121	; 0x79
 80133fc:	d184      	bne.n	8013308 <_scanf_float+0x70>
 80133fe:	f1bb 0f07 	cmp.w	fp, #7
 8013402:	d181      	bne.n	8013308 <_scanf_float+0x70>
 8013404:	f04f 0b08 	mov.w	fp, #8
 8013408:	e007      	b.n	801341a <_scanf_float+0x182>
 801340a:	eb12 0f0b 	cmn.w	r2, fp
 801340e:	f47f af7b 	bne.w	8013308 <_scanf_float+0x70>
 8013412:	6821      	ldr	r1, [r4, #0]
 8013414:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8013418:	6021      	str	r1, [r4, #0]
 801341a:	702b      	strb	r3, [r5, #0]
 801341c:	3501      	adds	r5, #1
 801341e:	e79a      	b.n	8013356 <_scanf_float+0xbe>
 8013420:	6821      	ldr	r1, [r4, #0]
 8013422:	0608      	lsls	r0, r1, #24
 8013424:	f57f af70 	bpl.w	8013308 <_scanf_float+0x70>
 8013428:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801342c:	e7f4      	b.n	8013418 <_scanf_float+0x180>
 801342e:	2a02      	cmp	r2, #2
 8013430:	d047      	beq.n	80134c2 <_scanf_float+0x22a>
 8013432:	f1bb 0f01 	cmp.w	fp, #1
 8013436:	d003      	beq.n	8013440 <_scanf_float+0x1a8>
 8013438:	f1bb 0f04 	cmp.w	fp, #4
 801343c:	f47f af64 	bne.w	8013308 <_scanf_float+0x70>
 8013440:	f10b 0b01 	add.w	fp, fp, #1
 8013444:	fa5f fb8b 	uxtb.w	fp, fp
 8013448:	e7e7      	b.n	801341a <_scanf_float+0x182>
 801344a:	f1bb 0f03 	cmp.w	fp, #3
 801344e:	d0f7      	beq.n	8013440 <_scanf_float+0x1a8>
 8013450:	f1bb 0f05 	cmp.w	fp, #5
 8013454:	e7f2      	b.n	801343c <_scanf_float+0x1a4>
 8013456:	f1bb 0f02 	cmp.w	fp, #2
 801345a:	f47f af55 	bne.w	8013308 <_scanf_float+0x70>
 801345e:	f04f 0b03 	mov.w	fp, #3
 8013462:	e7da      	b.n	801341a <_scanf_float+0x182>
 8013464:	f1bb 0f06 	cmp.w	fp, #6
 8013468:	f47f af4e 	bne.w	8013308 <_scanf_float+0x70>
 801346c:	f04f 0b07 	mov.w	fp, #7
 8013470:	e7d3      	b.n	801341a <_scanf_float+0x182>
 8013472:	6821      	ldr	r1, [r4, #0]
 8013474:	0588      	lsls	r0, r1, #22
 8013476:	f57f af47 	bpl.w	8013308 <_scanf_float+0x70>
 801347a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801347e:	6021      	str	r1, [r4, #0]
 8013480:	f8cd 9008 	str.w	r9, [sp, #8]
 8013484:	e7c9      	b.n	801341a <_scanf_float+0x182>
 8013486:	6821      	ldr	r1, [r4, #0]
 8013488:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 801348c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8013490:	d006      	beq.n	80134a0 <_scanf_float+0x208>
 8013492:	0548      	lsls	r0, r1, #21
 8013494:	f57f af38 	bpl.w	8013308 <_scanf_float+0x70>
 8013498:	f1b9 0f00 	cmp.w	r9, #0
 801349c:	f43f af3b 	beq.w	8013316 <_scanf_float+0x7e>
 80134a0:	0588      	lsls	r0, r1, #22
 80134a2:	bf58      	it	pl
 80134a4:	9802      	ldrpl	r0, [sp, #8]
 80134a6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80134aa:	bf58      	it	pl
 80134ac:	eba9 0000 	subpl.w	r0, r9, r0
 80134b0:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80134b4:	bf58      	it	pl
 80134b6:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80134ba:	6021      	str	r1, [r4, #0]
 80134bc:	f04f 0900 	mov.w	r9, #0
 80134c0:	e7ab      	b.n	801341a <_scanf_float+0x182>
 80134c2:	2203      	movs	r2, #3
 80134c4:	e7a9      	b.n	801341a <_scanf_float+0x182>
 80134c6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80134ca:	9205      	str	r2, [sp, #20]
 80134cc:	4631      	mov	r1, r6
 80134ce:	4638      	mov	r0, r7
 80134d0:	4798      	blx	r3
 80134d2:	9a05      	ldr	r2, [sp, #20]
 80134d4:	2800      	cmp	r0, #0
 80134d6:	f43f af04 	beq.w	80132e2 <_scanf_float+0x4a>
 80134da:	e715      	b.n	8013308 <_scanf_float+0x70>
 80134dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80134e0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80134e4:	4632      	mov	r2, r6
 80134e6:	4638      	mov	r0, r7
 80134e8:	4798      	blx	r3
 80134ea:	6923      	ldr	r3, [r4, #16]
 80134ec:	3b01      	subs	r3, #1
 80134ee:	6123      	str	r3, [r4, #16]
 80134f0:	e715      	b.n	801331e <_scanf_float+0x86>
 80134f2:	f10b 33ff 	add.w	r3, fp, #4294967295
 80134f6:	2b06      	cmp	r3, #6
 80134f8:	d80a      	bhi.n	8013510 <_scanf_float+0x278>
 80134fa:	f1bb 0f02 	cmp.w	fp, #2
 80134fe:	d968      	bls.n	80135d2 <_scanf_float+0x33a>
 8013500:	f1ab 0b03 	sub.w	fp, fp, #3
 8013504:	fa5f fb8b 	uxtb.w	fp, fp
 8013508:	eba5 0b0b 	sub.w	fp, r5, fp
 801350c:	455d      	cmp	r5, fp
 801350e:	d14b      	bne.n	80135a8 <_scanf_float+0x310>
 8013510:	6823      	ldr	r3, [r4, #0]
 8013512:	05da      	lsls	r2, r3, #23
 8013514:	d51f      	bpl.n	8013556 <_scanf_float+0x2be>
 8013516:	055b      	lsls	r3, r3, #21
 8013518:	d468      	bmi.n	80135ec <_scanf_float+0x354>
 801351a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801351e:	6923      	ldr	r3, [r4, #16]
 8013520:	2965      	cmp	r1, #101	; 0x65
 8013522:	f103 33ff 	add.w	r3, r3, #4294967295
 8013526:	f105 3bff 	add.w	fp, r5, #4294967295
 801352a:	6123      	str	r3, [r4, #16]
 801352c:	d00d      	beq.n	801354a <_scanf_float+0x2b2>
 801352e:	2945      	cmp	r1, #69	; 0x45
 8013530:	d00b      	beq.n	801354a <_scanf_float+0x2b2>
 8013532:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013536:	4632      	mov	r2, r6
 8013538:	4638      	mov	r0, r7
 801353a:	4798      	blx	r3
 801353c:	6923      	ldr	r3, [r4, #16]
 801353e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8013542:	3b01      	subs	r3, #1
 8013544:	f1a5 0b02 	sub.w	fp, r5, #2
 8013548:	6123      	str	r3, [r4, #16]
 801354a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801354e:	4632      	mov	r2, r6
 8013550:	4638      	mov	r0, r7
 8013552:	4798      	blx	r3
 8013554:	465d      	mov	r5, fp
 8013556:	6826      	ldr	r6, [r4, #0]
 8013558:	f016 0610 	ands.w	r6, r6, #16
 801355c:	d17a      	bne.n	8013654 <_scanf_float+0x3bc>
 801355e:	702e      	strb	r6, [r5, #0]
 8013560:	6823      	ldr	r3, [r4, #0]
 8013562:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8013566:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801356a:	d142      	bne.n	80135f2 <_scanf_float+0x35a>
 801356c:	9b02      	ldr	r3, [sp, #8]
 801356e:	eba9 0303 	sub.w	r3, r9, r3
 8013572:	425a      	negs	r2, r3
 8013574:	2b00      	cmp	r3, #0
 8013576:	d149      	bne.n	801360c <_scanf_float+0x374>
 8013578:	2200      	movs	r2, #0
 801357a:	4641      	mov	r1, r8
 801357c:	4638      	mov	r0, r7
 801357e:	f000 ffcb 	bl	8014518 <_strtod_r>
 8013582:	6825      	ldr	r5, [r4, #0]
 8013584:	f8da 3000 	ldr.w	r3, [sl]
 8013588:	f015 0f02 	tst.w	r5, #2
 801358c:	f103 0204 	add.w	r2, r3, #4
 8013590:	ec59 8b10 	vmov	r8, r9, d0
 8013594:	f8ca 2000 	str.w	r2, [sl]
 8013598:	d043      	beq.n	8013622 <_scanf_float+0x38a>
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	e9c3 8900 	strd	r8, r9, [r3]
 80135a0:	68e3      	ldr	r3, [r4, #12]
 80135a2:	3301      	adds	r3, #1
 80135a4:	60e3      	str	r3, [r4, #12]
 80135a6:	e6be      	b.n	8013326 <_scanf_float+0x8e>
 80135a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80135ac:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80135b0:	4632      	mov	r2, r6
 80135b2:	4638      	mov	r0, r7
 80135b4:	4798      	blx	r3
 80135b6:	6923      	ldr	r3, [r4, #16]
 80135b8:	3b01      	subs	r3, #1
 80135ba:	6123      	str	r3, [r4, #16]
 80135bc:	e7a6      	b.n	801350c <_scanf_float+0x274>
 80135be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80135c2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80135c6:	4632      	mov	r2, r6
 80135c8:	4638      	mov	r0, r7
 80135ca:	4798      	blx	r3
 80135cc:	6923      	ldr	r3, [r4, #16]
 80135ce:	3b01      	subs	r3, #1
 80135d0:	6123      	str	r3, [r4, #16]
 80135d2:	4545      	cmp	r5, r8
 80135d4:	d8f3      	bhi.n	80135be <_scanf_float+0x326>
 80135d6:	e6a5      	b.n	8013324 <_scanf_float+0x8c>
 80135d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80135dc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80135e0:	4632      	mov	r2, r6
 80135e2:	4638      	mov	r0, r7
 80135e4:	4798      	blx	r3
 80135e6:	6923      	ldr	r3, [r4, #16]
 80135e8:	3b01      	subs	r3, #1
 80135ea:	6123      	str	r3, [r4, #16]
 80135ec:	4545      	cmp	r5, r8
 80135ee:	d8f3      	bhi.n	80135d8 <_scanf_float+0x340>
 80135f0:	e698      	b.n	8013324 <_scanf_float+0x8c>
 80135f2:	9b03      	ldr	r3, [sp, #12]
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d0bf      	beq.n	8013578 <_scanf_float+0x2e0>
 80135f8:	9904      	ldr	r1, [sp, #16]
 80135fa:	230a      	movs	r3, #10
 80135fc:	4632      	mov	r2, r6
 80135fe:	3101      	adds	r1, #1
 8013600:	4638      	mov	r0, r7
 8013602:	f001 f815 	bl	8014630 <_strtol_r>
 8013606:	9b03      	ldr	r3, [sp, #12]
 8013608:	9d04      	ldr	r5, [sp, #16]
 801360a:	1ac2      	subs	r2, r0, r3
 801360c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013610:	429d      	cmp	r5, r3
 8013612:	bf28      	it	cs
 8013614:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8013618:	490f      	ldr	r1, [pc, #60]	; (8013658 <_scanf_float+0x3c0>)
 801361a:	4628      	mov	r0, r5
 801361c:	f000 f8d4 	bl	80137c8 <siprintf>
 8013620:	e7aa      	b.n	8013578 <_scanf_float+0x2e0>
 8013622:	f015 0504 	ands.w	r5, r5, #4
 8013626:	d1b8      	bne.n	801359a <_scanf_float+0x302>
 8013628:	681f      	ldr	r7, [r3, #0]
 801362a:	ee10 2a10 	vmov	r2, s0
 801362e:	464b      	mov	r3, r9
 8013630:	ee10 0a10 	vmov	r0, s0
 8013634:	4649      	mov	r1, r9
 8013636:	f7ed fa91 	bl	8000b5c <__aeabi_dcmpun>
 801363a:	b128      	cbz	r0, 8013648 <_scanf_float+0x3b0>
 801363c:	4628      	mov	r0, r5
 801363e:	f000 f889 	bl	8013754 <nanf>
 8013642:	ed87 0a00 	vstr	s0, [r7]
 8013646:	e7ab      	b.n	80135a0 <_scanf_float+0x308>
 8013648:	4640      	mov	r0, r8
 801364a:	4649      	mov	r1, r9
 801364c:	f7ed fae4 	bl	8000c18 <__aeabi_d2f>
 8013650:	6038      	str	r0, [r7, #0]
 8013652:	e7a5      	b.n	80135a0 <_scanf_float+0x308>
 8013654:	2600      	movs	r6, #0
 8013656:	e666      	b.n	8013326 <_scanf_float+0x8e>
 8013658:	08017eb6 	.word	0x08017eb6

0801365c <iprintf>:
 801365c:	b40f      	push	{r0, r1, r2, r3}
 801365e:	4b0a      	ldr	r3, [pc, #40]	; (8013688 <iprintf+0x2c>)
 8013660:	b513      	push	{r0, r1, r4, lr}
 8013662:	681c      	ldr	r4, [r3, #0]
 8013664:	b124      	cbz	r4, 8013670 <iprintf+0x14>
 8013666:	69a3      	ldr	r3, [r4, #24]
 8013668:	b913      	cbnz	r3, 8013670 <iprintf+0x14>
 801366a:	4620      	mov	r0, r4
 801366c:	f002 f828 	bl	80156c0 <__sinit>
 8013670:	ab05      	add	r3, sp, #20
 8013672:	9a04      	ldr	r2, [sp, #16]
 8013674:	68a1      	ldr	r1, [r4, #8]
 8013676:	9301      	str	r3, [sp, #4]
 8013678:	4620      	mov	r0, r4
 801367a:	f003 fc5f 	bl	8016f3c <_vfiprintf_r>
 801367e:	b002      	add	sp, #8
 8013680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013684:	b004      	add	sp, #16
 8013686:	4770      	bx	lr
 8013688:	2000000c 	.word	0x2000000c

0801368c <_puts_r>:
 801368c:	b570      	push	{r4, r5, r6, lr}
 801368e:	460e      	mov	r6, r1
 8013690:	4605      	mov	r5, r0
 8013692:	b118      	cbz	r0, 801369c <_puts_r+0x10>
 8013694:	6983      	ldr	r3, [r0, #24]
 8013696:	b90b      	cbnz	r3, 801369c <_puts_r+0x10>
 8013698:	f002 f812 	bl	80156c0 <__sinit>
 801369c:	69ab      	ldr	r3, [r5, #24]
 801369e:	68ac      	ldr	r4, [r5, #8]
 80136a0:	b913      	cbnz	r3, 80136a8 <_puts_r+0x1c>
 80136a2:	4628      	mov	r0, r5
 80136a4:	f002 f80c 	bl	80156c0 <__sinit>
 80136a8:	4b23      	ldr	r3, [pc, #140]	; (8013738 <_puts_r+0xac>)
 80136aa:	429c      	cmp	r4, r3
 80136ac:	d117      	bne.n	80136de <_puts_r+0x52>
 80136ae:	686c      	ldr	r4, [r5, #4]
 80136b0:	89a3      	ldrh	r3, [r4, #12]
 80136b2:	071b      	lsls	r3, r3, #28
 80136b4:	d51d      	bpl.n	80136f2 <_puts_r+0x66>
 80136b6:	6923      	ldr	r3, [r4, #16]
 80136b8:	b1db      	cbz	r3, 80136f2 <_puts_r+0x66>
 80136ba:	3e01      	subs	r6, #1
 80136bc:	68a3      	ldr	r3, [r4, #8]
 80136be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80136c2:	3b01      	subs	r3, #1
 80136c4:	60a3      	str	r3, [r4, #8]
 80136c6:	b9e9      	cbnz	r1, 8013704 <_puts_r+0x78>
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	da2e      	bge.n	801372a <_puts_r+0x9e>
 80136cc:	4622      	mov	r2, r4
 80136ce:	210a      	movs	r1, #10
 80136d0:	4628      	mov	r0, r5
 80136d2:	f000 ffdf 	bl	8014694 <__swbuf_r>
 80136d6:	3001      	adds	r0, #1
 80136d8:	d011      	beq.n	80136fe <_puts_r+0x72>
 80136da:	200a      	movs	r0, #10
 80136dc:	e011      	b.n	8013702 <_puts_r+0x76>
 80136de:	4b17      	ldr	r3, [pc, #92]	; (801373c <_puts_r+0xb0>)
 80136e0:	429c      	cmp	r4, r3
 80136e2:	d101      	bne.n	80136e8 <_puts_r+0x5c>
 80136e4:	68ac      	ldr	r4, [r5, #8]
 80136e6:	e7e3      	b.n	80136b0 <_puts_r+0x24>
 80136e8:	4b15      	ldr	r3, [pc, #84]	; (8013740 <_puts_r+0xb4>)
 80136ea:	429c      	cmp	r4, r3
 80136ec:	bf08      	it	eq
 80136ee:	68ec      	ldreq	r4, [r5, #12]
 80136f0:	e7de      	b.n	80136b0 <_puts_r+0x24>
 80136f2:	4621      	mov	r1, r4
 80136f4:	4628      	mov	r0, r5
 80136f6:	f001 f831 	bl	801475c <__swsetup_r>
 80136fa:	2800      	cmp	r0, #0
 80136fc:	d0dd      	beq.n	80136ba <_puts_r+0x2e>
 80136fe:	f04f 30ff 	mov.w	r0, #4294967295
 8013702:	bd70      	pop	{r4, r5, r6, pc}
 8013704:	2b00      	cmp	r3, #0
 8013706:	da04      	bge.n	8013712 <_puts_r+0x86>
 8013708:	69a2      	ldr	r2, [r4, #24]
 801370a:	429a      	cmp	r2, r3
 801370c:	dc06      	bgt.n	801371c <_puts_r+0x90>
 801370e:	290a      	cmp	r1, #10
 8013710:	d004      	beq.n	801371c <_puts_r+0x90>
 8013712:	6823      	ldr	r3, [r4, #0]
 8013714:	1c5a      	adds	r2, r3, #1
 8013716:	6022      	str	r2, [r4, #0]
 8013718:	7019      	strb	r1, [r3, #0]
 801371a:	e7cf      	b.n	80136bc <_puts_r+0x30>
 801371c:	4622      	mov	r2, r4
 801371e:	4628      	mov	r0, r5
 8013720:	f000 ffb8 	bl	8014694 <__swbuf_r>
 8013724:	3001      	adds	r0, #1
 8013726:	d1c9      	bne.n	80136bc <_puts_r+0x30>
 8013728:	e7e9      	b.n	80136fe <_puts_r+0x72>
 801372a:	6823      	ldr	r3, [r4, #0]
 801372c:	200a      	movs	r0, #10
 801372e:	1c5a      	adds	r2, r3, #1
 8013730:	6022      	str	r2, [r4, #0]
 8013732:	7018      	strb	r0, [r3, #0]
 8013734:	e7e5      	b.n	8013702 <_puts_r+0x76>
 8013736:	bf00      	nop
 8013738:	08017f40 	.word	0x08017f40
 801373c:	08017f60 	.word	0x08017f60
 8013740:	08017f20 	.word	0x08017f20

08013744 <puts>:
 8013744:	4b02      	ldr	r3, [pc, #8]	; (8013750 <puts+0xc>)
 8013746:	4601      	mov	r1, r0
 8013748:	6818      	ldr	r0, [r3, #0]
 801374a:	f7ff bf9f 	b.w	801368c <_puts_r>
 801374e:	bf00      	nop
 8013750:	2000000c 	.word	0x2000000c

08013754 <nanf>:
 8013754:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801375c <nanf+0x8>
 8013758:	4770      	bx	lr
 801375a:	bf00      	nop
 801375c:	7fc00000 	.word	0x7fc00000

08013760 <sniprintf>:
 8013760:	b40c      	push	{r2, r3}
 8013762:	b530      	push	{r4, r5, lr}
 8013764:	4b17      	ldr	r3, [pc, #92]	; (80137c4 <sniprintf+0x64>)
 8013766:	1e0c      	subs	r4, r1, #0
 8013768:	b09d      	sub	sp, #116	; 0x74
 801376a:	681d      	ldr	r5, [r3, #0]
 801376c:	da08      	bge.n	8013780 <sniprintf+0x20>
 801376e:	238b      	movs	r3, #139	; 0x8b
 8013770:	602b      	str	r3, [r5, #0]
 8013772:	f04f 30ff 	mov.w	r0, #4294967295
 8013776:	b01d      	add	sp, #116	; 0x74
 8013778:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801377c:	b002      	add	sp, #8
 801377e:	4770      	bx	lr
 8013780:	f44f 7302 	mov.w	r3, #520	; 0x208
 8013784:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013788:	bf14      	ite	ne
 801378a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801378e:	4623      	moveq	r3, r4
 8013790:	9304      	str	r3, [sp, #16]
 8013792:	9307      	str	r3, [sp, #28]
 8013794:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013798:	9002      	str	r0, [sp, #8]
 801379a:	9006      	str	r0, [sp, #24]
 801379c:	f8ad 3016 	strh.w	r3, [sp, #22]
 80137a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80137a2:	ab21      	add	r3, sp, #132	; 0x84
 80137a4:	a902      	add	r1, sp, #8
 80137a6:	4628      	mov	r0, r5
 80137a8:	9301      	str	r3, [sp, #4]
 80137aa:	f003 f8fb 	bl	80169a4 <_svfiprintf_r>
 80137ae:	1c43      	adds	r3, r0, #1
 80137b0:	bfbc      	itt	lt
 80137b2:	238b      	movlt	r3, #139	; 0x8b
 80137b4:	602b      	strlt	r3, [r5, #0]
 80137b6:	2c00      	cmp	r4, #0
 80137b8:	d0dd      	beq.n	8013776 <sniprintf+0x16>
 80137ba:	9b02      	ldr	r3, [sp, #8]
 80137bc:	2200      	movs	r2, #0
 80137be:	701a      	strb	r2, [r3, #0]
 80137c0:	e7d9      	b.n	8013776 <sniprintf+0x16>
 80137c2:	bf00      	nop
 80137c4:	2000000c 	.word	0x2000000c

080137c8 <siprintf>:
 80137c8:	b40e      	push	{r1, r2, r3}
 80137ca:	b500      	push	{lr}
 80137cc:	b09c      	sub	sp, #112	; 0x70
 80137ce:	ab1d      	add	r3, sp, #116	; 0x74
 80137d0:	9002      	str	r0, [sp, #8]
 80137d2:	9006      	str	r0, [sp, #24]
 80137d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80137d8:	4809      	ldr	r0, [pc, #36]	; (8013800 <siprintf+0x38>)
 80137da:	9107      	str	r1, [sp, #28]
 80137dc:	9104      	str	r1, [sp, #16]
 80137de:	4909      	ldr	r1, [pc, #36]	; (8013804 <siprintf+0x3c>)
 80137e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80137e4:	9105      	str	r1, [sp, #20]
 80137e6:	6800      	ldr	r0, [r0, #0]
 80137e8:	9301      	str	r3, [sp, #4]
 80137ea:	a902      	add	r1, sp, #8
 80137ec:	f003 f8da 	bl	80169a4 <_svfiprintf_r>
 80137f0:	9b02      	ldr	r3, [sp, #8]
 80137f2:	2200      	movs	r2, #0
 80137f4:	701a      	strb	r2, [r3, #0]
 80137f6:	b01c      	add	sp, #112	; 0x70
 80137f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80137fc:	b003      	add	sp, #12
 80137fe:	4770      	bx	lr
 8013800:	2000000c 	.word	0x2000000c
 8013804:	ffff0208 	.word	0xffff0208

08013808 <siscanf>:
 8013808:	b40e      	push	{r1, r2, r3}
 801380a:	b530      	push	{r4, r5, lr}
 801380c:	b09c      	sub	sp, #112	; 0x70
 801380e:	ac1f      	add	r4, sp, #124	; 0x7c
 8013810:	f44f 7201 	mov.w	r2, #516	; 0x204
 8013814:	f854 5b04 	ldr.w	r5, [r4], #4
 8013818:	f8ad 2014 	strh.w	r2, [sp, #20]
 801381c:	9002      	str	r0, [sp, #8]
 801381e:	9006      	str	r0, [sp, #24]
 8013820:	f7ec fcee 	bl	8000200 <strlen>
 8013824:	4b0b      	ldr	r3, [pc, #44]	; (8013854 <siscanf+0x4c>)
 8013826:	9003      	str	r0, [sp, #12]
 8013828:	9007      	str	r0, [sp, #28]
 801382a:	930b      	str	r3, [sp, #44]	; 0x2c
 801382c:	480a      	ldr	r0, [pc, #40]	; (8013858 <siscanf+0x50>)
 801382e:	9401      	str	r4, [sp, #4]
 8013830:	2300      	movs	r3, #0
 8013832:	930f      	str	r3, [sp, #60]	; 0x3c
 8013834:	9314      	str	r3, [sp, #80]	; 0x50
 8013836:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801383a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801383e:	462a      	mov	r2, r5
 8013840:	4623      	mov	r3, r4
 8013842:	a902      	add	r1, sp, #8
 8013844:	6800      	ldr	r0, [r0, #0]
 8013846:	f003 f9ff 	bl	8016c48 <__ssvfiscanf_r>
 801384a:	b01c      	add	sp, #112	; 0x70
 801384c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013850:	b003      	add	sp, #12
 8013852:	4770      	bx	lr
 8013854:	0801387f 	.word	0x0801387f
 8013858:	2000000c 	.word	0x2000000c

0801385c <__sread>:
 801385c:	b510      	push	{r4, lr}
 801385e:	460c      	mov	r4, r1
 8013860:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013864:	f003 fdd8 	bl	8017418 <_read_r>
 8013868:	2800      	cmp	r0, #0
 801386a:	bfab      	itete	ge
 801386c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801386e:	89a3      	ldrhlt	r3, [r4, #12]
 8013870:	181b      	addge	r3, r3, r0
 8013872:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013876:	bfac      	ite	ge
 8013878:	6563      	strge	r3, [r4, #84]	; 0x54
 801387a:	81a3      	strhlt	r3, [r4, #12]
 801387c:	bd10      	pop	{r4, pc}

0801387e <__seofread>:
 801387e:	2000      	movs	r0, #0
 8013880:	4770      	bx	lr

08013882 <__swrite>:
 8013882:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013886:	461f      	mov	r7, r3
 8013888:	898b      	ldrh	r3, [r1, #12]
 801388a:	05db      	lsls	r3, r3, #23
 801388c:	4605      	mov	r5, r0
 801388e:	460c      	mov	r4, r1
 8013890:	4616      	mov	r6, r2
 8013892:	d505      	bpl.n	80138a0 <__swrite+0x1e>
 8013894:	2302      	movs	r3, #2
 8013896:	2200      	movs	r2, #0
 8013898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801389c:	f002 fae2 	bl	8015e64 <_lseek_r>
 80138a0:	89a3      	ldrh	r3, [r4, #12]
 80138a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80138a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80138aa:	81a3      	strh	r3, [r4, #12]
 80138ac:	4632      	mov	r2, r6
 80138ae:	463b      	mov	r3, r7
 80138b0:	4628      	mov	r0, r5
 80138b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80138b6:	f000 bf3f 	b.w	8014738 <_write_r>

080138ba <__sseek>:
 80138ba:	b510      	push	{r4, lr}
 80138bc:	460c      	mov	r4, r1
 80138be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80138c2:	f002 facf 	bl	8015e64 <_lseek_r>
 80138c6:	1c43      	adds	r3, r0, #1
 80138c8:	89a3      	ldrh	r3, [r4, #12]
 80138ca:	bf15      	itete	ne
 80138cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80138ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80138d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80138d6:	81a3      	strheq	r3, [r4, #12]
 80138d8:	bf18      	it	ne
 80138da:	81a3      	strhne	r3, [r4, #12]
 80138dc:	bd10      	pop	{r4, pc}

080138de <__sclose>:
 80138de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80138e2:	f000 bfa9 	b.w	8014838 <_close_r>

080138e6 <strcpy>:
 80138e6:	4603      	mov	r3, r0
 80138e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80138ec:	f803 2b01 	strb.w	r2, [r3], #1
 80138f0:	2a00      	cmp	r2, #0
 80138f2:	d1f9      	bne.n	80138e8 <strcpy+0x2>
 80138f4:	4770      	bx	lr

080138f6 <sulp>:
 80138f6:	b570      	push	{r4, r5, r6, lr}
 80138f8:	4604      	mov	r4, r0
 80138fa:	460d      	mov	r5, r1
 80138fc:	ec45 4b10 	vmov	d0, r4, r5
 8013900:	4616      	mov	r6, r2
 8013902:	f002 fe0b 	bl	801651c <__ulp>
 8013906:	ec51 0b10 	vmov	r0, r1, d0
 801390a:	b17e      	cbz	r6, 801392c <sulp+0x36>
 801390c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013910:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013914:	2b00      	cmp	r3, #0
 8013916:	dd09      	ble.n	801392c <sulp+0x36>
 8013918:	051b      	lsls	r3, r3, #20
 801391a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801391e:	2400      	movs	r4, #0
 8013920:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8013924:	4622      	mov	r2, r4
 8013926:	462b      	mov	r3, r5
 8013928:	f7ec fe7e 	bl	8000628 <__aeabi_dmul>
 801392c:	bd70      	pop	{r4, r5, r6, pc}
	...

08013930 <_strtod_l>:
 8013930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013934:	461f      	mov	r7, r3
 8013936:	b0a1      	sub	sp, #132	; 0x84
 8013938:	2300      	movs	r3, #0
 801393a:	4681      	mov	r9, r0
 801393c:	4638      	mov	r0, r7
 801393e:	460e      	mov	r6, r1
 8013940:	9217      	str	r2, [sp, #92]	; 0x5c
 8013942:	931c      	str	r3, [sp, #112]	; 0x70
 8013944:	f002 fa7e 	bl	8015e44 <__localeconv_l>
 8013948:	4680      	mov	r8, r0
 801394a:	6800      	ldr	r0, [r0, #0]
 801394c:	f7ec fc58 	bl	8000200 <strlen>
 8013950:	f04f 0a00 	mov.w	sl, #0
 8013954:	4604      	mov	r4, r0
 8013956:	f04f 0b00 	mov.w	fp, #0
 801395a:	961b      	str	r6, [sp, #108]	; 0x6c
 801395c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801395e:	781a      	ldrb	r2, [r3, #0]
 8013960:	2a0d      	cmp	r2, #13
 8013962:	d832      	bhi.n	80139ca <_strtod_l+0x9a>
 8013964:	2a09      	cmp	r2, #9
 8013966:	d236      	bcs.n	80139d6 <_strtod_l+0xa6>
 8013968:	2a00      	cmp	r2, #0
 801396a:	d03e      	beq.n	80139ea <_strtod_l+0xba>
 801396c:	2300      	movs	r3, #0
 801396e:	930d      	str	r3, [sp, #52]	; 0x34
 8013970:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8013972:	782b      	ldrb	r3, [r5, #0]
 8013974:	2b30      	cmp	r3, #48	; 0x30
 8013976:	f040 80ac 	bne.w	8013ad2 <_strtod_l+0x1a2>
 801397a:	786b      	ldrb	r3, [r5, #1]
 801397c:	2b58      	cmp	r3, #88	; 0x58
 801397e:	d001      	beq.n	8013984 <_strtod_l+0x54>
 8013980:	2b78      	cmp	r3, #120	; 0x78
 8013982:	d167      	bne.n	8013a54 <_strtod_l+0x124>
 8013984:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013986:	9301      	str	r3, [sp, #4]
 8013988:	ab1c      	add	r3, sp, #112	; 0x70
 801398a:	9300      	str	r3, [sp, #0]
 801398c:	9702      	str	r7, [sp, #8]
 801398e:	ab1d      	add	r3, sp, #116	; 0x74
 8013990:	4a88      	ldr	r2, [pc, #544]	; (8013bb4 <_strtod_l+0x284>)
 8013992:	a91b      	add	r1, sp, #108	; 0x6c
 8013994:	4648      	mov	r0, r9
 8013996:	f001 ff6c 	bl	8015872 <__gethex>
 801399a:	f010 0407 	ands.w	r4, r0, #7
 801399e:	4606      	mov	r6, r0
 80139a0:	d005      	beq.n	80139ae <_strtod_l+0x7e>
 80139a2:	2c06      	cmp	r4, #6
 80139a4:	d12b      	bne.n	80139fe <_strtod_l+0xce>
 80139a6:	3501      	adds	r5, #1
 80139a8:	2300      	movs	r3, #0
 80139aa:	951b      	str	r5, [sp, #108]	; 0x6c
 80139ac:	930d      	str	r3, [sp, #52]	; 0x34
 80139ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80139b0:	2b00      	cmp	r3, #0
 80139b2:	f040 859a 	bne.w	80144ea <_strtod_l+0xbba>
 80139b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80139b8:	b1e3      	cbz	r3, 80139f4 <_strtod_l+0xc4>
 80139ba:	4652      	mov	r2, sl
 80139bc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80139c0:	ec43 2b10 	vmov	d0, r2, r3
 80139c4:	b021      	add	sp, #132	; 0x84
 80139c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139ca:	2a2b      	cmp	r2, #43	; 0x2b
 80139cc:	d015      	beq.n	80139fa <_strtod_l+0xca>
 80139ce:	2a2d      	cmp	r2, #45	; 0x2d
 80139d0:	d004      	beq.n	80139dc <_strtod_l+0xac>
 80139d2:	2a20      	cmp	r2, #32
 80139d4:	d1ca      	bne.n	801396c <_strtod_l+0x3c>
 80139d6:	3301      	adds	r3, #1
 80139d8:	931b      	str	r3, [sp, #108]	; 0x6c
 80139da:	e7bf      	b.n	801395c <_strtod_l+0x2c>
 80139dc:	2201      	movs	r2, #1
 80139de:	920d      	str	r2, [sp, #52]	; 0x34
 80139e0:	1c5a      	adds	r2, r3, #1
 80139e2:	921b      	str	r2, [sp, #108]	; 0x6c
 80139e4:	785b      	ldrb	r3, [r3, #1]
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d1c2      	bne.n	8013970 <_strtod_l+0x40>
 80139ea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80139ec:	961b      	str	r6, [sp, #108]	; 0x6c
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	f040 8579 	bne.w	80144e6 <_strtod_l+0xbb6>
 80139f4:	4652      	mov	r2, sl
 80139f6:	465b      	mov	r3, fp
 80139f8:	e7e2      	b.n	80139c0 <_strtod_l+0x90>
 80139fa:	2200      	movs	r2, #0
 80139fc:	e7ef      	b.n	80139de <_strtod_l+0xae>
 80139fe:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013a00:	b13a      	cbz	r2, 8013a12 <_strtod_l+0xe2>
 8013a02:	2135      	movs	r1, #53	; 0x35
 8013a04:	a81e      	add	r0, sp, #120	; 0x78
 8013a06:	f002 fe81 	bl	801670c <__copybits>
 8013a0a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013a0c:	4648      	mov	r0, r9
 8013a0e:	f002 faed 	bl	8015fec <_Bfree>
 8013a12:	3c01      	subs	r4, #1
 8013a14:	2c04      	cmp	r4, #4
 8013a16:	d806      	bhi.n	8013a26 <_strtod_l+0xf6>
 8013a18:	e8df f004 	tbb	[pc, r4]
 8013a1c:	1714030a 	.word	0x1714030a
 8013a20:	0a          	.byte	0x0a
 8013a21:	00          	.byte	0x00
 8013a22:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8013a26:	0730      	lsls	r0, r6, #28
 8013a28:	d5c1      	bpl.n	80139ae <_strtod_l+0x7e>
 8013a2a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8013a2e:	e7be      	b.n	80139ae <_strtod_l+0x7e>
 8013a30:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8013a34:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8013a36:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013a3a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013a3e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013a42:	e7f0      	b.n	8013a26 <_strtod_l+0xf6>
 8013a44:	f8df b170 	ldr.w	fp, [pc, #368]	; 8013bb8 <_strtod_l+0x288>
 8013a48:	e7ed      	b.n	8013a26 <_strtod_l+0xf6>
 8013a4a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8013a4e:	f04f 3aff 	mov.w	sl, #4294967295
 8013a52:	e7e8      	b.n	8013a26 <_strtod_l+0xf6>
 8013a54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a56:	1c5a      	adds	r2, r3, #1
 8013a58:	921b      	str	r2, [sp, #108]	; 0x6c
 8013a5a:	785b      	ldrb	r3, [r3, #1]
 8013a5c:	2b30      	cmp	r3, #48	; 0x30
 8013a5e:	d0f9      	beq.n	8013a54 <_strtod_l+0x124>
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d0a4      	beq.n	80139ae <_strtod_l+0x7e>
 8013a64:	2301      	movs	r3, #1
 8013a66:	2500      	movs	r5, #0
 8013a68:	9306      	str	r3, [sp, #24]
 8013a6a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a6c:	9308      	str	r3, [sp, #32]
 8013a6e:	9507      	str	r5, [sp, #28]
 8013a70:	9505      	str	r5, [sp, #20]
 8013a72:	220a      	movs	r2, #10
 8013a74:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8013a76:	7807      	ldrb	r7, [r0, #0]
 8013a78:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8013a7c:	b2d9      	uxtb	r1, r3
 8013a7e:	2909      	cmp	r1, #9
 8013a80:	d929      	bls.n	8013ad6 <_strtod_l+0x1a6>
 8013a82:	4622      	mov	r2, r4
 8013a84:	f8d8 1000 	ldr.w	r1, [r8]
 8013a88:	f003 fd1a 	bl	80174c0 <strncmp>
 8013a8c:	2800      	cmp	r0, #0
 8013a8e:	d031      	beq.n	8013af4 <_strtod_l+0x1c4>
 8013a90:	2000      	movs	r0, #0
 8013a92:	9c05      	ldr	r4, [sp, #20]
 8013a94:	9004      	str	r0, [sp, #16]
 8013a96:	463b      	mov	r3, r7
 8013a98:	4602      	mov	r2, r0
 8013a9a:	2b65      	cmp	r3, #101	; 0x65
 8013a9c:	d001      	beq.n	8013aa2 <_strtod_l+0x172>
 8013a9e:	2b45      	cmp	r3, #69	; 0x45
 8013aa0:	d114      	bne.n	8013acc <_strtod_l+0x19c>
 8013aa2:	b924      	cbnz	r4, 8013aae <_strtod_l+0x17e>
 8013aa4:	b910      	cbnz	r0, 8013aac <_strtod_l+0x17c>
 8013aa6:	9b06      	ldr	r3, [sp, #24]
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d09e      	beq.n	80139ea <_strtod_l+0xba>
 8013aac:	2400      	movs	r4, #0
 8013aae:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8013ab0:	1c73      	adds	r3, r6, #1
 8013ab2:	931b      	str	r3, [sp, #108]	; 0x6c
 8013ab4:	7873      	ldrb	r3, [r6, #1]
 8013ab6:	2b2b      	cmp	r3, #43	; 0x2b
 8013ab8:	d078      	beq.n	8013bac <_strtod_l+0x27c>
 8013aba:	2b2d      	cmp	r3, #45	; 0x2d
 8013abc:	d070      	beq.n	8013ba0 <_strtod_l+0x270>
 8013abe:	f04f 0c00 	mov.w	ip, #0
 8013ac2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8013ac6:	2f09      	cmp	r7, #9
 8013ac8:	d97c      	bls.n	8013bc4 <_strtod_l+0x294>
 8013aca:	961b      	str	r6, [sp, #108]	; 0x6c
 8013acc:	f04f 0e00 	mov.w	lr, #0
 8013ad0:	e09a      	b.n	8013c08 <_strtod_l+0x2d8>
 8013ad2:	2300      	movs	r3, #0
 8013ad4:	e7c7      	b.n	8013a66 <_strtod_l+0x136>
 8013ad6:	9905      	ldr	r1, [sp, #20]
 8013ad8:	2908      	cmp	r1, #8
 8013ada:	bfdd      	ittte	le
 8013adc:	9907      	ldrle	r1, [sp, #28]
 8013ade:	fb02 3301 	mlale	r3, r2, r1, r3
 8013ae2:	9307      	strle	r3, [sp, #28]
 8013ae4:	fb02 3505 	mlagt	r5, r2, r5, r3
 8013ae8:	9b05      	ldr	r3, [sp, #20]
 8013aea:	3001      	adds	r0, #1
 8013aec:	3301      	adds	r3, #1
 8013aee:	9305      	str	r3, [sp, #20]
 8013af0:	901b      	str	r0, [sp, #108]	; 0x6c
 8013af2:	e7bf      	b.n	8013a74 <_strtod_l+0x144>
 8013af4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013af6:	191a      	adds	r2, r3, r4
 8013af8:	921b      	str	r2, [sp, #108]	; 0x6c
 8013afa:	9a05      	ldr	r2, [sp, #20]
 8013afc:	5d1b      	ldrb	r3, [r3, r4]
 8013afe:	2a00      	cmp	r2, #0
 8013b00:	d037      	beq.n	8013b72 <_strtod_l+0x242>
 8013b02:	9c05      	ldr	r4, [sp, #20]
 8013b04:	4602      	mov	r2, r0
 8013b06:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8013b0a:	2909      	cmp	r1, #9
 8013b0c:	d913      	bls.n	8013b36 <_strtod_l+0x206>
 8013b0e:	2101      	movs	r1, #1
 8013b10:	9104      	str	r1, [sp, #16]
 8013b12:	e7c2      	b.n	8013a9a <_strtod_l+0x16a>
 8013b14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013b16:	1c5a      	adds	r2, r3, #1
 8013b18:	921b      	str	r2, [sp, #108]	; 0x6c
 8013b1a:	785b      	ldrb	r3, [r3, #1]
 8013b1c:	3001      	adds	r0, #1
 8013b1e:	2b30      	cmp	r3, #48	; 0x30
 8013b20:	d0f8      	beq.n	8013b14 <_strtod_l+0x1e4>
 8013b22:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8013b26:	2a08      	cmp	r2, #8
 8013b28:	f200 84e4 	bhi.w	80144f4 <_strtod_l+0xbc4>
 8013b2c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013b2e:	9208      	str	r2, [sp, #32]
 8013b30:	4602      	mov	r2, r0
 8013b32:	2000      	movs	r0, #0
 8013b34:	4604      	mov	r4, r0
 8013b36:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8013b3a:	f100 0101 	add.w	r1, r0, #1
 8013b3e:	d012      	beq.n	8013b66 <_strtod_l+0x236>
 8013b40:	440a      	add	r2, r1
 8013b42:	eb00 0c04 	add.w	ip, r0, r4
 8013b46:	4621      	mov	r1, r4
 8013b48:	270a      	movs	r7, #10
 8013b4a:	458c      	cmp	ip, r1
 8013b4c:	d113      	bne.n	8013b76 <_strtod_l+0x246>
 8013b4e:	1821      	adds	r1, r4, r0
 8013b50:	2908      	cmp	r1, #8
 8013b52:	f104 0401 	add.w	r4, r4, #1
 8013b56:	4404      	add	r4, r0
 8013b58:	dc19      	bgt.n	8013b8e <_strtod_l+0x25e>
 8013b5a:	9b07      	ldr	r3, [sp, #28]
 8013b5c:	210a      	movs	r1, #10
 8013b5e:	fb01 e303 	mla	r3, r1, r3, lr
 8013b62:	9307      	str	r3, [sp, #28]
 8013b64:	2100      	movs	r1, #0
 8013b66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013b68:	1c58      	adds	r0, r3, #1
 8013b6a:	901b      	str	r0, [sp, #108]	; 0x6c
 8013b6c:	785b      	ldrb	r3, [r3, #1]
 8013b6e:	4608      	mov	r0, r1
 8013b70:	e7c9      	b.n	8013b06 <_strtod_l+0x1d6>
 8013b72:	9805      	ldr	r0, [sp, #20]
 8013b74:	e7d3      	b.n	8013b1e <_strtod_l+0x1ee>
 8013b76:	2908      	cmp	r1, #8
 8013b78:	f101 0101 	add.w	r1, r1, #1
 8013b7c:	dc03      	bgt.n	8013b86 <_strtod_l+0x256>
 8013b7e:	9b07      	ldr	r3, [sp, #28]
 8013b80:	437b      	muls	r3, r7
 8013b82:	9307      	str	r3, [sp, #28]
 8013b84:	e7e1      	b.n	8013b4a <_strtod_l+0x21a>
 8013b86:	2910      	cmp	r1, #16
 8013b88:	bfd8      	it	le
 8013b8a:	437d      	mulle	r5, r7
 8013b8c:	e7dd      	b.n	8013b4a <_strtod_l+0x21a>
 8013b8e:	2c10      	cmp	r4, #16
 8013b90:	bfdc      	itt	le
 8013b92:	210a      	movle	r1, #10
 8013b94:	fb01 e505 	mlale	r5, r1, r5, lr
 8013b98:	e7e4      	b.n	8013b64 <_strtod_l+0x234>
 8013b9a:	2301      	movs	r3, #1
 8013b9c:	9304      	str	r3, [sp, #16]
 8013b9e:	e781      	b.n	8013aa4 <_strtod_l+0x174>
 8013ba0:	f04f 0c01 	mov.w	ip, #1
 8013ba4:	1cb3      	adds	r3, r6, #2
 8013ba6:	931b      	str	r3, [sp, #108]	; 0x6c
 8013ba8:	78b3      	ldrb	r3, [r6, #2]
 8013baa:	e78a      	b.n	8013ac2 <_strtod_l+0x192>
 8013bac:	f04f 0c00 	mov.w	ip, #0
 8013bb0:	e7f8      	b.n	8013ba4 <_strtod_l+0x274>
 8013bb2:	bf00      	nop
 8013bb4:	08017ebc 	.word	0x08017ebc
 8013bb8:	7ff00000 	.word	0x7ff00000
 8013bbc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013bbe:	1c5f      	adds	r7, r3, #1
 8013bc0:	971b      	str	r7, [sp, #108]	; 0x6c
 8013bc2:	785b      	ldrb	r3, [r3, #1]
 8013bc4:	2b30      	cmp	r3, #48	; 0x30
 8013bc6:	d0f9      	beq.n	8013bbc <_strtod_l+0x28c>
 8013bc8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8013bcc:	2f08      	cmp	r7, #8
 8013bce:	f63f af7d 	bhi.w	8013acc <_strtod_l+0x19c>
 8013bd2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8013bd6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013bd8:	930a      	str	r3, [sp, #40]	; 0x28
 8013bda:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013bdc:	1c5f      	adds	r7, r3, #1
 8013bde:	971b      	str	r7, [sp, #108]	; 0x6c
 8013be0:	785b      	ldrb	r3, [r3, #1]
 8013be2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8013be6:	f1b8 0f09 	cmp.w	r8, #9
 8013bea:	d937      	bls.n	8013c5c <_strtod_l+0x32c>
 8013bec:	990a      	ldr	r1, [sp, #40]	; 0x28
 8013bee:	1a7f      	subs	r7, r7, r1
 8013bf0:	2f08      	cmp	r7, #8
 8013bf2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8013bf6:	dc37      	bgt.n	8013c68 <_strtod_l+0x338>
 8013bf8:	45be      	cmp	lr, r7
 8013bfa:	bfa8      	it	ge
 8013bfc:	46be      	movge	lr, r7
 8013bfe:	f1bc 0f00 	cmp.w	ip, #0
 8013c02:	d001      	beq.n	8013c08 <_strtod_l+0x2d8>
 8013c04:	f1ce 0e00 	rsb	lr, lr, #0
 8013c08:	2c00      	cmp	r4, #0
 8013c0a:	d151      	bne.n	8013cb0 <_strtod_l+0x380>
 8013c0c:	2800      	cmp	r0, #0
 8013c0e:	f47f aece 	bne.w	80139ae <_strtod_l+0x7e>
 8013c12:	9a06      	ldr	r2, [sp, #24]
 8013c14:	2a00      	cmp	r2, #0
 8013c16:	f47f aeca 	bne.w	80139ae <_strtod_l+0x7e>
 8013c1a:	9a04      	ldr	r2, [sp, #16]
 8013c1c:	2a00      	cmp	r2, #0
 8013c1e:	f47f aee4 	bne.w	80139ea <_strtod_l+0xba>
 8013c22:	2b4e      	cmp	r3, #78	; 0x4e
 8013c24:	d027      	beq.n	8013c76 <_strtod_l+0x346>
 8013c26:	dc21      	bgt.n	8013c6c <_strtod_l+0x33c>
 8013c28:	2b49      	cmp	r3, #73	; 0x49
 8013c2a:	f47f aede 	bne.w	80139ea <_strtod_l+0xba>
 8013c2e:	49a0      	ldr	r1, [pc, #640]	; (8013eb0 <_strtod_l+0x580>)
 8013c30:	a81b      	add	r0, sp, #108	; 0x6c
 8013c32:	f002 f851 	bl	8015cd8 <__match>
 8013c36:	2800      	cmp	r0, #0
 8013c38:	f43f aed7 	beq.w	80139ea <_strtod_l+0xba>
 8013c3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013c3e:	499d      	ldr	r1, [pc, #628]	; (8013eb4 <_strtod_l+0x584>)
 8013c40:	3b01      	subs	r3, #1
 8013c42:	a81b      	add	r0, sp, #108	; 0x6c
 8013c44:	931b      	str	r3, [sp, #108]	; 0x6c
 8013c46:	f002 f847 	bl	8015cd8 <__match>
 8013c4a:	b910      	cbnz	r0, 8013c52 <_strtod_l+0x322>
 8013c4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013c4e:	3301      	adds	r3, #1
 8013c50:	931b      	str	r3, [sp, #108]	; 0x6c
 8013c52:	f8df b274 	ldr.w	fp, [pc, #628]	; 8013ec8 <_strtod_l+0x598>
 8013c56:	f04f 0a00 	mov.w	sl, #0
 8013c5a:	e6a8      	b.n	80139ae <_strtod_l+0x7e>
 8013c5c:	210a      	movs	r1, #10
 8013c5e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8013c62:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8013c66:	e7b8      	b.n	8013bda <_strtod_l+0x2aa>
 8013c68:	46be      	mov	lr, r7
 8013c6a:	e7c8      	b.n	8013bfe <_strtod_l+0x2ce>
 8013c6c:	2b69      	cmp	r3, #105	; 0x69
 8013c6e:	d0de      	beq.n	8013c2e <_strtod_l+0x2fe>
 8013c70:	2b6e      	cmp	r3, #110	; 0x6e
 8013c72:	f47f aeba 	bne.w	80139ea <_strtod_l+0xba>
 8013c76:	4990      	ldr	r1, [pc, #576]	; (8013eb8 <_strtod_l+0x588>)
 8013c78:	a81b      	add	r0, sp, #108	; 0x6c
 8013c7a:	f002 f82d 	bl	8015cd8 <__match>
 8013c7e:	2800      	cmp	r0, #0
 8013c80:	f43f aeb3 	beq.w	80139ea <_strtod_l+0xba>
 8013c84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013c86:	781b      	ldrb	r3, [r3, #0]
 8013c88:	2b28      	cmp	r3, #40	; 0x28
 8013c8a:	d10e      	bne.n	8013caa <_strtod_l+0x37a>
 8013c8c:	aa1e      	add	r2, sp, #120	; 0x78
 8013c8e:	498b      	ldr	r1, [pc, #556]	; (8013ebc <_strtod_l+0x58c>)
 8013c90:	a81b      	add	r0, sp, #108	; 0x6c
 8013c92:	f002 f835 	bl	8015d00 <__hexnan>
 8013c96:	2805      	cmp	r0, #5
 8013c98:	d107      	bne.n	8013caa <_strtod_l+0x37a>
 8013c9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013c9c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8013ca0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8013ca4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8013ca8:	e681      	b.n	80139ae <_strtod_l+0x7e>
 8013caa:	f8df b224 	ldr.w	fp, [pc, #548]	; 8013ed0 <_strtod_l+0x5a0>
 8013cae:	e7d2      	b.n	8013c56 <_strtod_l+0x326>
 8013cb0:	ebae 0302 	sub.w	r3, lr, r2
 8013cb4:	9306      	str	r3, [sp, #24]
 8013cb6:	9b05      	ldr	r3, [sp, #20]
 8013cb8:	9807      	ldr	r0, [sp, #28]
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	bf08      	it	eq
 8013cbe:	4623      	moveq	r3, r4
 8013cc0:	2c10      	cmp	r4, #16
 8013cc2:	9305      	str	r3, [sp, #20]
 8013cc4:	46a0      	mov	r8, r4
 8013cc6:	bfa8      	it	ge
 8013cc8:	f04f 0810 	movge.w	r8, #16
 8013ccc:	f7ec fc32 	bl	8000534 <__aeabi_ui2d>
 8013cd0:	2c09      	cmp	r4, #9
 8013cd2:	4682      	mov	sl, r0
 8013cd4:	468b      	mov	fp, r1
 8013cd6:	dc13      	bgt.n	8013d00 <_strtod_l+0x3d0>
 8013cd8:	9b06      	ldr	r3, [sp, #24]
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	f43f ae67 	beq.w	80139ae <_strtod_l+0x7e>
 8013ce0:	9b06      	ldr	r3, [sp, #24]
 8013ce2:	dd7a      	ble.n	8013dda <_strtod_l+0x4aa>
 8013ce4:	2b16      	cmp	r3, #22
 8013ce6:	dc61      	bgt.n	8013dac <_strtod_l+0x47c>
 8013ce8:	4a75      	ldr	r2, [pc, #468]	; (8013ec0 <_strtod_l+0x590>)
 8013cea:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8013cee:	e9de 0100 	ldrd	r0, r1, [lr]
 8013cf2:	4652      	mov	r2, sl
 8013cf4:	465b      	mov	r3, fp
 8013cf6:	f7ec fc97 	bl	8000628 <__aeabi_dmul>
 8013cfa:	4682      	mov	sl, r0
 8013cfc:	468b      	mov	fp, r1
 8013cfe:	e656      	b.n	80139ae <_strtod_l+0x7e>
 8013d00:	4b6f      	ldr	r3, [pc, #444]	; (8013ec0 <_strtod_l+0x590>)
 8013d02:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013d06:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8013d0a:	f7ec fc8d 	bl	8000628 <__aeabi_dmul>
 8013d0e:	4606      	mov	r6, r0
 8013d10:	4628      	mov	r0, r5
 8013d12:	460f      	mov	r7, r1
 8013d14:	f7ec fc0e 	bl	8000534 <__aeabi_ui2d>
 8013d18:	4602      	mov	r2, r0
 8013d1a:	460b      	mov	r3, r1
 8013d1c:	4630      	mov	r0, r6
 8013d1e:	4639      	mov	r1, r7
 8013d20:	f7ec facc 	bl	80002bc <__adddf3>
 8013d24:	2c0f      	cmp	r4, #15
 8013d26:	4682      	mov	sl, r0
 8013d28:	468b      	mov	fp, r1
 8013d2a:	ddd5      	ble.n	8013cd8 <_strtod_l+0x3a8>
 8013d2c:	9b06      	ldr	r3, [sp, #24]
 8013d2e:	eba4 0808 	sub.w	r8, r4, r8
 8013d32:	4498      	add	r8, r3
 8013d34:	f1b8 0f00 	cmp.w	r8, #0
 8013d38:	f340 8096 	ble.w	8013e68 <_strtod_l+0x538>
 8013d3c:	f018 030f 	ands.w	r3, r8, #15
 8013d40:	d00a      	beq.n	8013d58 <_strtod_l+0x428>
 8013d42:	495f      	ldr	r1, [pc, #380]	; (8013ec0 <_strtod_l+0x590>)
 8013d44:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013d48:	4652      	mov	r2, sl
 8013d4a:	465b      	mov	r3, fp
 8013d4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d50:	f7ec fc6a 	bl	8000628 <__aeabi_dmul>
 8013d54:	4682      	mov	sl, r0
 8013d56:	468b      	mov	fp, r1
 8013d58:	f038 080f 	bics.w	r8, r8, #15
 8013d5c:	d073      	beq.n	8013e46 <_strtod_l+0x516>
 8013d5e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8013d62:	dd47      	ble.n	8013df4 <_strtod_l+0x4c4>
 8013d64:	2400      	movs	r4, #0
 8013d66:	46a0      	mov	r8, r4
 8013d68:	9407      	str	r4, [sp, #28]
 8013d6a:	9405      	str	r4, [sp, #20]
 8013d6c:	2322      	movs	r3, #34	; 0x22
 8013d6e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8013ec8 <_strtod_l+0x598>
 8013d72:	f8c9 3000 	str.w	r3, [r9]
 8013d76:	f04f 0a00 	mov.w	sl, #0
 8013d7a:	9b07      	ldr	r3, [sp, #28]
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	f43f ae16 	beq.w	80139ae <_strtod_l+0x7e>
 8013d82:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013d84:	4648      	mov	r0, r9
 8013d86:	f002 f931 	bl	8015fec <_Bfree>
 8013d8a:	9905      	ldr	r1, [sp, #20]
 8013d8c:	4648      	mov	r0, r9
 8013d8e:	f002 f92d 	bl	8015fec <_Bfree>
 8013d92:	4641      	mov	r1, r8
 8013d94:	4648      	mov	r0, r9
 8013d96:	f002 f929 	bl	8015fec <_Bfree>
 8013d9a:	9907      	ldr	r1, [sp, #28]
 8013d9c:	4648      	mov	r0, r9
 8013d9e:	f002 f925 	bl	8015fec <_Bfree>
 8013da2:	4621      	mov	r1, r4
 8013da4:	4648      	mov	r0, r9
 8013da6:	f002 f921 	bl	8015fec <_Bfree>
 8013daa:	e600      	b.n	80139ae <_strtod_l+0x7e>
 8013dac:	9a06      	ldr	r2, [sp, #24]
 8013dae:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8013db2:	4293      	cmp	r3, r2
 8013db4:	dbba      	blt.n	8013d2c <_strtod_l+0x3fc>
 8013db6:	4d42      	ldr	r5, [pc, #264]	; (8013ec0 <_strtod_l+0x590>)
 8013db8:	f1c4 040f 	rsb	r4, r4, #15
 8013dbc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8013dc0:	4652      	mov	r2, sl
 8013dc2:	465b      	mov	r3, fp
 8013dc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013dc8:	f7ec fc2e 	bl	8000628 <__aeabi_dmul>
 8013dcc:	9b06      	ldr	r3, [sp, #24]
 8013dce:	1b1c      	subs	r4, r3, r4
 8013dd0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8013dd4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013dd8:	e78d      	b.n	8013cf6 <_strtod_l+0x3c6>
 8013dda:	f113 0f16 	cmn.w	r3, #22
 8013dde:	dba5      	blt.n	8013d2c <_strtod_l+0x3fc>
 8013de0:	4a37      	ldr	r2, [pc, #220]	; (8013ec0 <_strtod_l+0x590>)
 8013de2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8013de6:	e9d2 2300 	ldrd	r2, r3, [r2]
 8013dea:	4650      	mov	r0, sl
 8013dec:	4659      	mov	r1, fp
 8013dee:	f7ec fd45 	bl	800087c <__aeabi_ddiv>
 8013df2:	e782      	b.n	8013cfa <_strtod_l+0x3ca>
 8013df4:	2300      	movs	r3, #0
 8013df6:	4e33      	ldr	r6, [pc, #204]	; (8013ec4 <_strtod_l+0x594>)
 8013df8:	ea4f 1828 	mov.w	r8, r8, asr #4
 8013dfc:	4650      	mov	r0, sl
 8013dfe:	4659      	mov	r1, fp
 8013e00:	461d      	mov	r5, r3
 8013e02:	f1b8 0f01 	cmp.w	r8, #1
 8013e06:	dc21      	bgt.n	8013e4c <_strtod_l+0x51c>
 8013e08:	b10b      	cbz	r3, 8013e0e <_strtod_l+0x4de>
 8013e0a:	4682      	mov	sl, r0
 8013e0c:	468b      	mov	fp, r1
 8013e0e:	4b2d      	ldr	r3, [pc, #180]	; (8013ec4 <_strtod_l+0x594>)
 8013e10:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8013e14:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8013e18:	4652      	mov	r2, sl
 8013e1a:	465b      	mov	r3, fp
 8013e1c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8013e20:	f7ec fc02 	bl	8000628 <__aeabi_dmul>
 8013e24:	4b28      	ldr	r3, [pc, #160]	; (8013ec8 <_strtod_l+0x598>)
 8013e26:	460a      	mov	r2, r1
 8013e28:	400b      	ands	r3, r1
 8013e2a:	4928      	ldr	r1, [pc, #160]	; (8013ecc <_strtod_l+0x59c>)
 8013e2c:	428b      	cmp	r3, r1
 8013e2e:	4682      	mov	sl, r0
 8013e30:	d898      	bhi.n	8013d64 <_strtod_l+0x434>
 8013e32:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8013e36:	428b      	cmp	r3, r1
 8013e38:	bf86      	itte	hi
 8013e3a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8013ed4 <_strtod_l+0x5a4>
 8013e3e:	f04f 3aff 	movhi.w	sl, #4294967295
 8013e42:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8013e46:	2300      	movs	r3, #0
 8013e48:	9304      	str	r3, [sp, #16]
 8013e4a:	e077      	b.n	8013f3c <_strtod_l+0x60c>
 8013e4c:	f018 0f01 	tst.w	r8, #1
 8013e50:	d006      	beq.n	8013e60 <_strtod_l+0x530>
 8013e52:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8013e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e5a:	f7ec fbe5 	bl	8000628 <__aeabi_dmul>
 8013e5e:	2301      	movs	r3, #1
 8013e60:	3501      	adds	r5, #1
 8013e62:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013e66:	e7cc      	b.n	8013e02 <_strtod_l+0x4d2>
 8013e68:	d0ed      	beq.n	8013e46 <_strtod_l+0x516>
 8013e6a:	f1c8 0800 	rsb	r8, r8, #0
 8013e6e:	f018 020f 	ands.w	r2, r8, #15
 8013e72:	d00a      	beq.n	8013e8a <_strtod_l+0x55a>
 8013e74:	4b12      	ldr	r3, [pc, #72]	; (8013ec0 <_strtod_l+0x590>)
 8013e76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013e7a:	4650      	mov	r0, sl
 8013e7c:	4659      	mov	r1, fp
 8013e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e82:	f7ec fcfb 	bl	800087c <__aeabi_ddiv>
 8013e86:	4682      	mov	sl, r0
 8013e88:	468b      	mov	fp, r1
 8013e8a:	ea5f 1828 	movs.w	r8, r8, asr #4
 8013e8e:	d0da      	beq.n	8013e46 <_strtod_l+0x516>
 8013e90:	f1b8 0f1f 	cmp.w	r8, #31
 8013e94:	dd20      	ble.n	8013ed8 <_strtod_l+0x5a8>
 8013e96:	2400      	movs	r4, #0
 8013e98:	46a0      	mov	r8, r4
 8013e9a:	9407      	str	r4, [sp, #28]
 8013e9c:	9405      	str	r4, [sp, #20]
 8013e9e:	2322      	movs	r3, #34	; 0x22
 8013ea0:	f04f 0a00 	mov.w	sl, #0
 8013ea4:	f04f 0b00 	mov.w	fp, #0
 8013ea8:	f8c9 3000 	str.w	r3, [r9]
 8013eac:	e765      	b.n	8013d7a <_strtod_l+0x44a>
 8013eae:	bf00      	nop
 8013eb0:	08017e89 	.word	0x08017e89
 8013eb4:	08017f13 	.word	0x08017f13
 8013eb8:	08017e91 	.word	0x08017e91
 8013ebc:	08017ed0 	.word	0x08017ed0
 8013ec0:	08017fb8 	.word	0x08017fb8
 8013ec4:	08017f90 	.word	0x08017f90
 8013ec8:	7ff00000 	.word	0x7ff00000
 8013ecc:	7ca00000 	.word	0x7ca00000
 8013ed0:	fff80000 	.word	0xfff80000
 8013ed4:	7fefffff 	.word	0x7fefffff
 8013ed8:	f018 0310 	ands.w	r3, r8, #16
 8013edc:	bf18      	it	ne
 8013ede:	236a      	movne	r3, #106	; 0x6a
 8013ee0:	4da0      	ldr	r5, [pc, #640]	; (8014164 <_strtod_l+0x834>)
 8013ee2:	9304      	str	r3, [sp, #16]
 8013ee4:	4650      	mov	r0, sl
 8013ee6:	4659      	mov	r1, fp
 8013ee8:	2300      	movs	r3, #0
 8013eea:	f1b8 0f00 	cmp.w	r8, #0
 8013eee:	f300 810a 	bgt.w	8014106 <_strtod_l+0x7d6>
 8013ef2:	b10b      	cbz	r3, 8013ef8 <_strtod_l+0x5c8>
 8013ef4:	4682      	mov	sl, r0
 8013ef6:	468b      	mov	fp, r1
 8013ef8:	9b04      	ldr	r3, [sp, #16]
 8013efa:	b1bb      	cbz	r3, 8013f2c <_strtod_l+0x5fc>
 8013efc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8013f00:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013f04:	2b00      	cmp	r3, #0
 8013f06:	4659      	mov	r1, fp
 8013f08:	dd10      	ble.n	8013f2c <_strtod_l+0x5fc>
 8013f0a:	2b1f      	cmp	r3, #31
 8013f0c:	f340 8107 	ble.w	801411e <_strtod_l+0x7ee>
 8013f10:	2b34      	cmp	r3, #52	; 0x34
 8013f12:	bfde      	ittt	le
 8013f14:	3b20      	suble	r3, #32
 8013f16:	f04f 32ff 	movle.w	r2, #4294967295
 8013f1a:	fa02 f303 	lslle.w	r3, r2, r3
 8013f1e:	f04f 0a00 	mov.w	sl, #0
 8013f22:	bfcc      	ite	gt
 8013f24:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8013f28:	ea03 0b01 	andle.w	fp, r3, r1
 8013f2c:	2200      	movs	r2, #0
 8013f2e:	2300      	movs	r3, #0
 8013f30:	4650      	mov	r0, sl
 8013f32:	4659      	mov	r1, fp
 8013f34:	f7ec fde0 	bl	8000af8 <__aeabi_dcmpeq>
 8013f38:	2800      	cmp	r0, #0
 8013f3a:	d1ac      	bne.n	8013e96 <_strtod_l+0x566>
 8013f3c:	9b07      	ldr	r3, [sp, #28]
 8013f3e:	9300      	str	r3, [sp, #0]
 8013f40:	9a05      	ldr	r2, [sp, #20]
 8013f42:	9908      	ldr	r1, [sp, #32]
 8013f44:	4623      	mov	r3, r4
 8013f46:	4648      	mov	r0, r9
 8013f48:	f002 f8a2 	bl	8016090 <__s2b>
 8013f4c:	9007      	str	r0, [sp, #28]
 8013f4e:	2800      	cmp	r0, #0
 8013f50:	f43f af08 	beq.w	8013d64 <_strtod_l+0x434>
 8013f54:	9a06      	ldr	r2, [sp, #24]
 8013f56:	9b06      	ldr	r3, [sp, #24]
 8013f58:	2a00      	cmp	r2, #0
 8013f5a:	f1c3 0300 	rsb	r3, r3, #0
 8013f5e:	bfa8      	it	ge
 8013f60:	2300      	movge	r3, #0
 8013f62:	930e      	str	r3, [sp, #56]	; 0x38
 8013f64:	2400      	movs	r4, #0
 8013f66:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8013f6a:	9316      	str	r3, [sp, #88]	; 0x58
 8013f6c:	46a0      	mov	r8, r4
 8013f6e:	9b07      	ldr	r3, [sp, #28]
 8013f70:	4648      	mov	r0, r9
 8013f72:	6859      	ldr	r1, [r3, #4]
 8013f74:	f002 f806 	bl	8015f84 <_Balloc>
 8013f78:	9005      	str	r0, [sp, #20]
 8013f7a:	2800      	cmp	r0, #0
 8013f7c:	f43f aef6 	beq.w	8013d6c <_strtod_l+0x43c>
 8013f80:	9b07      	ldr	r3, [sp, #28]
 8013f82:	691a      	ldr	r2, [r3, #16]
 8013f84:	3202      	adds	r2, #2
 8013f86:	f103 010c 	add.w	r1, r3, #12
 8013f8a:	0092      	lsls	r2, r2, #2
 8013f8c:	300c      	adds	r0, #12
 8013f8e:	f7fe fd13 	bl	80129b8 <memcpy>
 8013f92:	aa1e      	add	r2, sp, #120	; 0x78
 8013f94:	a91d      	add	r1, sp, #116	; 0x74
 8013f96:	ec4b ab10 	vmov	d0, sl, fp
 8013f9a:	4648      	mov	r0, r9
 8013f9c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8013fa0:	f002 fb32 	bl	8016608 <__d2b>
 8013fa4:	901c      	str	r0, [sp, #112]	; 0x70
 8013fa6:	2800      	cmp	r0, #0
 8013fa8:	f43f aee0 	beq.w	8013d6c <_strtod_l+0x43c>
 8013fac:	2101      	movs	r1, #1
 8013fae:	4648      	mov	r0, r9
 8013fb0:	f002 f8fa 	bl	80161a8 <__i2b>
 8013fb4:	4680      	mov	r8, r0
 8013fb6:	2800      	cmp	r0, #0
 8013fb8:	f43f aed8 	beq.w	8013d6c <_strtod_l+0x43c>
 8013fbc:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8013fbe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013fc0:	2e00      	cmp	r6, #0
 8013fc2:	bfab      	itete	ge
 8013fc4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8013fc6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8013fc8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8013fca:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8013fcc:	bfac      	ite	ge
 8013fce:	18f7      	addge	r7, r6, r3
 8013fd0:	1b9d      	sublt	r5, r3, r6
 8013fd2:	9b04      	ldr	r3, [sp, #16]
 8013fd4:	1af6      	subs	r6, r6, r3
 8013fd6:	4416      	add	r6, r2
 8013fd8:	4b63      	ldr	r3, [pc, #396]	; (8014168 <_strtod_l+0x838>)
 8013fda:	3e01      	subs	r6, #1
 8013fdc:	429e      	cmp	r6, r3
 8013fde:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8013fe2:	f280 80af 	bge.w	8014144 <_strtod_l+0x814>
 8013fe6:	1b9b      	subs	r3, r3, r6
 8013fe8:	2b1f      	cmp	r3, #31
 8013fea:	eba2 0203 	sub.w	r2, r2, r3
 8013fee:	f04f 0101 	mov.w	r1, #1
 8013ff2:	f300 809b 	bgt.w	801412c <_strtod_l+0x7fc>
 8013ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8013ffa:	930f      	str	r3, [sp, #60]	; 0x3c
 8013ffc:	2300      	movs	r3, #0
 8013ffe:	930a      	str	r3, [sp, #40]	; 0x28
 8014000:	18be      	adds	r6, r7, r2
 8014002:	9b04      	ldr	r3, [sp, #16]
 8014004:	42b7      	cmp	r7, r6
 8014006:	4415      	add	r5, r2
 8014008:	441d      	add	r5, r3
 801400a:	463b      	mov	r3, r7
 801400c:	bfa8      	it	ge
 801400e:	4633      	movge	r3, r6
 8014010:	42ab      	cmp	r3, r5
 8014012:	bfa8      	it	ge
 8014014:	462b      	movge	r3, r5
 8014016:	2b00      	cmp	r3, #0
 8014018:	bfc2      	ittt	gt
 801401a:	1af6      	subgt	r6, r6, r3
 801401c:	1aed      	subgt	r5, r5, r3
 801401e:	1aff      	subgt	r7, r7, r3
 8014020:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014022:	b1bb      	cbz	r3, 8014054 <_strtod_l+0x724>
 8014024:	4641      	mov	r1, r8
 8014026:	461a      	mov	r2, r3
 8014028:	4648      	mov	r0, r9
 801402a:	f002 f95d 	bl	80162e8 <__pow5mult>
 801402e:	4680      	mov	r8, r0
 8014030:	2800      	cmp	r0, #0
 8014032:	f43f ae9b 	beq.w	8013d6c <_strtod_l+0x43c>
 8014036:	4601      	mov	r1, r0
 8014038:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801403a:	4648      	mov	r0, r9
 801403c:	f002 f8bd 	bl	80161ba <__multiply>
 8014040:	900c      	str	r0, [sp, #48]	; 0x30
 8014042:	2800      	cmp	r0, #0
 8014044:	f43f ae92 	beq.w	8013d6c <_strtod_l+0x43c>
 8014048:	991c      	ldr	r1, [sp, #112]	; 0x70
 801404a:	4648      	mov	r0, r9
 801404c:	f001 ffce 	bl	8015fec <_Bfree>
 8014050:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014052:	931c      	str	r3, [sp, #112]	; 0x70
 8014054:	2e00      	cmp	r6, #0
 8014056:	dc7a      	bgt.n	801414e <_strtod_l+0x81e>
 8014058:	9b06      	ldr	r3, [sp, #24]
 801405a:	2b00      	cmp	r3, #0
 801405c:	dd08      	ble.n	8014070 <_strtod_l+0x740>
 801405e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8014060:	9905      	ldr	r1, [sp, #20]
 8014062:	4648      	mov	r0, r9
 8014064:	f002 f940 	bl	80162e8 <__pow5mult>
 8014068:	9005      	str	r0, [sp, #20]
 801406a:	2800      	cmp	r0, #0
 801406c:	f43f ae7e 	beq.w	8013d6c <_strtod_l+0x43c>
 8014070:	2d00      	cmp	r5, #0
 8014072:	dd08      	ble.n	8014086 <_strtod_l+0x756>
 8014074:	462a      	mov	r2, r5
 8014076:	9905      	ldr	r1, [sp, #20]
 8014078:	4648      	mov	r0, r9
 801407a:	f002 f983 	bl	8016384 <__lshift>
 801407e:	9005      	str	r0, [sp, #20]
 8014080:	2800      	cmp	r0, #0
 8014082:	f43f ae73 	beq.w	8013d6c <_strtod_l+0x43c>
 8014086:	2f00      	cmp	r7, #0
 8014088:	dd08      	ble.n	801409c <_strtod_l+0x76c>
 801408a:	4641      	mov	r1, r8
 801408c:	463a      	mov	r2, r7
 801408e:	4648      	mov	r0, r9
 8014090:	f002 f978 	bl	8016384 <__lshift>
 8014094:	4680      	mov	r8, r0
 8014096:	2800      	cmp	r0, #0
 8014098:	f43f ae68 	beq.w	8013d6c <_strtod_l+0x43c>
 801409c:	9a05      	ldr	r2, [sp, #20]
 801409e:	991c      	ldr	r1, [sp, #112]	; 0x70
 80140a0:	4648      	mov	r0, r9
 80140a2:	f002 f9dd 	bl	8016460 <__mdiff>
 80140a6:	4604      	mov	r4, r0
 80140a8:	2800      	cmp	r0, #0
 80140aa:	f43f ae5f 	beq.w	8013d6c <_strtod_l+0x43c>
 80140ae:	68c3      	ldr	r3, [r0, #12]
 80140b0:	930c      	str	r3, [sp, #48]	; 0x30
 80140b2:	2300      	movs	r3, #0
 80140b4:	60c3      	str	r3, [r0, #12]
 80140b6:	4641      	mov	r1, r8
 80140b8:	f002 f9b8 	bl	801642c <__mcmp>
 80140bc:	2800      	cmp	r0, #0
 80140be:	da55      	bge.n	801416c <_strtod_l+0x83c>
 80140c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80140c2:	b9e3      	cbnz	r3, 80140fe <_strtod_l+0x7ce>
 80140c4:	f1ba 0f00 	cmp.w	sl, #0
 80140c8:	d119      	bne.n	80140fe <_strtod_l+0x7ce>
 80140ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80140ce:	b9b3      	cbnz	r3, 80140fe <_strtod_l+0x7ce>
 80140d0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80140d4:	0d1b      	lsrs	r3, r3, #20
 80140d6:	051b      	lsls	r3, r3, #20
 80140d8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80140dc:	d90f      	bls.n	80140fe <_strtod_l+0x7ce>
 80140de:	6963      	ldr	r3, [r4, #20]
 80140e0:	b913      	cbnz	r3, 80140e8 <_strtod_l+0x7b8>
 80140e2:	6923      	ldr	r3, [r4, #16]
 80140e4:	2b01      	cmp	r3, #1
 80140e6:	dd0a      	ble.n	80140fe <_strtod_l+0x7ce>
 80140e8:	4621      	mov	r1, r4
 80140ea:	2201      	movs	r2, #1
 80140ec:	4648      	mov	r0, r9
 80140ee:	f002 f949 	bl	8016384 <__lshift>
 80140f2:	4641      	mov	r1, r8
 80140f4:	4604      	mov	r4, r0
 80140f6:	f002 f999 	bl	801642c <__mcmp>
 80140fa:	2800      	cmp	r0, #0
 80140fc:	dc67      	bgt.n	80141ce <_strtod_l+0x89e>
 80140fe:	9b04      	ldr	r3, [sp, #16]
 8014100:	2b00      	cmp	r3, #0
 8014102:	d171      	bne.n	80141e8 <_strtod_l+0x8b8>
 8014104:	e63d      	b.n	8013d82 <_strtod_l+0x452>
 8014106:	f018 0f01 	tst.w	r8, #1
 801410a:	d004      	beq.n	8014116 <_strtod_l+0x7e6>
 801410c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014110:	f7ec fa8a 	bl	8000628 <__aeabi_dmul>
 8014114:	2301      	movs	r3, #1
 8014116:	ea4f 0868 	mov.w	r8, r8, asr #1
 801411a:	3508      	adds	r5, #8
 801411c:	e6e5      	b.n	8013eea <_strtod_l+0x5ba>
 801411e:	f04f 32ff 	mov.w	r2, #4294967295
 8014122:	fa02 f303 	lsl.w	r3, r2, r3
 8014126:	ea03 0a0a 	and.w	sl, r3, sl
 801412a:	e6ff      	b.n	8013f2c <_strtod_l+0x5fc>
 801412c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8014130:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8014134:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8014138:	36e2      	adds	r6, #226	; 0xe2
 801413a:	fa01 f306 	lsl.w	r3, r1, r6
 801413e:	930a      	str	r3, [sp, #40]	; 0x28
 8014140:	910f      	str	r1, [sp, #60]	; 0x3c
 8014142:	e75d      	b.n	8014000 <_strtod_l+0x6d0>
 8014144:	2300      	movs	r3, #0
 8014146:	930a      	str	r3, [sp, #40]	; 0x28
 8014148:	2301      	movs	r3, #1
 801414a:	930f      	str	r3, [sp, #60]	; 0x3c
 801414c:	e758      	b.n	8014000 <_strtod_l+0x6d0>
 801414e:	4632      	mov	r2, r6
 8014150:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014152:	4648      	mov	r0, r9
 8014154:	f002 f916 	bl	8016384 <__lshift>
 8014158:	901c      	str	r0, [sp, #112]	; 0x70
 801415a:	2800      	cmp	r0, #0
 801415c:	f47f af7c 	bne.w	8014058 <_strtod_l+0x728>
 8014160:	e604      	b.n	8013d6c <_strtod_l+0x43c>
 8014162:	bf00      	nop
 8014164:	08017ee8 	.word	0x08017ee8
 8014168:	fffffc02 	.word	0xfffffc02
 801416c:	465d      	mov	r5, fp
 801416e:	f040 8086 	bne.w	801427e <_strtod_l+0x94e>
 8014172:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014174:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014178:	b32a      	cbz	r2, 80141c6 <_strtod_l+0x896>
 801417a:	4aaf      	ldr	r2, [pc, #700]	; (8014438 <_strtod_l+0xb08>)
 801417c:	4293      	cmp	r3, r2
 801417e:	d153      	bne.n	8014228 <_strtod_l+0x8f8>
 8014180:	9b04      	ldr	r3, [sp, #16]
 8014182:	4650      	mov	r0, sl
 8014184:	b1d3      	cbz	r3, 80141bc <_strtod_l+0x88c>
 8014186:	4aad      	ldr	r2, [pc, #692]	; (801443c <_strtod_l+0xb0c>)
 8014188:	402a      	ands	r2, r5
 801418a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801418e:	f04f 31ff 	mov.w	r1, #4294967295
 8014192:	d816      	bhi.n	80141c2 <_strtod_l+0x892>
 8014194:	0d12      	lsrs	r2, r2, #20
 8014196:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801419a:	fa01 f303 	lsl.w	r3, r1, r3
 801419e:	4298      	cmp	r0, r3
 80141a0:	d142      	bne.n	8014228 <_strtod_l+0x8f8>
 80141a2:	4ba7      	ldr	r3, [pc, #668]	; (8014440 <_strtod_l+0xb10>)
 80141a4:	429d      	cmp	r5, r3
 80141a6:	d102      	bne.n	80141ae <_strtod_l+0x87e>
 80141a8:	3001      	adds	r0, #1
 80141aa:	f43f addf 	beq.w	8013d6c <_strtod_l+0x43c>
 80141ae:	4ba3      	ldr	r3, [pc, #652]	; (801443c <_strtod_l+0xb0c>)
 80141b0:	402b      	ands	r3, r5
 80141b2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80141b6:	f04f 0a00 	mov.w	sl, #0
 80141ba:	e7a0      	b.n	80140fe <_strtod_l+0x7ce>
 80141bc:	f04f 33ff 	mov.w	r3, #4294967295
 80141c0:	e7ed      	b.n	801419e <_strtod_l+0x86e>
 80141c2:	460b      	mov	r3, r1
 80141c4:	e7eb      	b.n	801419e <_strtod_l+0x86e>
 80141c6:	bb7b      	cbnz	r3, 8014228 <_strtod_l+0x8f8>
 80141c8:	f1ba 0f00 	cmp.w	sl, #0
 80141cc:	d12c      	bne.n	8014228 <_strtod_l+0x8f8>
 80141ce:	9904      	ldr	r1, [sp, #16]
 80141d0:	4a9a      	ldr	r2, [pc, #616]	; (801443c <_strtod_l+0xb0c>)
 80141d2:	465b      	mov	r3, fp
 80141d4:	b1f1      	cbz	r1, 8014214 <_strtod_l+0x8e4>
 80141d6:	ea02 010b 	and.w	r1, r2, fp
 80141da:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80141de:	dc19      	bgt.n	8014214 <_strtod_l+0x8e4>
 80141e0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80141e4:	f77f ae5b 	ble.w	8013e9e <_strtod_l+0x56e>
 80141e8:	4a96      	ldr	r2, [pc, #600]	; (8014444 <_strtod_l+0xb14>)
 80141ea:	2300      	movs	r3, #0
 80141ec:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80141f0:	4650      	mov	r0, sl
 80141f2:	4659      	mov	r1, fp
 80141f4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80141f8:	f7ec fa16 	bl	8000628 <__aeabi_dmul>
 80141fc:	4682      	mov	sl, r0
 80141fe:	468b      	mov	fp, r1
 8014200:	2900      	cmp	r1, #0
 8014202:	f47f adbe 	bne.w	8013d82 <_strtod_l+0x452>
 8014206:	2800      	cmp	r0, #0
 8014208:	f47f adbb 	bne.w	8013d82 <_strtod_l+0x452>
 801420c:	2322      	movs	r3, #34	; 0x22
 801420e:	f8c9 3000 	str.w	r3, [r9]
 8014212:	e5b6      	b.n	8013d82 <_strtod_l+0x452>
 8014214:	4013      	ands	r3, r2
 8014216:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801421a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801421e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014222:	f04f 3aff 	mov.w	sl, #4294967295
 8014226:	e76a      	b.n	80140fe <_strtod_l+0x7ce>
 8014228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801422a:	b193      	cbz	r3, 8014252 <_strtod_l+0x922>
 801422c:	422b      	tst	r3, r5
 801422e:	f43f af66 	beq.w	80140fe <_strtod_l+0x7ce>
 8014232:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014234:	9a04      	ldr	r2, [sp, #16]
 8014236:	4650      	mov	r0, sl
 8014238:	4659      	mov	r1, fp
 801423a:	b173      	cbz	r3, 801425a <_strtod_l+0x92a>
 801423c:	f7ff fb5b 	bl	80138f6 <sulp>
 8014240:	4602      	mov	r2, r0
 8014242:	460b      	mov	r3, r1
 8014244:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014248:	f7ec f838 	bl	80002bc <__adddf3>
 801424c:	4682      	mov	sl, r0
 801424e:	468b      	mov	fp, r1
 8014250:	e755      	b.n	80140fe <_strtod_l+0x7ce>
 8014252:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014254:	ea13 0f0a 	tst.w	r3, sl
 8014258:	e7e9      	b.n	801422e <_strtod_l+0x8fe>
 801425a:	f7ff fb4c 	bl	80138f6 <sulp>
 801425e:	4602      	mov	r2, r0
 8014260:	460b      	mov	r3, r1
 8014262:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014266:	f7ec f827 	bl	80002b8 <__aeabi_dsub>
 801426a:	2200      	movs	r2, #0
 801426c:	2300      	movs	r3, #0
 801426e:	4682      	mov	sl, r0
 8014270:	468b      	mov	fp, r1
 8014272:	f7ec fc41 	bl	8000af8 <__aeabi_dcmpeq>
 8014276:	2800      	cmp	r0, #0
 8014278:	f47f ae11 	bne.w	8013e9e <_strtod_l+0x56e>
 801427c:	e73f      	b.n	80140fe <_strtod_l+0x7ce>
 801427e:	4641      	mov	r1, r8
 8014280:	4620      	mov	r0, r4
 8014282:	f002 fa10 	bl	80166a6 <__ratio>
 8014286:	ec57 6b10 	vmov	r6, r7, d0
 801428a:	2200      	movs	r2, #0
 801428c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014290:	ee10 0a10 	vmov	r0, s0
 8014294:	4639      	mov	r1, r7
 8014296:	f7ec fc43 	bl	8000b20 <__aeabi_dcmple>
 801429a:	2800      	cmp	r0, #0
 801429c:	d077      	beq.n	801438e <_strtod_l+0xa5e>
 801429e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	d04a      	beq.n	801433a <_strtod_l+0xa0a>
 80142a4:	4b68      	ldr	r3, [pc, #416]	; (8014448 <_strtod_l+0xb18>)
 80142a6:	2200      	movs	r2, #0
 80142a8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80142ac:	4f66      	ldr	r7, [pc, #408]	; (8014448 <_strtod_l+0xb18>)
 80142ae:	2600      	movs	r6, #0
 80142b0:	4b62      	ldr	r3, [pc, #392]	; (801443c <_strtod_l+0xb0c>)
 80142b2:	402b      	ands	r3, r5
 80142b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80142b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80142b8:	4b64      	ldr	r3, [pc, #400]	; (801444c <_strtod_l+0xb1c>)
 80142ba:	429a      	cmp	r2, r3
 80142bc:	f040 80ce 	bne.w	801445c <_strtod_l+0xb2c>
 80142c0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80142c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80142c8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80142cc:	ec4b ab10 	vmov	d0, sl, fp
 80142d0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80142d4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80142d8:	f002 f920 	bl	801651c <__ulp>
 80142dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80142e0:	ec53 2b10 	vmov	r2, r3, d0
 80142e4:	f7ec f9a0 	bl	8000628 <__aeabi_dmul>
 80142e8:	4652      	mov	r2, sl
 80142ea:	465b      	mov	r3, fp
 80142ec:	f7eb ffe6 	bl	80002bc <__adddf3>
 80142f0:	460b      	mov	r3, r1
 80142f2:	4952      	ldr	r1, [pc, #328]	; (801443c <_strtod_l+0xb0c>)
 80142f4:	4a56      	ldr	r2, [pc, #344]	; (8014450 <_strtod_l+0xb20>)
 80142f6:	4019      	ands	r1, r3
 80142f8:	4291      	cmp	r1, r2
 80142fa:	4682      	mov	sl, r0
 80142fc:	d95b      	bls.n	80143b6 <_strtod_l+0xa86>
 80142fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014300:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8014304:	4293      	cmp	r3, r2
 8014306:	d103      	bne.n	8014310 <_strtod_l+0x9e0>
 8014308:	9b08      	ldr	r3, [sp, #32]
 801430a:	3301      	adds	r3, #1
 801430c:	f43f ad2e 	beq.w	8013d6c <_strtod_l+0x43c>
 8014310:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8014440 <_strtod_l+0xb10>
 8014314:	f04f 3aff 	mov.w	sl, #4294967295
 8014318:	991c      	ldr	r1, [sp, #112]	; 0x70
 801431a:	4648      	mov	r0, r9
 801431c:	f001 fe66 	bl	8015fec <_Bfree>
 8014320:	9905      	ldr	r1, [sp, #20]
 8014322:	4648      	mov	r0, r9
 8014324:	f001 fe62 	bl	8015fec <_Bfree>
 8014328:	4641      	mov	r1, r8
 801432a:	4648      	mov	r0, r9
 801432c:	f001 fe5e 	bl	8015fec <_Bfree>
 8014330:	4621      	mov	r1, r4
 8014332:	4648      	mov	r0, r9
 8014334:	f001 fe5a 	bl	8015fec <_Bfree>
 8014338:	e619      	b.n	8013f6e <_strtod_l+0x63e>
 801433a:	f1ba 0f00 	cmp.w	sl, #0
 801433e:	d11a      	bne.n	8014376 <_strtod_l+0xa46>
 8014340:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014344:	b9eb      	cbnz	r3, 8014382 <_strtod_l+0xa52>
 8014346:	2200      	movs	r2, #0
 8014348:	4b3f      	ldr	r3, [pc, #252]	; (8014448 <_strtod_l+0xb18>)
 801434a:	4630      	mov	r0, r6
 801434c:	4639      	mov	r1, r7
 801434e:	f7ec fbdd 	bl	8000b0c <__aeabi_dcmplt>
 8014352:	b9c8      	cbnz	r0, 8014388 <_strtod_l+0xa58>
 8014354:	4630      	mov	r0, r6
 8014356:	4639      	mov	r1, r7
 8014358:	2200      	movs	r2, #0
 801435a:	4b3e      	ldr	r3, [pc, #248]	; (8014454 <_strtod_l+0xb24>)
 801435c:	f7ec f964 	bl	8000628 <__aeabi_dmul>
 8014360:	4606      	mov	r6, r0
 8014362:	460f      	mov	r7, r1
 8014364:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8014368:	9618      	str	r6, [sp, #96]	; 0x60
 801436a:	9319      	str	r3, [sp, #100]	; 0x64
 801436c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8014370:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014374:	e79c      	b.n	80142b0 <_strtod_l+0x980>
 8014376:	f1ba 0f01 	cmp.w	sl, #1
 801437a:	d102      	bne.n	8014382 <_strtod_l+0xa52>
 801437c:	2d00      	cmp	r5, #0
 801437e:	f43f ad8e 	beq.w	8013e9e <_strtod_l+0x56e>
 8014382:	2200      	movs	r2, #0
 8014384:	4b34      	ldr	r3, [pc, #208]	; (8014458 <_strtod_l+0xb28>)
 8014386:	e78f      	b.n	80142a8 <_strtod_l+0x978>
 8014388:	2600      	movs	r6, #0
 801438a:	4f32      	ldr	r7, [pc, #200]	; (8014454 <_strtod_l+0xb24>)
 801438c:	e7ea      	b.n	8014364 <_strtod_l+0xa34>
 801438e:	4b31      	ldr	r3, [pc, #196]	; (8014454 <_strtod_l+0xb24>)
 8014390:	4630      	mov	r0, r6
 8014392:	4639      	mov	r1, r7
 8014394:	2200      	movs	r2, #0
 8014396:	f7ec f947 	bl	8000628 <__aeabi_dmul>
 801439a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801439c:	4606      	mov	r6, r0
 801439e:	460f      	mov	r7, r1
 80143a0:	b933      	cbnz	r3, 80143b0 <_strtod_l+0xa80>
 80143a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80143a6:	9010      	str	r0, [sp, #64]	; 0x40
 80143a8:	9311      	str	r3, [sp, #68]	; 0x44
 80143aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80143ae:	e7df      	b.n	8014370 <_strtod_l+0xa40>
 80143b0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80143b4:	e7f9      	b.n	80143aa <_strtod_l+0xa7a>
 80143b6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80143ba:	9b04      	ldr	r3, [sp, #16]
 80143bc:	2b00      	cmp	r3, #0
 80143be:	d1ab      	bne.n	8014318 <_strtod_l+0x9e8>
 80143c0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80143c4:	0d1b      	lsrs	r3, r3, #20
 80143c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80143c8:	051b      	lsls	r3, r3, #20
 80143ca:	429a      	cmp	r2, r3
 80143cc:	465d      	mov	r5, fp
 80143ce:	d1a3      	bne.n	8014318 <_strtod_l+0x9e8>
 80143d0:	4639      	mov	r1, r7
 80143d2:	4630      	mov	r0, r6
 80143d4:	f7ec fbd8 	bl	8000b88 <__aeabi_d2iz>
 80143d8:	f7ec f8bc 	bl	8000554 <__aeabi_i2d>
 80143dc:	460b      	mov	r3, r1
 80143de:	4602      	mov	r2, r0
 80143e0:	4639      	mov	r1, r7
 80143e2:	4630      	mov	r0, r6
 80143e4:	f7eb ff68 	bl	80002b8 <__aeabi_dsub>
 80143e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80143ea:	4606      	mov	r6, r0
 80143ec:	460f      	mov	r7, r1
 80143ee:	b933      	cbnz	r3, 80143fe <_strtod_l+0xace>
 80143f0:	f1ba 0f00 	cmp.w	sl, #0
 80143f4:	d103      	bne.n	80143fe <_strtod_l+0xace>
 80143f6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80143fa:	2d00      	cmp	r5, #0
 80143fc:	d06d      	beq.n	80144da <_strtod_l+0xbaa>
 80143fe:	a30a      	add	r3, pc, #40	; (adr r3, 8014428 <_strtod_l+0xaf8>)
 8014400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014404:	4630      	mov	r0, r6
 8014406:	4639      	mov	r1, r7
 8014408:	f7ec fb80 	bl	8000b0c <__aeabi_dcmplt>
 801440c:	2800      	cmp	r0, #0
 801440e:	f47f acb8 	bne.w	8013d82 <_strtod_l+0x452>
 8014412:	a307      	add	r3, pc, #28	; (adr r3, 8014430 <_strtod_l+0xb00>)
 8014414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014418:	4630      	mov	r0, r6
 801441a:	4639      	mov	r1, r7
 801441c:	f7ec fb94 	bl	8000b48 <__aeabi_dcmpgt>
 8014420:	2800      	cmp	r0, #0
 8014422:	f43f af79 	beq.w	8014318 <_strtod_l+0x9e8>
 8014426:	e4ac      	b.n	8013d82 <_strtod_l+0x452>
 8014428:	94a03595 	.word	0x94a03595
 801442c:	3fdfffff 	.word	0x3fdfffff
 8014430:	35afe535 	.word	0x35afe535
 8014434:	3fe00000 	.word	0x3fe00000
 8014438:	000fffff 	.word	0x000fffff
 801443c:	7ff00000 	.word	0x7ff00000
 8014440:	7fefffff 	.word	0x7fefffff
 8014444:	39500000 	.word	0x39500000
 8014448:	3ff00000 	.word	0x3ff00000
 801444c:	7fe00000 	.word	0x7fe00000
 8014450:	7c9fffff 	.word	0x7c9fffff
 8014454:	3fe00000 	.word	0x3fe00000
 8014458:	bff00000 	.word	0xbff00000
 801445c:	9b04      	ldr	r3, [sp, #16]
 801445e:	b333      	cbz	r3, 80144ae <_strtod_l+0xb7e>
 8014460:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014462:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8014466:	d822      	bhi.n	80144ae <_strtod_l+0xb7e>
 8014468:	a327      	add	r3, pc, #156	; (adr r3, 8014508 <_strtod_l+0xbd8>)
 801446a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801446e:	4630      	mov	r0, r6
 8014470:	4639      	mov	r1, r7
 8014472:	f7ec fb55 	bl	8000b20 <__aeabi_dcmple>
 8014476:	b1a0      	cbz	r0, 80144a2 <_strtod_l+0xb72>
 8014478:	4639      	mov	r1, r7
 801447a:	4630      	mov	r0, r6
 801447c:	f7ec fbac 	bl	8000bd8 <__aeabi_d2uiz>
 8014480:	2800      	cmp	r0, #0
 8014482:	bf08      	it	eq
 8014484:	2001      	moveq	r0, #1
 8014486:	f7ec f855 	bl	8000534 <__aeabi_ui2d>
 801448a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801448c:	4606      	mov	r6, r0
 801448e:	460f      	mov	r7, r1
 8014490:	bb03      	cbnz	r3, 80144d4 <_strtod_l+0xba4>
 8014492:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014496:	9012      	str	r0, [sp, #72]	; 0x48
 8014498:	9313      	str	r3, [sp, #76]	; 0x4c
 801449a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801449e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80144a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80144a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80144a6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80144aa:	1a9b      	subs	r3, r3, r2
 80144ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80144ae:	ed9d 0b08 	vldr	d0, [sp, #32]
 80144b2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80144b6:	f002 f831 	bl	801651c <__ulp>
 80144ba:	4650      	mov	r0, sl
 80144bc:	ec53 2b10 	vmov	r2, r3, d0
 80144c0:	4659      	mov	r1, fp
 80144c2:	f7ec f8b1 	bl	8000628 <__aeabi_dmul>
 80144c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80144ca:	f7eb fef7 	bl	80002bc <__adddf3>
 80144ce:	4682      	mov	sl, r0
 80144d0:	468b      	mov	fp, r1
 80144d2:	e772      	b.n	80143ba <_strtod_l+0xa8a>
 80144d4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80144d8:	e7df      	b.n	801449a <_strtod_l+0xb6a>
 80144da:	a30d      	add	r3, pc, #52	; (adr r3, 8014510 <_strtod_l+0xbe0>)
 80144dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144e0:	f7ec fb14 	bl	8000b0c <__aeabi_dcmplt>
 80144e4:	e79c      	b.n	8014420 <_strtod_l+0xaf0>
 80144e6:	2300      	movs	r3, #0
 80144e8:	930d      	str	r3, [sp, #52]	; 0x34
 80144ea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80144ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80144ee:	6013      	str	r3, [r2, #0]
 80144f0:	f7ff ba61 	b.w	80139b6 <_strtod_l+0x86>
 80144f4:	2b65      	cmp	r3, #101	; 0x65
 80144f6:	f04f 0200 	mov.w	r2, #0
 80144fa:	f43f ab4e 	beq.w	8013b9a <_strtod_l+0x26a>
 80144fe:	2101      	movs	r1, #1
 8014500:	4614      	mov	r4, r2
 8014502:	9104      	str	r1, [sp, #16]
 8014504:	f7ff bacb 	b.w	8013a9e <_strtod_l+0x16e>
 8014508:	ffc00000 	.word	0xffc00000
 801450c:	41dfffff 	.word	0x41dfffff
 8014510:	94a03595 	.word	0x94a03595
 8014514:	3fcfffff 	.word	0x3fcfffff

08014518 <_strtod_r>:
 8014518:	4b05      	ldr	r3, [pc, #20]	; (8014530 <_strtod_r+0x18>)
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	b410      	push	{r4}
 801451e:	6a1b      	ldr	r3, [r3, #32]
 8014520:	4c04      	ldr	r4, [pc, #16]	; (8014534 <_strtod_r+0x1c>)
 8014522:	2b00      	cmp	r3, #0
 8014524:	bf08      	it	eq
 8014526:	4623      	moveq	r3, r4
 8014528:	f85d 4b04 	ldr.w	r4, [sp], #4
 801452c:	f7ff ba00 	b.w	8013930 <_strtod_l>
 8014530:	2000000c 	.word	0x2000000c
 8014534:	20000070 	.word	0x20000070

08014538 <_strtol_l.isra.0>:
 8014538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801453c:	4680      	mov	r8, r0
 801453e:	4689      	mov	r9, r1
 8014540:	4692      	mov	sl, r2
 8014542:	461e      	mov	r6, r3
 8014544:	460f      	mov	r7, r1
 8014546:	463d      	mov	r5, r7
 8014548:	9808      	ldr	r0, [sp, #32]
 801454a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801454e:	f001 fc67 	bl	8015e20 <__locale_ctype_ptr_l>
 8014552:	4420      	add	r0, r4
 8014554:	7843      	ldrb	r3, [r0, #1]
 8014556:	f013 0308 	ands.w	r3, r3, #8
 801455a:	d132      	bne.n	80145c2 <_strtol_l.isra.0+0x8a>
 801455c:	2c2d      	cmp	r4, #45	; 0x2d
 801455e:	d132      	bne.n	80145c6 <_strtol_l.isra.0+0x8e>
 8014560:	787c      	ldrb	r4, [r7, #1]
 8014562:	1cbd      	adds	r5, r7, #2
 8014564:	2201      	movs	r2, #1
 8014566:	2e00      	cmp	r6, #0
 8014568:	d05d      	beq.n	8014626 <_strtol_l.isra.0+0xee>
 801456a:	2e10      	cmp	r6, #16
 801456c:	d109      	bne.n	8014582 <_strtol_l.isra.0+0x4a>
 801456e:	2c30      	cmp	r4, #48	; 0x30
 8014570:	d107      	bne.n	8014582 <_strtol_l.isra.0+0x4a>
 8014572:	782b      	ldrb	r3, [r5, #0]
 8014574:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014578:	2b58      	cmp	r3, #88	; 0x58
 801457a:	d14f      	bne.n	801461c <_strtol_l.isra.0+0xe4>
 801457c:	786c      	ldrb	r4, [r5, #1]
 801457e:	2610      	movs	r6, #16
 8014580:	3502      	adds	r5, #2
 8014582:	2a00      	cmp	r2, #0
 8014584:	bf14      	ite	ne
 8014586:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801458a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801458e:	2700      	movs	r7, #0
 8014590:	fbb1 fcf6 	udiv	ip, r1, r6
 8014594:	4638      	mov	r0, r7
 8014596:	fb06 1e1c 	mls	lr, r6, ip, r1
 801459a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801459e:	2b09      	cmp	r3, #9
 80145a0:	d817      	bhi.n	80145d2 <_strtol_l.isra.0+0x9a>
 80145a2:	461c      	mov	r4, r3
 80145a4:	42a6      	cmp	r6, r4
 80145a6:	dd23      	ble.n	80145f0 <_strtol_l.isra.0+0xb8>
 80145a8:	1c7b      	adds	r3, r7, #1
 80145aa:	d007      	beq.n	80145bc <_strtol_l.isra.0+0x84>
 80145ac:	4584      	cmp	ip, r0
 80145ae:	d31c      	bcc.n	80145ea <_strtol_l.isra.0+0xb2>
 80145b0:	d101      	bne.n	80145b6 <_strtol_l.isra.0+0x7e>
 80145b2:	45a6      	cmp	lr, r4
 80145b4:	db19      	blt.n	80145ea <_strtol_l.isra.0+0xb2>
 80145b6:	fb00 4006 	mla	r0, r0, r6, r4
 80145ba:	2701      	movs	r7, #1
 80145bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80145c0:	e7eb      	b.n	801459a <_strtol_l.isra.0+0x62>
 80145c2:	462f      	mov	r7, r5
 80145c4:	e7bf      	b.n	8014546 <_strtol_l.isra.0+0xe>
 80145c6:	2c2b      	cmp	r4, #43	; 0x2b
 80145c8:	bf04      	itt	eq
 80145ca:	1cbd      	addeq	r5, r7, #2
 80145cc:	787c      	ldrbeq	r4, [r7, #1]
 80145ce:	461a      	mov	r2, r3
 80145d0:	e7c9      	b.n	8014566 <_strtol_l.isra.0+0x2e>
 80145d2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80145d6:	2b19      	cmp	r3, #25
 80145d8:	d801      	bhi.n	80145de <_strtol_l.isra.0+0xa6>
 80145da:	3c37      	subs	r4, #55	; 0x37
 80145dc:	e7e2      	b.n	80145a4 <_strtol_l.isra.0+0x6c>
 80145de:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80145e2:	2b19      	cmp	r3, #25
 80145e4:	d804      	bhi.n	80145f0 <_strtol_l.isra.0+0xb8>
 80145e6:	3c57      	subs	r4, #87	; 0x57
 80145e8:	e7dc      	b.n	80145a4 <_strtol_l.isra.0+0x6c>
 80145ea:	f04f 37ff 	mov.w	r7, #4294967295
 80145ee:	e7e5      	b.n	80145bc <_strtol_l.isra.0+0x84>
 80145f0:	1c7b      	adds	r3, r7, #1
 80145f2:	d108      	bne.n	8014606 <_strtol_l.isra.0+0xce>
 80145f4:	2322      	movs	r3, #34	; 0x22
 80145f6:	f8c8 3000 	str.w	r3, [r8]
 80145fa:	4608      	mov	r0, r1
 80145fc:	f1ba 0f00 	cmp.w	sl, #0
 8014600:	d107      	bne.n	8014612 <_strtol_l.isra.0+0xda>
 8014602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014606:	b102      	cbz	r2, 801460a <_strtol_l.isra.0+0xd2>
 8014608:	4240      	negs	r0, r0
 801460a:	f1ba 0f00 	cmp.w	sl, #0
 801460e:	d0f8      	beq.n	8014602 <_strtol_l.isra.0+0xca>
 8014610:	b10f      	cbz	r7, 8014616 <_strtol_l.isra.0+0xde>
 8014612:	f105 39ff 	add.w	r9, r5, #4294967295
 8014616:	f8ca 9000 	str.w	r9, [sl]
 801461a:	e7f2      	b.n	8014602 <_strtol_l.isra.0+0xca>
 801461c:	2430      	movs	r4, #48	; 0x30
 801461e:	2e00      	cmp	r6, #0
 8014620:	d1af      	bne.n	8014582 <_strtol_l.isra.0+0x4a>
 8014622:	2608      	movs	r6, #8
 8014624:	e7ad      	b.n	8014582 <_strtol_l.isra.0+0x4a>
 8014626:	2c30      	cmp	r4, #48	; 0x30
 8014628:	d0a3      	beq.n	8014572 <_strtol_l.isra.0+0x3a>
 801462a:	260a      	movs	r6, #10
 801462c:	e7a9      	b.n	8014582 <_strtol_l.isra.0+0x4a>
	...

08014630 <_strtol_r>:
 8014630:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014632:	4c06      	ldr	r4, [pc, #24]	; (801464c <_strtol_r+0x1c>)
 8014634:	4d06      	ldr	r5, [pc, #24]	; (8014650 <_strtol_r+0x20>)
 8014636:	6824      	ldr	r4, [r4, #0]
 8014638:	6a24      	ldr	r4, [r4, #32]
 801463a:	2c00      	cmp	r4, #0
 801463c:	bf08      	it	eq
 801463e:	462c      	moveq	r4, r5
 8014640:	9400      	str	r4, [sp, #0]
 8014642:	f7ff ff79 	bl	8014538 <_strtol_l.isra.0>
 8014646:	b003      	add	sp, #12
 8014648:	bd30      	pop	{r4, r5, pc}
 801464a:	bf00      	nop
 801464c:	2000000c 	.word	0x2000000c
 8014650:	20000070 	.word	0x20000070

08014654 <_vsiprintf_r>:
 8014654:	b500      	push	{lr}
 8014656:	b09b      	sub	sp, #108	; 0x6c
 8014658:	9100      	str	r1, [sp, #0]
 801465a:	9104      	str	r1, [sp, #16]
 801465c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014660:	9105      	str	r1, [sp, #20]
 8014662:	9102      	str	r1, [sp, #8]
 8014664:	4905      	ldr	r1, [pc, #20]	; (801467c <_vsiprintf_r+0x28>)
 8014666:	9103      	str	r1, [sp, #12]
 8014668:	4669      	mov	r1, sp
 801466a:	f002 f99b 	bl	80169a4 <_svfiprintf_r>
 801466e:	9b00      	ldr	r3, [sp, #0]
 8014670:	2200      	movs	r2, #0
 8014672:	701a      	strb	r2, [r3, #0]
 8014674:	b01b      	add	sp, #108	; 0x6c
 8014676:	f85d fb04 	ldr.w	pc, [sp], #4
 801467a:	bf00      	nop
 801467c:	ffff0208 	.word	0xffff0208

08014680 <vsiprintf>:
 8014680:	4613      	mov	r3, r2
 8014682:	460a      	mov	r2, r1
 8014684:	4601      	mov	r1, r0
 8014686:	4802      	ldr	r0, [pc, #8]	; (8014690 <vsiprintf+0x10>)
 8014688:	6800      	ldr	r0, [r0, #0]
 801468a:	f7ff bfe3 	b.w	8014654 <_vsiprintf_r>
 801468e:	bf00      	nop
 8014690:	2000000c 	.word	0x2000000c

08014694 <__swbuf_r>:
 8014694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014696:	460e      	mov	r6, r1
 8014698:	4614      	mov	r4, r2
 801469a:	4605      	mov	r5, r0
 801469c:	b118      	cbz	r0, 80146a6 <__swbuf_r+0x12>
 801469e:	6983      	ldr	r3, [r0, #24]
 80146a0:	b90b      	cbnz	r3, 80146a6 <__swbuf_r+0x12>
 80146a2:	f001 f80d 	bl	80156c0 <__sinit>
 80146a6:	4b21      	ldr	r3, [pc, #132]	; (801472c <__swbuf_r+0x98>)
 80146a8:	429c      	cmp	r4, r3
 80146aa:	d12a      	bne.n	8014702 <__swbuf_r+0x6e>
 80146ac:	686c      	ldr	r4, [r5, #4]
 80146ae:	69a3      	ldr	r3, [r4, #24]
 80146b0:	60a3      	str	r3, [r4, #8]
 80146b2:	89a3      	ldrh	r3, [r4, #12]
 80146b4:	071a      	lsls	r2, r3, #28
 80146b6:	d52e      	bpl.n	8014716 <__swbuf_r+0x82>
 80146b8:	6923      	ldr	r3, [r4, #16]
 80146ba:	b363      	cbz	r3, 8014716 <__swbuf_r+0x82>
 80146bc:	6923      	ldr	r3, [r4, #16]
 80146be:	6820      	ldr	r0, [r4, #0]
 80146c0:	1ac0      	subs	r0, r0, r3
 80146c2:	6963      	ldr	r3, [r4, #20]
 80146c4:	b2f6      	uxtb	r6, r6
 80146c6:	4283      	cmp	r3, r0
 80146c8:	4637      	mov	r7, r6
 80146ca:	dc04      	bgt.n	80146d6 <__swbuf_r+0x42>
 80146cc:	4621      	mov	r1, r4
 80146ce:	4628      	mov	r0, r5
 80146d0:	f000 ff8c 	bl	80155ec <_fflush_r>
 80146d4:	bb28      	cbnz	r0, 8014722 <__swbuf_r+0x8e>
 80146d6:	68a3      	ldr	r3, [r4, #8]
 80146d8:	3b01      	subs	r3, #1
 80146da:	60a3      	str	r3, [r4, #8]
 80146dc:	6823      	ldr	r3, [r4, #0]
 80146de:	1c5a      	adds	r2, r3, #1
 80146e0:	6022      	str	r2, [r4, #0]
 80146e2:	701e      	strb	r6, [r3, #0]
 80146e4:	6963      	ldr	r3, [r4, #20]
 80146e6:	3001      	adds	r0, #1
 80146e8:	4283      	cmp	r3, r0
 80146ea:	d004      	beq.n	80146f6 <__swbuf_r+0x62>
 80146ec:	89a3      	ldrh	r3, [r4, #12]
 80146ee:	07db      	lsls	r3, r3, #31
 80146f0:	d519      	bpl.n	8014726 <__swbuf_r+0x92>
 80146f2:	2e0a      	cmp	r6, #10
 80146f4:	d117      	bne.n	8014726 <__swbuf_r+0x92>
 80146f6:	4621      	mov	r1, r4
 80146f8:	4628      	mov	r0, r5
 80146fa:	f000 ff77 	bl	80155ec <_fflush_r>
 80146fe:	b190      	cbz	r0, 8014726 <__swbuf_r+0x92>
 8014700:	e00f      	b.n	8014722 <__swbuf_r+0x8e>
 8014702:	4b0b      	ldr	r3, [pc, #44]	; (8014730 <__swbuf_r+0x9c>)
 8014704:	429c      	cmp	r4, r3
 8014706:	d101      	bne.n	801470c <__swbuf_r+0x78>
 8014708:	68ac      	ldr	r4, [r5, #8]
 801470a:	e7d0      	b.n	80146ae <__swbuf_r+0x1a>
 801470c:	4b09      	ldr	r3, [pc, #36]	; (8014734 <__swbuf_r+0xa0>)
 801470e:	429c      	cmp	r4, r3
 8014710:	bf08      	it	eq
 8014712:	68ec      	ldreq	r4, [r5, #12]
 8014714:	e7cb      	b.n	80146ae <__swbuf_r+0x1a>
 8014716:	4621      	mov	r1, r4
 8014718:	4628      	mov	r0, r5
 801471a:	f000 f81f 	bl	801475c <__swsetup_r>
 801471e:	2800      	cmp	r0, #0
 8014720:	d0cc      	beq.n	80146bc <__swbuf_r+0x28>
 8014722:	f04f 37ff 	mov.w	r7, #4294967295
 8014726:	4638      	mov	r0, r7
 8014728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801472a:	bf00      	nop
 801472c:	08017f40 	.word	0x08017f40
 8014730:	08017f60 	.word	0x08017f60
 8014734:	08017f20 	.word	0x08017f20

08014738 <_write_r>:
 8014738:	b538      	push	{r3, r4, r5, lr}
 801473a:	4c07      	ldr	r4, [pc, #28]	; (8014758 <_write_r+0x20>)
 801473c:	4605      	mov	r5, r0
 801473e:	4608      	mov	r0, r1
 8014740:	4611      	mov	r1, r2
 8014742:	2200      	movs	r2, #0
 8014744:	6022      	str	r2, [r4, #0]
 8014746:	461a      	mov	r2, r3
 8014748:	f7ef fab1 	bl	8003cae <_write>
 801474c:	1c43      	adds	r3, r0, #1
 801474e:	d102      	bne.n	8014756 <_write_r+0x1e>
 8014750:	6823      	ldr	r3, [r4, #0]
 8014752:	b103      	cbz	r3, 8014756 <_write_r+0x1e>
 8014754:	602b      	str	r3, [r5, #0]
 8014756:	bd38      	pop	{r3, r4, r5, pc}
 8014758:	2002faf4 	.word	0x2002faf4

0801475c <__swsetup_r>:
 801475c:	4b32      	ldr	r3, [pc, #200]	; (8014828 <__swsetup_r+0xcc>)
 801475e:	b570      	push	{r4, r5, r6, lr}
 8014760:	681d      	ldr	r5, [r3, #0]
 8014762:	4606      	mov	r6, r0
 8014764:	460c      	mov	r4, r1
 8014766:	b125      	cbz	r5, 8014772 <__swsetup_r+0x16>
 8014768:	69ab      	ldr	r3, [r5, #24]
 801476a:	b913      	cbnz	r3, 8014772 <__swsetup_r+0x16>
 801476c:	4628      	mov	r0, r5
 801476e:	f000 ffa7 	bl	80156c0 <__sinit>
 8014772:	4b2e      	ldr	r3, [pc, #184]	; (801482c <__swsetup_r+0xd0>)
 8014774:	429c      	cmp	r4, r3
 8014776:	d10f      	bne.n	8014798 <__swsetup_r+0x3c>
 8014778:	686c      	ldr	r4, [r5, #4]
 801477a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801477e:	b29a      	uxth	r2, r3
 8014780:	0715      	lsls	r5, r2, #28
 8014782:	d42c      	bmi.n	80147de <__swsetup_r+0x82>
 8014784:	06d0      	lsls	r0, r2, #27
 8014786:	d411      	bmi.n	80147ac <__swsetup_r+0x50>
 8014788:	2209      	movs	r2, #9
 801478a:	6032      	str	r2, [r6, #0]
 801478c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014790:	81a3      	strh	r3, [r4, #12]
 8014792:	f04f 30ff 	mov.w	r0, #4294967295
 8014796:	e03e      	b.n	8014816 <__swsetup_r+0xba>
 8014798:	4b25      	ldr	r3, [pc, #148]	; (8014830 <__swsetup_r+0xd4>)
 801479a:	429c      	cmp	r4, r3
 801479c:	d101      	bne.n	80147a2 <__swsetup_r+0x46>
 801479e:	68ac      	ldr	r4, [r5, #8]
 80147a0:	e7eb      	b.n	801477a <__swsetup_r+0x1e>
 80147a2:	4b24      	ldr	r3, [pc, #144]	; (8014834 <__swsetup_r+0xd8>)
 80147a4:	429c      	cmp	r4, r3
 80147a6:	bf08      	it	eq
 80147a8:	68ec      	ldreq	r4, [r5, #12]
 80147aa:	e7e6      	b.n	801477a <__swsetup_r+0x1e>
 80147ac:	0751      	lsls	r1, r2, #29
 80147ae:	d512      	bpl.n	80147d6 <__swsetup_r+0x7a>
 80147b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80147b2:	b141      	cbz	r1, 80147c6 <__swsetup_r+0x6a>
 80147b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80147b8:	4299      	cmp	r1, r3
 80147ba:	d002      	beq.n	80147c2 <__swsetup_r+0x66>
 80147bc:	4630      	mov	r0, r6
 80147be:	f001 ffef 	bl	80167a0 <_free_r>
 80147c2:	2300      	movs	r3, #0
 80147c4:	6363      	str	r3, [r4, #52]	; 0x34
 80147c6:	89a3      	ldrh	r3, [r4, #12]
 80147c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80147cc:	81a3      	strh	r3, [r4, #12]
 80147ce:	2300      	movs	r3, #0
 80147d0:	6063      	str	r3, [r4, #4]
 80147d2:	6923      	ldr	r3, [r4, #16]
 80147d4:	6023      	str	r3, [r4, #0]
 80147d6:	89a3      	ldrh	r3, [r4, #12]
 80147d8:	f043 0308 	orr.w	r3, r3, #8
 80147dc:	81a3      	strh	r3, [r4, #12]
 80147de:	6923      	ldr	r3, [r4, #16]
 80147e0:	b94b      	cbnz	r3, 80147f6 <__swsetup_r+0x9a>
 80147e2:	89a3      	ldrh	r3, [r4, #12]
 80147e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80147e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80147ec:	d003      	beq.n	80147f6 <__swsetup_r+0x9a>
 80147ee:	4621      	mov	r1, r4
 80147f0:	4630      	mov	r0, r6
 80147f2:	f001 fb6d 	bl	8015ed0 <__smakebuf_r>
 80147f6:	89a2      	ldrh	r2, [r4, #12]
 80147f8:	f012 0301 	ands.w	r3, r2, #1
 80147fc:	d00c      	beq.n	8014818 <__swsetup_r+0xbc>
 80147fe:	2300      	movs	r3, #0
 8014800:	60a3      	str	r3, [r4, #8]
 8014802:	6963      	ldr	r3, [r4, #20]
 8014804:	425b      	negs	r3, r3
 8014806:	61a3      	str	r3, [r4, #24]
 8014808:	6923      	ldr	r3, [r4, #16]
 801480a:	b953      	cbnz	r3, 8014822 <__swsetup_r+0xc6>
 801480c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014810:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8014814:	d1ba      	bne.n	801478c <__swsetup_r+0x30>
 8014816:	bd70      	pop	{r4, r5, r6, pc}
 8014818:	0792      	lsls	r2, r2, #30
 801481a:	bf58      	it	pl
 801481c:	6963      	ldrpl	r3, [r4, #20]
 801481e:	60a3      	str	r3, [r4, #8]
 8014820:	e7f2      	b.n	8014808 <__swsetup_r+0xac>
 8014822:	2000      	movs	r0, #0
 8014824:	e7f7      	b.n	8014816 <__swsetup_r+0xba>
 8014826:	bf00      	nop
 8014828:	2000000c 	.word	0x2000000c
 801482c:	08017f40 	.word	0x08017f40
 8014830:	08017f60 	.word	0x08017f60
 8014834:	08017f20 	.word	0x08017f20

08014838 <_close_r>:
 8014838:	b538      	push	{r3, r4, r5, lr}
 801483a:	4c06      	ldr	r4, [pc, #24]	; (8014854 <_close_r+0x1c>)
 801483c:	2300      	movs	r3, #0
 801483e:	4605      	mov	r5, r0
 8014840:	4608      	mov	r0, r1
 8014842:	6023      	str	r3, [r4, #0]
 8014844:	f7f0 ff99 	bl	800577a <_close>
 8014848:	1c43      	adds	r3, r0, #1
 801484a:	d102      	bne.n	8014852 <_close_r+0x1a>
 801484c:	6823      	ldr	r3, [r4, #0]
 801484e:	b103      	cbz	r3, 8014852 <_close_r+0x1a>
 8014850:	602b      	str	r3, [r5, #0]
 8014852:	bd38      	pop	{r3, r4, r5, pc}
 8014854:	2002faf4 	.word	0x2002faf4

08014858 <quorem>:
 8014858:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801485c:	6903      	ldr	r3, [r0, #16]
 801485e:	690c      	ldr	r4, [r1, #16]
 8014860:	42a3      	cmp	r3, r4
 8014862:	4680      	mov	r8, r0
 8014864:	f2c0 8082 	blt.w	801496c <quorem+0x114>
 8014868:	3c01      	subs	r4, #1
 801486a:	f101 0714 	add.w	r7, r1, #20
 801486e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014872:	f100 0614 	add.w	r6, r0, #20
 8014876:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801487a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801487e:	eb06 030c 	add.w	r3, r6, ip
 8014882:	3501      	adds	r5, #1
 8014884:	eb07 090c 	add.w	r9, r7, ip
 8014888:	9301      	str	r3, [sp, #4]
 801488a:	fbb0 f5f5 	udiv	r5, r0, r5
 801488e:	b395      	cbz	r5, 80148f6 <quorem+0x9e>
 8014890:	f04f 0a00 	mov.w	sl, #0
 8014894:	4638      	mov	r0, r7
 8014896:	46b6      	mov	lr, r6
 8014898:	46d3      	mov	fp, sl
 801489a:	f850 2b04 	ldr.w	r2, [r0], #4
 801489e:	b293      	uxth	r3, r2
 80148a0:	fb05 a303 	mla	r3, r5, r3, sl
 80148a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80148a8:	b29b      	uxth	r3, r3
 80148aa:	ebab 0303 	sub.w	r3, fp, r3
 80148ae:	0c12      	lsrs	r2, r2, #16
 80148b0:	f8de b000 	ldr.w	fp, [lr]
 80148b4:	fb05 a202 	mla	r2, r5, r2, sl
 80148b8:	fa13 f38b 	uxtah	r3, r3, fp
 80148bc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80148c0:	fa1f fb82 	uxth.w	fp, r2
 80148c4:	f8de 2000 	ldr.w	r2, [lr]
 80148c8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80148cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80148d0:	b29b      	uxth	r3, r3
 80148d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80148d6:	4581      	cmp	r9, r0
 80148d8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80148dc:	f84e 3b04 	str.w	r3, [lr], #4
 80148e0:	d2db      	bcs.n	801489a <quorem+0x42>
 80148e2:	f856 300c 	ldr.w	r3, [r6, ip]
 80148e6:	b933      	cbnz	r3, 80148f6 <quorem+0x9e>
 80148e8:	9b01      	ldr	r3, [sp, #4]
 80148ea:	3b04      	subs	r3, #4
 80148ec:	429e      	cmp	r6, r3
 80148ee:	461a      	mov	r2, r3
 80148f0:	d330      	bcc.n	8014954 <quorem+0xfc>
 80148f2:	f8c8 4010 	str.w	r4, [r8, #16]
 80148f6:	4640      	mov	r0, r8
 80148f8:	f001 fd98 	bl	801642c <__mcmp>
 80148fc:	2800      	cmp	r0, #0
 80148fe:	db25      	blt.n	801494c <quorem+0xf4>
 8014900:	3501      	adds	r5, #1
 8014902:	4630      	mov	r0, r6
 8014904:	f04f 0c00 	mov.w	ip, #0
 8014908:	f857 2b04 	ldr.w	r2, [r7], #4
 801490c:	f8d0 e000 	ldr.w	lr, [r0]
 8014910:	b293      	uxth	r3, r2
 8014912:	ebac 0303 	sub.w	r3, ip, r3
 8014916:	0c12      	lsrs	r2, r2, #16
 8014918:	fa13 f38e 	uxtah	r3, r3, lr
 801491c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014920:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014924:	b29b      	uxth	r3, r3
 8014926:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801492a:	45b9      	cmp	r9, r7
 801492c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014930:	f840 3b04 	str.w	r3, [r0], #4
 8014934:	d2e8      	bcs.n	8014908 <quorem+0xb0>
 8014936:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801493a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801493e:	b92a      	cbnz	r2, 801494c <quorem+0xf4>
 8014940:	3b04      	subs	r3, #4
 8014942:	429e      	cmp	r6, r3
 8014944:	461a      	mov	r2, r3
 8014946:	d30b      	bcc.n	8014960 <quorem+0x108>
 8014948:	f8c8 4010 	str.w	r4, [r8, #16]
 801494c:	4628      	mov	r0, r5
 801494e:	b003      	add	sp, #12
 8014950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014954:	6812      	ldr	r2, [r2, #0]
 8014956:	3b04      	subs	r3, #4
 8014958:	2a00      	cmp	r2, #0
 801495a:	d1ca      	bne.n	80148f2 <quorem+0x9a>
 801495c:	3c01      	subs	r4, #1
 801495e:	e7c5      	b.n	80148ec <quorem+0x94>
 8014960:	6812      	ldr	r2, [r2, #0]
 8014962:	3b04      	subs	r3, #4
 8014964:	2a00      	cmp	r2, #0
 8014966:	d1ef      	bne.n	8014948 <quorem+0xf0>
 8014968:	3c01      	subs	r4, #1
 801496a:	e7ea      	b.n	8014942 <quorem+0xea>
 801496c:	2000      	movs	r0, #0
 801496e:	e7ee      	b.n	801494e <quorem+0xf6>

08014970 <_dtoa_r>:
 8014970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014974:	ec57 6b10 	vmov	r6, r7, d0
 8014978:	b097      	sub	sp, #92	; 0x5c
 801497a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801497c:	9106      	str	r1, [sp, #24]
 801497e:	4604      	mov	r4, r0
 8014980:	920b      	str	r2, [sp, #44]	; 0x2c
 8014982:	9312      	str	r3, [sp, #72]	; 0x48
 8014984:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014988:	e9cd 6700 	strd	r6, r7, [sp]
 801498c:	b93d      	cbnz	r5, 801499e <_dtoa_r+0x2e>
 801498e:	2010      	movs	r0, #16
 8014990:	f001 fade 	bl	8015f50 <malloc>
 8014994:	6260      	str	r0, [r4, #36]	; 0x24
 8014996:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801499a:	6005      	str	r5, [r0, #0]
 801499c:	60c5      	str	r5, [r0, #12]
 801499e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80149a0:	6819      	ldr	r1, [r3, #0]
 80149a2:	b151      	cbz	r1, 80149ba <_dtoa_r+0x4a>
 80149a4:	685a      	ldr	r2, [r3, #4]
 80149a6:	604a      	str	r2, [r1, #4]
 80149a8:	2301      	movs	r3, #1
 80149aa:	4093      	lsls	r3, r2
 80149ac:	608b      	str	r3, [r1, #8]
 80149ae:	4620      	mov	r0, r4
 80149b0:	f001 fb1c 	bl	8015fec <_Bfree>
 80149b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80149b6:	2200      	movs	r2, #0
 80149b8:	601a      	str	r2, [r3, #0]
 80149ba:	1e3b      	subs	r3, r7, #0
 80149bc:	bfbb      	ittet	lt
 80149be:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80149c2:	9301      	strlt	r3, [sp, #4]
 80149c4:	2300      	movge	r3, #0
 80149c6:	2201      	movlt	r2, #1
 80149c8:	bfac      	ite	ge
 80149ca:	f8c8 3000 	strge.w	r3, [r8]
 80149ce:	f8c8 2000 	strlt.w	r2, [r8]
 80149d2:	4baf      	ldr	r3, [pc, #700]	; (8014c90 <_dtoa_r+0x320>)
 80149d4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80149d8:	ea33 0308 	bics.w	r3, r3, r8
 80149dc:	d114      	bne.n	8014a08 <_dtoa_r+0x98>
 80149de:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80149e0:	f242 730f 	movw	r3, #9999	; 0x270f
 80149e4:	6013      	str	r3, [r2, #0]
 80149e6:	9b00      	ldr	r3, [sp, #0]
 80149e8:	b923      	cbnz	r3, 80149f4 <_dtoa_r+0x84>
 80149ea:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80149ee:	2800      	cmp	r0, #0
 80149f0:	f000 8542 	beq.w	8015478 <_dtoa_r+0xb08>
 80149f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80149f6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8014ca4 <_dtoa_r+0x334>
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	f000 8544 	beq.w	8015488 <_dtoa_r+0xb18>
 8014a00:	f10b 0303 	add.w	r3, fp, #3
 8014a04:	f000 bd3e 	b.w	8015484 <_dtoa_r+0xb14>
 8014a08:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014a0c:	2200      	movs	r2, #0
 8014a0e:	2300      	movs	r3, #0
 8014a10:	4630      	mov	r0, r6
 8014a12:	4639      	mov	r1, r7
 8014a14:	f7ec f870 	bl	8000af8 <__aeabi_dcmpeq>
 8014a18:	4681      	mov	r9, r0
 8014a1a:	b168      	cbz	r0, 8014a38 <_dtoa_r+0xc8>
 8014a1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014a1e:	2301      	movs	r3, #1
 8014a20:	6013      	str	r3, [r2, #0]
 8014a22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	f000 8524 	beq.w	8015472 <_dtoa_r+0xb02>
 8014a2a:	4b9a      	ldr	r3, [pc, #616]	; (8014c94 <_dtoa_r+0x324>)
 8014a2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014a2e:	f103 3bff 	add.w	fp, r3, #4294967295
 8014a32:	6013      	str	r3, [r2, #0]
 8014a34:	f000 bd28 	b.w	8015488 <_dtoa_r+0xb18>
 8014a38:	aa14      	add	r2, sp, #80	; 0x50
 8014a3a:	a915      	add	r1, sp, #84	; 0x54
 8014a3c:	ec47 6b10 	vmov	d0, r6, r7
 8014a40:	4620      	mov	r0, r4
 8014a42:	f001 fde1 	bl	8016608 <__d2b>
 8014a46:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8014a4a:	9004      	str	r0, [sp, #16]
 8014a4c:	2d00      	cmp	r5, #0
 8014a4e:	d07c      	beq.n	8014b4a <_dtoa_r+0x1da>
 8014a50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014a54:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8014a58:	46b2      	mov	sl, r6
 8014a5a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8014a5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014a62:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8014a66:	2200      	movs	r2, #0
 8014a68:	4b8b      	ldr	r3, [pc, #556]	; (8014c98 <_dtoa_r+0x328>)
 8014a6a:	4650      	mov	r0, sl
 8014a6c:	4659      	mov	r1, fp
 8014a6e:	f7eb fc23 	bl	80002b8 <__aeabi_dsub>
 8014a72:	a381      	add	r3, pc, #516	; (adr r3, 8014c78 <_dtoa_r+0x308>)
 8014a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a78:	f7eb fdd6 	bl	8000628 <__aeabi_dmul>
 8014a7c:	a380      	add	r3, pc, #512	; (adr r3, 8014c80 <_dtoa_r+0x310>)
 8014a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a82:	f7eb fc1b 	bl	80002bc <__adddf3>
 8014a86:	4606      	mov	r6, r0
 8014a88:	4628      	mov	r0, r5
 8014a8a:	460f      	mov	r7, r1
 8014a8c:	f7eb fd62 	bl	8000554 <__aeabi_i2d>
 8014a90:	a37d      	add	r3, pc, #500	; (adr r3, 8014c88 <_dtoa_r+0x318>)
 8014a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a96:	f7eb fdc7 	bl	8000628 <__aeabi_dmul>
 8014a9a:	4602      	mov	r2, r0
 8014a9c:	460b      	mov	r3, r1
 8014a9e:	4630      	mov	r0, r6
 8014aa0:	4639      	mov	r1, r7
 8014aa2:	f7eb fc0b 	bl	80002bc <__adddf3>
 8014aa6:	4606      	mov	r6, r0
 8014aa8:	460f      	mov	r7, r1
 8014aaa:	f7ec f86d 	bl	8000b88 <__aeabi_d2iz>
 8014aae:	2200      	movs	r2, #0
 8014ab0:	4682      	mov	sl, r0
 8014ab2:	2300      	movs	r3, #0
 8014ab4:	4630      	mov	r0, r6
 8014ab6:	4639      	mov	r1, r7
 8014ab8:	f7ec f828 	bl	8000b0c <__aeabi_dcmplt>
 8014abc:	b148      	cbz	r0, 8014ad2 <_dtoa_r+0x162>
 8014abe:	4650      	mov	r0, sl
 8014ac0:	f7eb fd48 	bl	8000554 <__aeabi_i2d>
 8014ac4:	4632      	mov	r2, r6
 8014ac6:	463b      	mov	r3, r7
 8014ac8:	f7ec f816 	bl	8000af8 <__aeabi_dcmpeq>
 8014acc:	b908      	cbnz	r0, 8014ad2 <_dtoa_r+0x162>
 8014ace:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014ad2:	f1ba 0f16 	cmp.w	sl, #22
 8014ad6:	d859      	bhi.n	8014b8c <_dtoa_r+0x21c>
 8014ad8:	4970      	ldr	r1, [pc, #448]	; (8014c9c <_dtoa_r+0x32c>)
 8014ada:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014ade:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014ae2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014ae6:	f7ec f82f 	bl	8000b48 <__aeabi_dcmpgt>
 8014aea:	2800      	cmp	r0, #0
 8014aec:	d050      	beq.n	8014b90 <_dtoa_r+0x220>
 8014aee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014af2:	2300      	movs	r3, #0
 8014af4:	930f      	str	r3, [sp, #60]	; 0x3c
 8014af6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014af8:	1b5d      	subs	r5, r3, r5
 8014afa:	f1b5 0801 	subs.w	r8, r5, #1
 8014afe:	bf49      	itett	mi
 8014b00:	f1c5 0301 	rsbmi	r3, r5, #1
 8014b04:	2300      	movpl	r3, #0
 8014b06:	9305      	strmi	r3, [sp, #20]
 8014b08:	f04f 0800 	movmi.w	r8, #0
 8014b0c:	bf58      	it	pl
 8014b0e:	9305      	strpl	r3, [sp, #20]
 8014b10:	f1ba 0f00 	cmp.w	sl, #0
 8014b14:	db3e      	blt.n	8014b94 <_dtoa_r+0x224>
 8014b16:	2300      	movs	r3, #0
 8014b18:	44d0      	add	r8, sl
 8014b1a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8014b1e:	9307      	str	r3, [sp, #28]
 8014b20:	9b06      	ldr	r3, [sp, #24]
 8014b22:	2b09      	cmp	r3, #9
 8014b24:	f200 8090 	bhi.w	8014c48 <_dtoa_r+0x2d8>
 8014b28:	2b05      	cmp	r3, #5
 8014b2a:	bfc4      	itt	gt
 8014b2c:	3b04      	subgt	r3, #4
 8014b2e:	9306      	strgt	r3, [sp, #24]
 8014b30:	9b06      	ldr	r3, [sp, #24]
 8014b32:	f1a3 0302 	sub.w	r3, r3, #2
 8014b36:	bfcc      	ite	gt
 8014b38:	2500      	movgt	r5, #0
 8014b3a:	2501      	movle	r5, #1
 8014b3c:	2b03      	cmp	r3, #3
 8014b3e:	f200 808f 	bhi.w	8014c60 <_dtoa_r+0x2f0>
 8014b42:	e8df f003 	tbb	[pc, r3]
 8014b46:	7f7d      	.short	0x7f7d
 8014b48:	7131      	.short	0x7131
 8014b4a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8014b4e:	441d      	add	r5, r3
 8014b50:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8014b54:	2820      	cmp	r0, #32
 8014b56:	dd13      	ble.n	8014b80 <_dtoa_r+0x210>
 8014b58:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8014b5c:	9b00      	ldr	r3, [sp, #0]
 8014b5e:	fa08 f800 	lsl.w	r8, r8, r0
 8014b62:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8014b66:	fa23 f000 	lsr.w	r0, r3, r0
 8014b6a:	ea48 0000 	orr.w	r0, r8, r0
 8014b6e:	f7eb fce1 	bl	8000534 <__aeabi_ui2d>
 8014b72:	2301      	movs	r3, #1
 8014b74:	4682      	mov	sl, r0
 8014b76:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8014b7a:	3d01      	subs	r5, #1
 8014b7c:	9313      	str	r3, [sp, #76]	; 0x4c
 8014b7e:	e772      	b.n	8014a66 <_dtoa_r+0xf6>
 8014b80:	9b00      	ldr	r3, [sp, #0]
 8014b82:	f1c0 0020 	rsb	r0, r0, #32
 8014b86:	fa03 f000 	lsl.w	r0, r3, r0
 8014b8a:	e7f0      	b.n	8014b6e <_dtoa_r+0x1fe>
 8014b8c:	2301      	movs	r3, #1
 8014b8e:	e7b1      	b.n	8014af4 <_dtoa_r+0x184>
 8014b90:	900f      	str	r0, [sp, #60]	; 0x3c
 8014b92:	e7b0      	b.n	8014af6 <_dtoa_r+0x186>
 8014b94:	9b05      	ldr	r3, [sp, #20]
 8014b96:	eba3 030a 	sub.w	r3, r3, sl
 8014b9a:	9305      	str	r3, [sp, #20]
 8014b9c:	f1ca 0300 	rsb	r3, sl, #0
 8014ba0:	9307      	str	r3, [sp, #28]
 8014ba2:	2300      	movs	r3, #0
 8014ba4:	930e      	str	r3, [sp, #56]	; 0x38
 8014ba6:	e7bb      	b.n	8014b20 <_dtoa_r+0x1b0>
 8014ba8:	2301      	movs	r3, #1
 8014baa:	930a      	str	r3, [sp, #40]	; 0x28
 8014bac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	dd59      	ble.n	8014c66 <_dtoa_r+0x2f6>
 8014bb2:	9302      	str	r3, [sp, #8]
 8014bb4:	4699      	mov	r9, r3
 8014bb6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014bb8:	2200      	movs	r2, #0
 8014bba:	6072      	str	r2, [r6, #4]
 8014bbc:	2204      	movs	r2, #4
 8014bbe:	f102 0014 	add.w	r0, r2, #20
 8014bc2:	4298      	cmp	r0, r3
 8014bc4:	6871      	ldr	r1, [r6, #4]
 8014bc6:	d953      	bls.n	8014c70 <_dtoa_r+0x300>
 8014bc8:	4620      	mov	r0, r4
 8014bca:	f001 f9db 	bl	8015f84 <_Balloc>
 8014bce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014bd0:	6030      	str	r0, [r6, #0]
 8014bd2:	f1b9 0f0e 	cmp.w	r9, #14
 8014bd6:	f8d3 b000 	ldr.w	fp, [r3]
 8014bda:	f200 80e6 	bhi.w	8014daa <_dtoa_r+0x43a>
 8014bde:	2d00      	cmp	r5, #0
 8014be0:	f000 80e3 	beq.w	8014daa <_dtoa_r+0x43a>
 8014be4:	ed9d 7b00 	vldr	d7, [sp]
 8014be8:	f1ba 0f00 	cmp.w	sl, #0
 8014bec:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8014bf0:	dd74      	ble.n	8014cdc <_dtoa_r+0x36c>
 8014bf2:	4a2a      	ldr	r2, [pc, #168]	; (8014c9c <_dtoa_r+0x32c>)
 8014bf4:	f00a 030f 	and.w	r3, sl, #15
 8014bf8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014bfc:	ed93 7b00 	vldr	d7, [r3]
 8014c00:	ea4f 162a 	mov.w	r6, sl, asr #4
 8014c04:	06f0      	lsls	r0, r6, #27
 8014c06:	ed8d 7b08 	vstr	d7, [sp, #32]
 8014c0a:	d565      	bpl.n	8014cd8 <_dtoa_r+0x368>
 8014c0c:	4b24      	ldr	r3, [pc, #144]	; (8014ca0 <_dtoa_r+0x330>)
 8014c0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014c12:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014c16:	f7eb fe31 	bl	800087c <__aeabi_ddiv>
 8014c1a:	e9cd 0100 	strd	r0, r1, [sp]
 8014c1e:	f006 060f 	and.w	r6, r6, #15
 8014c22:	2503      	movs	r5, #3
 8014c24:	4f1e      	ldr	r7, [pc, #120]	; (8014ca0 <_dtoa_r+0x330>)
 8014c26:	e04c      	b.n	8014cc2 <_dtoa_r+0x352>
 8014c28:	2301      	movs	r3, #1
 8014c2a:	930a      	str	r3, [sp, #40]	; 0x28
 8014c2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014c2e:	4453      	add	r3, sl
 8014c30:	f103 0901 	add.w	r9, r3, #1
 8014c34:	9302      	str	r3, [sp, #8]
 8014c36:	464b      	mov	r3, r9
 8014c38:	2b01      	cmp	r3, #1
 8014c3a:	bfb8      	it	lt
 8014c3c:	2301      	movlt	r3, #1
 8014c3e:	e7ba      	b.n	8014bb6 <_dtoa_r+0x246>
 8014c40:	2300      	movs	r3, #0
 8014c42:	e7b2      	b.n	8014baa <_dtoa_r+0x23a>
 8014c44:	2300      	movs	r3, #0
 8014c46:	e7f0      	b.n	8014c2a <_dtoa_r+0x2ba>
 8014c48:	2501      	movs	r5, #1
 8014c4a:	2300      	movs	r3, #0
 8014c4c:	9306      	str	r3, [sp, #24]
 8014c4e:	950a      	str	r5, [sp, #40]	; 0x28
 8014c50:	f04f 33ff 	mov.w	r3, #4294967295
 8014c54:	9302      	str	r3, [sp, #8]
 8014c56:	4699      	mov	r9, r3
 8014c58:	2200      	movs	r2, #0
 8014c5a:	2312      	movs	r3, #18
 8014c5c:	920b      	str	r2, [sp, #44]	; 0x2c
 8014c5e:	e7aa      	b.n	8014bb6 <_dtoa_r+0x246>
 8014c60:	2301      	movs	r3, #1
 8014c62:	930a      	str	r3, [sp, #40]	; 0x28
 8014c64:	e7f4      	b.n	8014c50 <_dtoa_r+0x2e0>
 8014c66:	2301      	movs	r3, #1
 8014c68:	9302      	str	r3, [sp, #8]
 8014c6a:	4699      	mov	r9, r3
 8014c6c:	461a      	mov	r2, r3
 8014c6e:	e7f5      	b.n	8014c5c <_dtoa_r+0x2ec>
 8014c70:	3101      	adds	r1, #1
 8014c72:	6071      	str	r1, [r6, #4]
 8014c74:	0052      	lsls	r2, r2, #1
 8014c76:	e7a2      	b.n	8014bbe <_dtoa_r+0x24e>
 8014c78:	636f4361 	.word	0x636f4361
 8014c7c:	3fd287a7 	.word	0x3fd287a7
 8014c80:	8b60c8b3 	.word	0x8b60c8b3
 8014c84:	3fc68a28 	.word	0x3fc68a28
 8014c88:	509f79fb 	.word	0x509f79fb
 8014c8c:	3fd34413 	.word	0x3fd34413
 8014c90:	7ff00000 	.word	0x7ff00000
 8014c94:	080180b4 	.word	0x080180b4
 8014c98:	3ff80000 	.word	0x3ff80000
 8014c9c:	08017fb8 	.word	0x08017fb8
 8014ca0:	08017f90 	.word	0x08017f90
 8014ca4:	08017f19 	.word	0x08017f19
 8014ca8:	07f1      	lsls	r1, r6, #31
 8014caa:	d508      	bpl.n	8014cbe <_dtoa_r+0x34e>
 8014cac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014cb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014cb4:	f7eb fcb8 	bl	8000628 <__aeabi_dmul>
 8014cb8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014cbc:	3501      	adds	r5, #1
 8014cbe:	1076      	asrs	r6, r6, #1
 8014cc0:	3708      	adds	r7, #8
 8014cc2:	2e00      	cmp	r6, #0
 8014cc4:	d1f0      	bne.n	8014ca8 <_dtoa_r+0x338>
 8014cc6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014cca:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014cce:	f7eb fdd5 	bl	800087c <__aeabi_ddiv>
 8014cd2:	e9cd 0100 	strd	r0, r1, [sp]
 8014cd6:	e01a      	b.n	8014d0e <_dtoa_r+0x39e>
 8014cd8:	2502      	movs	r5, #2
 8014cda:	e7a3      	b.n	8014c24 <_dtoa_r+0x2b4>
 8014cdc:	f000 80a0 	beq.w	8014e20 <_dtoa_r+0x4b0>
 8014ce0:	f1ca 0600 	rsb	r6, sl, #0
 8014ce4:	4b9f      	ldr	r3, [pc, #636]	; (8014f64 <_dtoa_r+0x5f4>)
 8014ce6:	4fa0      	ldr	r7, [pc, #640]	; (8014f68 <_dtoa_r+0x5f8>)
 8014ce8:	f006 020f 	and.w	r2, r6, #15
 8014cec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cf4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014cf8:	f7eb fc96 	bl	8000628 <__aeabi_dmul>
 8014cfc:	e9cd 0100 	strd	r0, r1, [sp]
 8014d00:	1136      	asrs	r6, r6, #4
 8014d02:	2300      	movs	r3, #0
 8014d04:	2502      	movs	r5, #2
 8014d06:	2e00      	cmp	r6, #0
 8014d08:	d17f      	bne.n	8014e0a <_dtoa_r+0x49a>
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	d1e1      	bne.n	8014cd2 <_dtoa_r+0x362>
 8014d0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014d10:	2b00      	cmp	r3, #0
 8014d12:	f000 8087 	beq.w	8014e24 <_dtoa_r+0x4b4>
 8014d16:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014d1a:	2200      	movs	r2, #0
 8014d1c:	4b93      	ldr	r3, [pc, #588]	; (8014f6c <_dtoa_r+0x5fc>)
 8014d1e:	4630      	mov	r0, r6
 8014d20:	4639      	mov	r1, r7
 8014d22:	f7eb fef3 	bl	8000b0c <__aeabi_dcmplt>
 8014d26:	2800      	cmp	r0, #0
 8014d28:	d07c      	beq.n	8014e24 <_dtoa_r+0x4b4>
 8014d2a:	f1b9 0f00 	cmp.w	r9, #0
 8014d2e:	d079      	beq.n	8014e24 <_dtoa_r+0x4b4>
 8014d30:	9b02      	ldr	r3, [sp, #8]
 8014d32:	2b00      	cmp	r3, #0
 8014d34:	dd35      	ble.n	8014da2 <_dtoa_r+0x432>
 8014d36:	f10a 33ff 	add.w	r3, sl, #4294967295
 8014d3a:	9308      	str	r3, [sp, #32]
 8014d3c:	4639      	mov	r1, r7
 8014d3e:	2200      	movs	r2, #0
 8014d40:	4b8b      	ldr	r3, [pc, #556]	; (8014f70 <_dtoa_r+0x600>)
 8014d42:	4630      	mov	r0, r6
 8014d44:	f7eb fc70 	bl	8000628 <__aeabi_dmul>
 8014d48:	e9cd 0100 	strd	r0, r1, [sp]
 8014d4c:	9f02      	ldr	r7, [sp, #8]
 8014d4e:	3501      	adds	r5, #1
 8014d50:	4628      	mov	r0, r5
 8014d52:	f7eb fbff 	bl	8000554 <__aeabi_i2d>
 8014d56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014d5a:	f7eb fc65 	bl	8000628 <__aeabi_dmul>
 8014d5e:	2200      	movs	r2, #0
 8014d60:	4b84      	ldr	r3, [pc, #528]	; (8014f74 <_dtoa_r+0x604>)
 8014d62:	f7eb faab 	bl	80002bc <__adddf3>
 8014d66:	4605      	mov	r5, r0
 8014d68:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8014d6c:	2f00      	cmp	r7, #0
 8014d6e:	d15d      	bne.n	8014e2c <_dtoa_r+0x4bc>
 8014d70:	2200      	movs	r2, #0
 8014d72:	4b81      	ldr	r3, [pc, #516]	; (8014f78 <_dtoa_r+0x608>)
 8014d74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014d78:	f7eb fa9e 	bl	80002b8 <__aeabi_dsub>
 8014d7c:	462a      	mov	r2, r5
 8014d7e:	4633      	mov	r3, r6
 8014d80:	e9cd 0100 	strd	r0, r1, [sp]
 8014d84:	f7eb fee0 	bl	8000b48 <__aeabi_dcmpgt>
 8014d88:	2800      	cmp	r0, #0
 8014d8a:	f040 8288 	bne.w	801529e <_dtoa_r+0x92e>
 8014d8e:	462a      	mov	r2, r5
 8014d90:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8014d94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014d98:	f7eb feb8 	bl	8000b0c <__aeabi_dcmplt>
 8014d9c:	2800      	cmp	r0, #0
 8014d9e:	f040 827c 	bne.w	801529a <_dtoa_r+0x92a>
 8014da2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014da6:	e9cd 2300 	strd	r2, r3, [sp]
 8014daa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014dac:	2b00      	cmp	r3, #0
 8014dae:	f2c0 8150 	blt.w	8015052 <_dtoa_r+0x6e2>
 8014db2:	f1ba 0f0e 	cmp.w	sl, #14
 8014db6:	f300 814c 	bgt.w	8015052 <_dtoa_r+0x6e2>
 8014dba:	4b6a      	ldr	r3, [pc, #424]	; (8014f64 <_dtoa_r+0x5f4>)
 8014dbc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014dc0:	ed93 7b00 	vldr	d7, [r3]
 8014dc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014dcc:	f280 80d8 	bge.w	8014f80 <_dtoa_r+0x610>
 8014dd0:	f1b9 0f00 	cmp.w	r9, #0
 8014dd4:	f300 80d4 	bgt.w	8014f80 <_dtoa_r+0x610>
 8014dd8:	f040 825e 	bne.w	8015298 <_dtoa_r+0x928>
 8014ddc:	2200      	movs	r2, #0
 8014dde:	4b66      	ldr	r3, [pc, #408]	; (8014f78 <_dtoa_r+0x608>)
 8014de0:	ec51 0b17 	vmov	r0, r1, d7
 8014de4:	f7eb fc20 	bl	8000628 <__aeabi_dmul>
 8014de8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014dec:	f7eb fea2 	bl	8000b34 <__aeabi_dcmpge>
 8014df0:	464f      	mov	r7, r9
 8014df2:	464e      	mov	r6, r9
 8014df4:	2800      	cmp	r0, #0
 8014df6:	f040 8234 	bne.w	8015262 <_dtoa_r+0x8f2>
 8014dfa:	2331      	movs	r3, #49	; 0x31
 8014dfc:	f10b 0501 	add.w	r5, fp, #1
 8014e00:	f88b 3000 	strb.w	r3, [fp]
 8014e04:	f10a 0a01 	add.w	sl, sl, #1
 8014e08:	e22f      	b.n	801526a <_dtoa_r+0x8fa>
 8014e0a:	07f2      	lsls	r2, r6, #31
 8014e0c:	d505      	bpl.n	8014e1a <_dtoa_r+0x4aa>
 8014e0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014e12:	f7eb fc09 	bl	8000628 <__aeabi_dmul>
 8014e16:	3501      	adds	r5, #1
 8014e18:	2301      	movs	r3, #1
 8014e1a:	1076      	asrs	r6, r6, #1
 8014e1c:	3708      	adds	r7, #8
 8014e1e:	e772      	b.n	8014d06 <_dtoa_r+0x396>
 8014e20:	2502      	movs	r5, #2
 8014e22:	e774      	b.n	8014d0e <_dtoa_r+0x39e>
 8014e24:	f8cd a020 	str.w	sl, [sp, #32]
 8014e28:	464f      	mov	r7, r9
 8014e2a:	e791      	b.n	8014d50 <_dtoa_r+0x3e0>
 8014e2c:	4b4d      	ldr	r3, [pc, #308]	; (8014f64 <_dtoa_r+0x5f4>)
 8014e2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014e32:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8014e36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	d047      	beq.n	8014ecc <_dtoa_r+0x55c>
 8014e3c:	4602      	mov	r2, r0
 8014e3e:	460b      	mov	r3, r1
 8014e40:	2000      	movs	r0, #0
 8014e42:	494e      	ldr	r1, [pc, #312]	; (8014f7c <_dtoa_r+0x60c>)
 8014e44:	f7eb fd1a 	bl	800087c <__aeabi_ddiv>
 8014e48:	462a      	mov	r2, r5
 8014e4a:	4633      	mov	r3, r6
 8014e4c:	f7eb fa34 	bl	80002b8 <__aeabi_dsub>
 8014e50:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014e54:	465d      	mov	r5, fp
 8014e56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014e5a:	f7eb fe95 	bl	8000b88 <__aeabi_d2iz>
 8014e5e:	4606      	mov	r6, r0
 8014e60:	f7eb fb78 	bl	8000554 <__aeabi_i2d>
 8014e64:	4602      	mov	r2, r0
 8014e66:	460b      	mov	r3, r1
 8014e68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014e6c:	f7eb fa24 	bl	80002b8 <__aeabi_dsub>
 8014e70:	3630      	adds	r6, #48	; 0x30
 8014e72:	f805 6b01 	strb.w	r6, [r5], #1
 8014e76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014e7a:	e9cd 0100 	strd	r0, r1, [sp]
 8014e7e:	f7eb fe45 	bl	8000b0c <__aeabi_dcmplt>
 8014e82:	2800      	cmp	r0, #0
 8014e84:	d163      	bne.n	8014f4e <_dtoa_r+0x5de>
 8014e86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014e8a:	2000      	movs	r0, #0
 8014e8c:	4937      	ldr	r1, [pc, #220]	; (8014f6c <_dtoa_r+0x5fc>)
 8014e8e:	f7eb fa13 	bl	80002b8 <__aeabi_dsub>
 8014e92:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014e96:	f7eb fe39 	bl	8000b0c <__aeabi_dcmplt>
 8014e9a:	2800      	cmp	r0, #0
 8014e9c:	f040 80b7 	bne.w	801500e <_dtoa_r+0x69e>
 8014ea0:	eba5 030b 	sub.w	r3, r5, fp
 8014ea4:	429f      	cmp	r7, r3
 8014ea6:	f77f af7c 	ble.w	8014da2 <_dtoa_r+0x432>
 8014eaa:	2200      	movs	r2, #0
 8014eac:	4b30      	ldr	r3, [pc, #192]	; (8014f70 <_dtoa_r+0x600>)
 8014eae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014eb2:	f7eb fbb9 	bl	8000628 <__aeabi_dmul>
 8014eb6:	2200      	movs	r2, #0
 8014eb8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014ebc:	4b2c      	ldr	r3, [pc, #176]	; (8014f70 <_dtoa_r+0x600>)
 8014ebe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ec2:	f7eb fbb1 	bl	8000628 <__aeabi_dmul>
 8014ec6:	e9cd 0100 	strd	r0, r1, [sp]
 8014eca:	e7c4      	b.n	8014e56 <_dtoa_r+0x4e6>
 8014ecc:	462a      	mov	r2, r5
 8014ece:	4633      	mov	r3, r6
 8014ed0:	f7eb fbaa 	bl	8000628 <__aeabi_dmul>
 8014ed4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014ed8:	eb0b 0507 	add.w	r5, fp, r7
 8014edc:	465e      	mov	r6, fp
 8014ede:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ee2:	f7eb fe51 	bl	8000b88 <__aeabi_d2iz>
 8014ee6:	4607      	mov	r7, r0
 8014ee8:	f7eb fb34 	bl	8000554 <__aeabi_i2d>
 8014eec:	3730      	adds	r7, #48	; 0x30
 8014eee:	4602      	mov	r2, r0
 8014ef0:	460b      	mov	r3, r1
 8014ef2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ef6:	f7eb f9df 	bl	80002b8 <__aeabi_dsub>
 8014efa:	f806 7b01 	strb.w	r7, [r6], #1
 8014efe:	42ae      	cmp	r6, r5
 8014f00:	e9cd 0100 	strd	r0, r1, [sp]
 8014f04:	f04f 0200 	mov.w	r2, #0
 8014f08:	d126      	bne.n	8014f58 <_dtoa_r+0x5e8>
 8014f0a:	4b1c      	ldr	r3, [pc, #112]	; (8014f7c <_dtoa_r+0x60c>)
 8014f0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014f10:	f7eb f9d4 	bl	80002bc <__adddf3>
 8014f14:	4602      	mov	r2, r0
 8014f16:	460b      	mov	r3, r1
 8014f18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014f1c:	f7eb fe14 	bl	8000b48 <__aeabi_dcmpgt>
 8014f20:	2800      	cmp	r0, #0
 8014f22:	d174      	bne.n	801500e <_dtoa_r+0x69e>
 8014f24:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014f28:	2000      	movs	r0, #0
 8014f2a:	4914      	ldr	r1, [pc, #80]	; (8014f7c <_dtoa_r+0x60c>)
 8014f2c:	f7eb f9c4 	bl	80002b8 <__aeabi_dsub>
 8014f30:	4602      	mov	r2, r0
 8014f32:	460b      	mov	r3, r1
 8014f34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014f38:	f7eb fde8 	bl	8000b0c <__aeabi_dcmplt>
 8014f3c:	2800      	cmp	r0, #0
 8014f3e:	f43f af30 	beq.w	8014da2 <_dtoa_r+0x432>
 8014f42:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014f46:	2b30      	cmp	r3, #48	; 0x30
 8014f48:	f105 32ff 	add.w	r2, r5, #4294967295
 8014f4c:	d002      	beq.n	8014f54 <_dtoa_r+0x5e4>
 8014f4e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8014f52:	e04a      	b.n	8014fea <_dtoa_r+0x67a>
 8014f54:	4615      	mov	r5, r2
 8014f56:	e7f4      	b.n	8014f42 <_dtoa_r+0x5d2>
 8014f58:	4b05      	ldr	r3, [pc, #20]	; (8014f70 <_dtoa_r+0x600>)
 8014f5a:	f7eb fb65 	bl	8000628 <__aeabi_dmul>
 8014f5e:	e9cd 0100 	strd	r0, r1, [sp]
 8014f62:	e7bc      	b.n	8014ede <_dtoa_r+0x56e>
 8014f64:	08017fb8 	.word	0x08017fb8
 8014f68:	08017f90 	.word	0x08017f90
 8014f6c:	3ff00000 	.word	0x3ff00000
 8014f70:	40240000 	.word	0x40240000
 8014f74:	401c0000 	.word	0x401c0000
 8014f78:	40140000 	.word	0x40140000
 8014f7c:	3fe00000 	.word	0x3fe00000
 8014f80:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014f84:	465d      	mov	r5, fp
 8014f86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014f8a:	4630      	mov	r0, r6
 8014f8c:	4639      	mov	r1, r7
 8014f8e:	f7eb fc75 	bl	800087c <__aeabi_ddiv>
 8014f92:	f7eb fdf9 	bl	8000b88 <__aeabi_d2iz>
 8014f96:	4680      	mov	r8, r0
 8014f98:	f7eb fadc 	bl	8000554 <__aeabi_i2d>
 8014f9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014fa0:	f7eb fb42 	bl	8000628 <__aeabi_dmul>
 8014fa4:	4602      	mov	r2, r0
 8014fa6:	460b      	mov	r3, r1
 8014fa8:	4630      	mov	r0, r6
 8014faa:	4639      	mov	r1, r7
 8014fac:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8014fb0:	f7eb f982 	bl	80002b8 <__aeabi_dsub>
 8014fb4:	f805 6b01 	strb.w	r6, [r5], #1
 8014fb8:	eba5 060b 	sub.w	r6, r5, fp
 8014fbc:	45b1      	cmp	r9, r6
 8014fbe:	4602      	mov	r2, r0
 8014fc0:	460b      	mov	r3, r1
 8014fc2:	d139      	bne.n	8015038 <_dtoa_r+0x6c8>
 8014fc4:	f7eb f97a 	bl	80002bc <__adddf3>
 8014fc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014fcc:	4606      	mov	r6, r0
 8014fce:	460f      	mov	r7, r1
 8014fd0:	f7eb fdba 	bl	8000b48 <__aeabi_dcmpgt>
 8014fd4:	b9c8      	cbnz	r0, 801500a <_dtoa_r+0x69a>
 8014fd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014fda:	4630      	mov	r0, r6
 8014fdc:	4639      	mov	r1, r7
 8014fde:	f7eb fd8b 	bl	8000af8 <__aeabi_dcmpeq>
 8014fe2:	b110      	cbz	r0, 8014fea <_dtoa_r+0x67a>
 8014fe4:	f018 0f01 	tst.w	r8, #1
 8014fe8:	d10f      	bne.n	801500a <_dtoa_r+0x69a>
 8014fea:	9904      	ldr	r1, [sp, #16]
 8014fec:	4620      	mov	r0, r4
 8014fee:	f000 fffd 	bl	8015fec <_Bfree>
 8014ff2:	2300      	movs	r3, #0
 8014ff4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014ff6:	702b      	strb	r3, [r5, #0]
 8014ff8:	f10a 0301 	add.w	r3, sl, #1
 8014ffc:	6013      	str	r3, [r2, #0]
 8014ffe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015000:	2b00      	cmp	r3, #0
 8015002:	f000 8241 	beq.w	8015488 <_dtoa_r+0xb18>
 8015006:	601d      	str	r5, [r3, #0]
 8015008:	e23e      	b.n	8015488 <_dtoa_r+0xb18>
 801500a:	f8cd a020 	str.w	sl, [sp, #32]
 801500e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015012:	2a39      	cmp	r2, #57	; 0x39
 8015014:	f105 33ff 	add.w	r3, r5, #4294967295
 8015018:	d108      	bne.n	801502c <_dtoa_r+0x6bc>
 801501a:	459b      	cmp	fp, r3
 801501c:	d10a      	bne.n	8015034 <_dtoa_r+0x6c4>
 801501e:	9b08      	ldr	r3, [sp, #32]
 8015020:	3301      	adds	r3, #1
 8015022:	9308      	str	r3, [sp, #32]
 8015024:	2330      	movs	r3, #48	; 0x30
 8015026:	f88b 3000 	strb.w	r3, [fp]
 801502a:	465b      	mov	r3, fp
 801502c:	781a      	ldrb	r2, [r3, #0]
 801502e:	3201      	adds	r2, #1
 8015030:	701a      	strb	r2, [r3, #0]
 8015032:	e78c      	b.n	8014f4e <_dtoa_r+0x5de>
 8015034:	461d      	mov	r5, r3
 8015036:	e7ea      	b.n	801500e <_dtoa_r+0x69e>
 8015038:	2200      	movs	r2, #0
 801503a:	4b9b      	ldr	r3, [pc, #620]	; (80152a8 <_dtoa_r+0x938>)
 801503c:	f7eb faf4 	bl	8000628 <__aeabi_dmul>
 8015040:	2200      	movs	r2, #0
 8015042:	2300      	movs	r3, #0
 8015044:	4606      	mov	r6, r0
 8015046:	460f      	mov	r7, r1
 8015048:	f7eb fd56 	bl	8000af8 <__aeabi_dcmpeq>
 801504c:	2800      	cmp	r0, #0
 801504e:	d09a      	beq.n	8014f86 <_dtoa_r+0x616>
 8015050:	e7cb      	b.n	8014fea <_dtoa_r+0x67a>
 8015052:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015054:	2a00      	cmp	r2, #0
 8015056:	f000 808b 	beq.w	8015170 <_dtoa_r+0x800>
 801505a:	9a06      	ldr	r2, [sp, #24]
 801505c:	2a01      	cmp	r2, #1
 801505e:	dc6e      	bgt.n	801513e <_dtoa_r+0x7ce>
 8015060:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8015062:	2a00      	cmp	r2, #0
 8015064:	d067      	beq.n	8015136 <_dtoa_r+0x7c6>
 8015066:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801506a:	9f07      	ldr	r7, [sp, #28]
 801506c:	9d05      	ldr	r5, [sp, #20]
 801506e:	9a05      	ldr	r2, [sp, #20]
 8015070:	2101      	movs	r1, #1
 8015072:	441a      	add	r2, r3
 8015074:	4620      	mov	r0, r4
 8015076:	9205      	str	r2, [sp, #20]
 8015078:	4498      	add	r8, r3
 801507a:	f001 f895 	bl	80161a8 <__i2b>
 801507e:	4606      	mov	r6, r0
 8015080:	2d00      	cmp	r5, #0
 8015082:	dd0c      	ble.n	801509e <_dtoa_r+0x72e>
 8015084:	f1b8 0f00 	cmp.w	r8, #0
 8015088:	dd09      	ble.n	801509e <_dtoa_r+0x72e>
 801508a:	4545      	cmp	r5, r8
 801508c:	9a05      	ldr	r2, [sp, #20]
 801508e:	462b      	mov	r3, r5
 8015090:	bfa8      	it	ge
 8015092:	4643      	movge	r3, r8
 8015094:	1ad2      	subs	r2, r2, r3
 8015096:	9205      	str	r2, [sp, #20]
 8015098:	1aed      	subs	r5, r5, r3
 801509a:	eba8 0803 	sub.w	r8, r8, r3
 801509e:	9b07      	ldr	r3, [sp, #28]
 80150a0:	b1eb      	cbz	r3, 80150de <_dtoa_r+0x76e>
 80150a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	d067      	beq.n	8015178 <_dtoa_r+0x808>
 80150a8:	b18f      	cbz	r7, 80150ce <_dtoa_r+0x75e>
 80150aa:	4631      	mov	r1, r6
 80150ac:	463a      	mov	r2, r7
 80150ae:	4620      	mov	r0, r4
 80150b0:	f001 f91a 	bl	80162e8 <__pow5mult>
 80150b4:	9a04      	ldr	r2, [sp, #16]
 80150b6:	4601      	mov	r1, r0
 80150b8:	4606      	mov	r6, r0
 80150ba:	4620      	mov	r0, r4
 80150bc:	f001 f87d 	bl	80161ba <__multiply>
 80150c0:	9904      	ldr	r1, [sp, #16]
 80150c2:	9008      	str	r0, [sp, #32]
 80150c4:	4620      	mov	r0, r4
 80150c6:	f000 ff91 	bl	8015fec <_Bfree>
 80150ca:	9b08      	ldr	r3, [sp, #32]
 80150cc:	9304      	str	r3, [sp, #16]
 80150ce:	9b07      	ldr	r3, [sp, #28]
 80150d0:	1bda      	subs	r2, r3, r7
 80150d2:	d004      	beq.n	80150de <_dtoa_r+0x76e>
 80150d4:	9904      	ldr	r1, [sp, #16]
 80150d6:	4620      	mov	r0, r4
 80150d8:	f001 f906 	bl	80162e8 <__pow5mult>
 80150dc:	9004      	str	r0, [sp, #16]
 80150de:	2101      	movs	r1, #1
 80150e0:	4620      	mov	r0, r4
 80150e2:	f001 f861 	bl	80161a8 <__i2b>
 80150e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80150e8:	4607      	mov	r7, r0
 80150ea:	2b00      	cmp	r3, #0
 80150ec:	f000 81d0 	beq.w	8015490 <_dtoa_r+0xb20>
 80150f0:	461a      	mov	r2, r3
 80150f2:	4601      	mov	r1, r0
 80150f4:	4620      	mov	r0, r4
 80150f6:	f001 f8f7 	bl	80162e8 <__pow5mult>
 80150fa:	9b06      	ldr	r3, [sp, #24]
 80150fc:	2b01      	cmp	r3, #1
 80150fe:	4607      	mov	r7, r0
 8015100:	dc40      	bgt.n	8015184 <_dtoa_r+0x814>
 8015102:	9b00      	ldr	r3, [sp, #0]
 8015104:	2b00      	cmp	r3, #0
 8015106:	d139      	bne.n	801517c <_dtoa_r+0x80c>
 8015108:	9b01      	ldr	r3, [sp, #4]
 801510a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801510e:	2b00      	cmp	r3, #0
 8015110:	d136      	bne.n	8015180 <_dtoa_r+0x810>
 8015112:	9b01      	ldr	r3, [sp, #4]
 8015114:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015118:	0d1b      	lsrs	r3, r3, #20
 801511a:	051b      	lsls	r3, r3, #20
 801511c:	b12b      	cbz	r3, 801512a <_dtoa_r+0x7ba>
 801511e:	9b05      	ldr	r3, [sp, #20]
 8015120:	3301      	adds	r3, #1
 8015122:	9305      	str	r3, [sp, #20]
 8015124:	f108 0801 	add.w	r8, r8, #1
 8015128:	2301      	movs	r3, #1
 801512a:	9307      	str	r3, [sp, #28]
 801512c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801512e:	2b00      	cmp	r3, #0
 8015130:	d12a      	bne.n	8015188 <_dtoa_r+0x818>
 8015132:	2001      	movs	r0, #1
 8015134:	e030      	b.n	8015198 <_dtoa_r+0x828>
 8015136:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015138:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801513c:	e795      	b.n	801506a <_dtoa_r+0x6fa>
 801513e:	9b07      	ldr	r3, [sp, #28]
 8015140:	f109 37ff 	add.w	r7, r9, #4294967295
 8015144:	42bb      	cmp	r3, r7
 8015146:	bfbf      	itttt	lt
 8015148:	9b07      	ldrlt	r3, [sp, #28]
 801514a:	9707      	strlt	r7, [sp, #28]
 801514c:	1afa      	sublt	r2, r7, r3
 801514e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8015150:	bfbb      	ittet	lt
 8015152:	189b      	addlt	r3, r3, r2
 8015154:	930e      	strlt	r3, [sp, #56]	; 0x38
 8015156:	1bdf      	subge	r7, r3, r7
 8015158:	2700      	movlt	r7, #0
 801515a:	f1b9 0f00 	cmp.w	r9, #0
 801515e:	bfb5      	itete	lt
 8015160:	9b05      	ldrlt	r3, [sp, #20]
 8015162:	9d05      	ldrge	r5, [sp, #20]
 8015164:	eba3 0509 	sublt.w	r5, r3, r9
 8015168:	464b      	movge	r3, r9
 801516a:	bfb8      	it	lt
 801516c:	2300      	movlt	r3, #0
 801516e:	e77e      	b.n	801506e <_dtoa_r+0x6fe>
 8015170:	9f07      	ldr	r7, [sp, #28]
 8015172:	9d05      	ldr	r5, [sp, #20]
 8015174:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8015176:	e783      	b.n	8015080 <_dtoa_r+0x710>
 8015178:	9a07      	ldr	r2, [sp, #28]
 801517a:	e7ab      	b.n	80150d4 <_dtoa_r+0x764>
 801517c:	2300      	movs	r3, #0
 801517e:	e7d4      	b.n	801512a <_dtoa_r+0x7ba>
 8015180:	9b00      	ldr	r3, [sp, #0]
 8015182:	e7d2      	b.n	801512a <_dtoa_r+0x7ba>
 8015184:	2300      	movs	r3, #0
 8015186:	9307      	str	r3, [sp, #28]
 8015188:	693b      	ldr	r3, [r7, #16]
 801518a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801518e:	6918      	ldr	r0, [r3, #16]
 8015190:	f000 ffbc 	bl	801610c <__hi0bits>
 8015194:	f1c0 0020 	rsb	r0, r0, #32
 8015198:	4440      	add	r0, r8
 801519a:	f010 001f 	ands.w	r0, r0, #31
 801519e:	d047      	beq.n	8015230 <_dtoa_r+0x8c0>
 80151a0:	f1c0 0320 	rsb	r3, r0, #32
 80151a4:	2b04      	cmp	r3, #4
 80151a6:	dd3b      	ble.n	8015220 <_dtoa_r+0x8b0>
 80151a8:	9b05      	ldr	r3, [sp, #20]
 80151aa:	f1c0 001c 	rsb	r0, r0, #28
 80151ae:	4403      	add	r3, r0
 80151b0:	9305      	str	r3, [sp, #20]
 80151b2:	4405      	add	r5, r0
 80151b4:	4480      	add	r8, r0
 80151b6:	9b05      	ldr	r3, [sp, #20]
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	dd05      	ble.n	80151c8 <_dtoa_r+0x858>
 80151bc:	461a      	mov	r2, r3
 80151be:	9904      	ldr	r1, [sp, #16]
 80151c0:	4620      	mov	r0, r4
 80151c2:	f001 f8df 	bl	8016384 <__lshift>
 80151c6:	9004      	str	r0, [sp, #16]
 80151c8:	f1b8 0f00 	cmp.w	r8, #0
 80151cc:	dd05      	ble.n	80151da <_dtoa_r+0x86a>
 80151ce:	4639      	mov	r1, r7
 80151d0:	4642      	mov	r2, r8
 80151d2:	4620      	mov	r0, r4
 80151d4:	f001 f8d6 	bl	8016384 <__lshift>
 80151d8:	4607      	mov	r7, r0
 80151da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80151dc:	b353      	cbz	r3, 8015234 <_dtoa_r+0x8c4>
 80151de:	4639      	mov	r1, r7
 80151e0:	9804      	ldr	r0, [sp, #16]
 80151e2:	f001 f923 	bl	801642c <__mcmp>
 80151e6:	2800      	cmp	r0, #0
 80151e8:	da24      	bge.n	8015234 <_dtoa_r+0x8c4>
 80151ea:	2300      	movs	r3, #0
 80151ec:	220a      	movs	r2, #10
 80151ee:	9904      	ldr	r1, [sp, #16]
 80151f0:	4620      	mov	r0, r4
 80151f2:	f000 ff12 	bl	801601a <__multadd>
 80151f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80151f8:	9004      	str	r0, [sp, #16]
 80151fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80151fe:	2b00      	cmp	r3, #0
 8015200:	f000 814d 	beq.w	801549e <_dtoa_r+0xb2e>
 8015204:	2300      	movs	r3, #0
 8015206:	4631      	mov	r1, r6
 8015208:	220a      	movs	r2, #10
 801520a:	4620      	mov	r0, r4
 801520c:	f000 ff05 	bl	801601a <__multadd>
 8015210:	9b02      	ldr	r3, [sp, #8]
 8015212:	2b00      	cmp	r3, #0
 8015214:	4606      	mov	r6, r0
 8015216:	dc4f      	bgt.n	80152b8 <_dtoa_r+0x948>
 8015218:	9b06      	ldr	r3, [sp, #24]
 801521a:	2b02      	cmp	r3, #2
 801521c:	dd4c      	ble.n	80152b8 <_dtoa_r+0x948>
 801521e:	e011      	b.n	8015244 <_dtoa_r+0x8d4>
 8015220:	d0c9      	beq.n	80151b6 <_dtoa_r+0x846>
 8015222:	9a05      	ldr	r2, [sp, #20]
 8015224:	331c      	adds	r3, #28
 8015226:	441a      	add	r2, r3
 8015228:	9205      	str	r2, [sp, #20]
 801522a:	441d      	add	r5, r3
 801522c:	4498      	add	r8, r3
 801522e:	e7c2      	b.n	80151b6 <_dtoa_r+0x846>
 8015230:	4603      	mov	r3, r0
 8015232:	e7f6      	b.n	8015222 <_dtoa_r+0x8b2>
 8015234:	f1b9 0f00 	cmp.w	r9, #0
 8015238:	dc38      	bgt.n	80152ac <_dtoa_r+0x93c>
 801523a:	9b06      	ldr	r3, [sp, #24]
 801523c:	2b02      	cmp	r3, #2
 801523e:	dd35      	ble.n	80152ac <_dtoa_r+0x93c>
 8015240:	f8cd 9008 	str.w	r9, [sp, #8]
 8015244:	9b02      	ldr	r3, [sp, #8]
 8015246:	b963      	cbnz	r3, 8015262 <_dtoa_r+0x8f2>
 8015248:	4639      	mov	r1, r7
 801524a:	2205      	movs	r2, #5
 801524c:	4620      	mov	r0, r4
 801524e:	f000 fee4 	bl	801601a <__multadd>
 8015252:	4601      	mov	r1, r0
 8015254:	4607      	mov	r7, r0
 8015256:	9804      	ldr	r0, [sp, #16]
 8015258:	f001 f8e8 	bl	801642c <__mcmp>
 801525c:	2800      	cmp	r0, #0
 801525e:	f73f adcc 	bgt.w	8014dfa <_dtoa_r+0x48a>
 8015262:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015264:	465d      	mov	r5, fp
 8015266:	ea6f 0a03 	mvn.w	sl, r3
 801526a:	f04f 0900 	mov.w	r9, #0
 801526e:	4639      	mov	r1, r7
 8015270:	4620      	mov	r0, r4
 8015272:	f000 febb 	bl	8015fec <_Bfree>
 8015276:	2e00      	cmp	r6, #0
 8015278:	f43f aeb7 	beq.w	8014fea <_dtoa_r+0x67a>
 801527c:	f1b9 0f00 	cmp.w	r9, #0
 8015280:	d005      	beq.n	801528e <_dtoa_r+0x91e>
 8015282:	45b1      	cmp	r9, r6
 8015284:	d003      	beq.n	801528e <_dtoa_r+0x91e>
 8015286:	4649      	mov	r1, r9
 8015288:	4620      	mov	r0, r4
 801528a:	f000 feaf 	bl	8015fec <_Bfree>
 801528e:	4631      	mov	r1, r6
 8015290:	4620      	mov	r0, r4
 8015292:	f000 feab 	bl	8015fec <_Bfree>
 8015296:	e6a8      	b.n	8014fea <_dtoa_r+0x67a>
 8015298:	2700      	movs	r7, #0
 801529a:	463e      	mov	r6, r7
 801529c:	e7e1      	b.n	8015262 <_dtoa_r+0x8f2>
 801529e:	f8dd a020 	ldr.w	sl, [sp, #32]
 80152a2:	463e      	mov	r6, r7
 80152a4:	e5a9      	b.n	8014dfa <_dtoa_r+0x48a>
 80152a6:	bf00      	nop
 80152a8:	40240000 	.word	0x40240000
 80152ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80152ae:	f8cd 9008 	str.w	r9, [sp, #8]
 80152b2:	2b00      	cmp	r3, #0
 80152b4:	f000 80fa 	beq.w	80154ac <_dtoa_r+0xb3c>
 80152b8:	2d00      	cmp	r5, #0
 80152ba:	dd05      	ble.n	80152c8 <_dtoa_r+0x958>
 80152bc:	4631      	mov	r1, r6
 80152be:	462a      	mov	r2, r5
 80152c0:	4620      	mov	r0, r4
 80152c2:	f001 f85f 	bl	8016384 <__lshift>
 80152c6:	4606      	mov	r6, r0
 80152c8:	9b07      	ldr	r3, [sp, #28]
 80152ca:	2b00      	cmp	r3, #0
 80152cc:	d04c      	beq.n	8015368 <_dtoa_r+0x9f8>
 80152ce:	6871      	ldr	r1, [r6, #4]
 80152d0:	4620      	mov	r0, r4
 80152d2:	f000 fe57 	bl	8015f84 <_Balloc>
 80152d6:	6932      	ldr	r2, [r6, #16]
 80152d8:	3202      	adds	r2, #2
 80152da:	4605      	mov	r5, r0
 80152dc:	0092      	lsls	r2, r2, #2
 80152de:	f106 010c 	add.w	r1, r6, #12
 80152e2:	300c      	adds	r0, #12
 80152e4:	f7fd fb68 	bl	80129b8 <memcpy>
 80152e8:	2201      	movs	r2, #1
 80152ea:	4629      	mov	r1, r5
 80152ec:	4620      	mov	r0, r4
 80152ee:	f001 f849 	bl	8016384 <__lshift>
 80152f2:	9b00      	ldr	r3, [sp, #0]
 80152f4:	f8cd b014 	str.w	fp, [sp, #20]
 80152f8:	f003 0301 	and.w	r3, r3, #1
 80152fc:	46b1      	mov	r9, r6
 80152fe:	9307      	str	r3, [sp, #28]
 8015300:	4606      	mov	r6, r0
 8015302:	4639      	mov	r1, r7
 8015304:	9804      	ldr	r0, [sp, #16]
 8015306:	f7ff faa7 	bl	8014858 <quorem>
 801530a:	4649      	mov	r1, r9
 801530c:	4605      	mov	r5, r0
 801530e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015312:	9804      	ldr	r0, [sp, #16]
 8015314:	f001 f88a 	bl	801642c <__mcmp>
 8015318:	4632      	mov	r2, r6
 801531a:	9000      	str	r0, [sp, #0]
 801531c:	4639      	mov	r1, r7
 801531e:	4620      	mov	r0, r4
 8015320:	f001 f89e 	bl	8016460 <__mdiff>
 8015324:	68c3      	ldr	r3, [r0, #12]
 8015326:	4602      	mov	r2, r0
 8015328:	bb03      	cbnz	r3, 801536c <_dtoa_r+0x9fc>
 801532a:	4601      	mov	r1, r0
 801532c:	9008      	str	r0, [sp, #32]
 801532e:	9804      	ldr	r0, [sp, #16]
 8015330:	f001 f87c 	bl	801642c <__mcmp>
 8015334:	9a08      	ldr	r2, [sp, #32]
 8015336:	4603      	mov	r3, r0
 8015338:	4611      	mov	r1, r2
 801533a:	4620      	mov	r0, r4
 801533c:	9308      	str	r3, [sp, #32]
 801533e:	f000 fe55 	bl	8015fec <_Bfree>
 8015342:	9b08      	ldr	r3, [sp, #32]
 8015344:	b9a3      	cbnz	r3, 8015370 <_dtoa_r+0xa00>
 8015346:	9a06      	ldr	r2, [sp, #24]
 8015348:	b992      	cbnz	r2, 8015370 <_dtoa_r+0xa00>
 801534a:	9a07      	ldr	r2, [sp, #28]
 801534c:	b982      	cbnz	r2, 8015370 <_dtoa_r+0xa00>
 801534e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015352:	d029      	beq.n	80153a8 <_dtoa_r+0xa38>
 8015354:	9b00      	ldr	r3, [sp, #0]
 8015356:	2b00      	cmp	r3, #0
 8015358:	dd01      	ble.n	801535e <_dtoa_r+0x9ee>
 801535a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801535e:	9b05      	ldr	r3, [sp, #20]
 8015360:	1c5d      	adds	r5, r3, #1
 8015362:	f883 8000 	strb.w	r8, [r3]
 8015366:	e782      	b.n	801526e <_dtoa_r+0x8fe>
 8015368:	4630      	mov	r0, r6
 801536a:	e7c2      	b.n	80152f2 <_dtoa_r+0x982>
 801536c:	2301      	movs	r3, #1
 801536e:	e7e3      	b.n	8015338 <_dtoa_r+0x9c8>
 8015370:	9a00      	ldr	r2, [sp, #0]
 8015372:	2a00      	cmp	r2, #0
 8015374:	db04      	blt.n	8015380 <_dtoa_r+0xa10>
 8015376:	d125      	bne.n	80153c4 <_dtoa_r+0xa54>
 8015378:	9a06      	ldr	r2, [sp, #24]
 801537a:	bb1a      	cbnz	r2, 80153c4 <_dtoa_r+0xa54>
 801537c:	9a07      	ldr	r2, [sp, #28]
 801537e:	bb0a      	cbnz	r2, 80153c4 <_dtoa_r+0xa54>
 8015380:	2b00      	cmp	r3, #0
 8015382:	ddec      	ble.n	801535e <_dtoa_r+0x9ee>
 8015384:	2201      	movs	r2, #1
 8015386:	9904      	ldr	r1, [sp, #16]
 8015388:	4620      	mov	r0, r4
 801538a:	f000 fffb 	bl	8016384 <__lshift>
 801538e:	4639      	mov	r1, r7
 8015390:	9004      	str	r0, [sp, #16]
 8015392:	f001 f84b 	bl	801642c <__mcmp>
 8015396:	2800      	cmp	r0, #0
 8015398:	dc03      	bgt.n	80153a2 <_dtoa_r+0xa32>
 801539a:	d1e0      	bne.n	801535e <_dtoa_r+0x9ee>
 801539c:	f018 0f01 	tst.w	r8, #1
 80153a0:	d0dd      	beq.n	801535e <_dtoa_r+0x9ee>
 80153a2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80153a6:	d1d8      	bne.n	801535a <_dtoa_r+0x9ea>
 80153a8:	9b05      	ldr	r3, [sp, #20]
 80153aa:	9a05      	ldr	r2, [sp, #20]
 80153ac:	1c5d      	adds	r5, r3, #1
 80153ae:	2339      	movs	r3, #57	; 0x39
 80153b0:	7013      	strb	r3, [r2, #0]
 80153b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80153b6:	2b39      	cmp	r3, #57	; 0x39
 80153b8:	f105 32ff 	add.w	r2, r5, #4294967295
 80153bc:	d04f      	beq.n	801545e <_dtoa_r+0xaee>
 80153be:	3301      	adds	r3, #1
 80153c0:	7013      	strb	r3, [r2, #0]
 80153c2:	e754      	b.n	801526e <_dtoa_r+0x8fe>
 80153c4:	9a05      	ldr	r2, [sp, #20]
 80153c6:	2b00      	cmp	r3, #0
 80153c8:	f102 0501 	add.w	r5, r2, #1
 80153cc:	dd06      	ble.n	80153dc <_dtoa_r+0xa6c>
 80153ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80153d2:	d0e9      	beq.n	80153a8 <_dtoa_r+0xa38>
 80153d4:	f108 0801 	add.w	r8, r8, #1
 80153d8:	9b05      	ldr	r3, [sp, #20]
 80153da:	e7c2      	b.n	8015362 <_dtoa_r+0x9f2>
 80153dc:	9a02      	ldr	r2, [sp, #8]
 80153de:	f805 8c01 	strb.w	r8, [r5, #-1]
 80153e2:	eba5 030b 	sub.w	r3, r5, fp
 80153e6:	4293      	cmp	r3, r2
 80153e8:	d021      	beq.n	801542e <_dtoa_r+0xabe>
 80153ea:	2300      	movs	r3, #0
 80153ec:	220a      	movs	r2, #10
 80153ee:	9904      	ldr	r1, [sp, #16]
 80153f0:	4620      	mov	r0, r4
 80153f2:	f000 fe12 	bl	801601a <__multadd>
 80153f6:	45b1      	cmp	r9, r6
 80153f8:	9004      	str	r0, [sp, #16]
 80153fa:	f04f 0300 	mov.w	r3, #0
 80153fe:	f04f 020a 	mov.w	r2, #10
 8015402:	4649      	mov	r1, r9
 8015404:	4620      	mov	r0, r4
 8015406:	d105      	bne.n	8015414 <_dtoa_r+0xaa4>
 8015408:	f000 fe07 	bl	801601a <__multadd>
 801540c:	4681      	mov	r9, r0
 801540e:	4606      	mov	r6, r0
 8015410:	9505      	str	r5, [sp, #20]
 8015412:	e776      	b.n	8015302 <_dtoa_r+0x992>
 8015414:	f000 fe01 	bl	801601a <__multadd>
 8015418:	4631      	mov	r1, r6
 801541a:	4681      	mov	r9, r0
 801541c:	2300      	movs	r3, #0
 801541e:	220a      	movs	r2, #10
 8015420:	4620      	mov	r0, r4
 8015422:	f000 fdfa 	bl	801601a <__multadd>
 8015426:	4606      	mov	r6, r0
 8015428:	e7f2      	b.n	8015410 <_dtoa_r+0xaa0>
 801542a:	f04f 0900 	mov.w	r9, #0
 801542e:	2201      	movs	r2, #1
 8015430:	9904      	ldr	r1, [sp, #16]
 8015432:	4620      	mov	r0, r4
 8015434:	f000 ffa6 	bl	8016384 <__lshift>
 8015438:	4639      	mov	r1, r7
 801543a:	9004      	str	r0, [sp, #16]
 801543c:	f000 fff6 	bl	801642c <__mcmp>
 8015440:	2800      	cmp	r0, #0
 8015442:	dcb6      	bgt.n	80153b2 <_dtoa_r+0xa42>
 8015444:	d102      	bne.n	801544c <_dtoa_r+0xadc>
 8015446:	f018 0f01 	tst.w	r8, #1
 801544a:	d1b2      	bne.n	80153b2 <_dtoa_r+0xa42>
 801544c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015450:	2b30      	cmp	r3, #48	; 0x30
 8015452:	f105 32ff 	add.w	r2, r5, #4294967295
 8015456:	f47f af0a 	bne.w	801526e <_dtoa_r+0x8fe>
 801545a:	4615      	mov	r5, r2
 801545c:	e7f6      	b.n	801544c <_dtoa_r+0xadc>
 801545e:	4593      	cmp	fp, r2
 8015460:	d105      	bne.n	801546e <_dtoa_r+0xafe>
 8015462:	2331      	movs	r3, #49	; 0x31
 8015464:	f10a 0a01 	add.w	sl, sl, #1
 8015468:	f88b 3000 	strb.w	r3, [fp]
 801546c:	e6ff      	b.n	801526e <_dtoa_r+0x8fe>
 801546e:	4615      	mov	r5, r2
 8015470:	e79f      	b.n	80153b2 <_dtoa_r+0xa42>
 8015472:	f8df b064 	ldr.w	fp, [pc, #100]	; 80154d8 <_dtoa_r+0xb68>
 8015476:	e007      	b.n	8015488 <_dtoa_r+0xb18>
 8015478:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801547a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80154dc <_dtoa_r+0xb6c>
 801547e:	b11b      	cbz	r3, 8015488 <_dtoa_r+0xb18>
 8015480:	f10b 0308 	add.w	r3, fp, #8
 8015484:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8015486:	6013      	str	r3, [r2, #0]
 8015488:	4658      	mov	r0, fp
 801548a:	b017      	add	sp, #92	; 0x5c
 801548c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015490:	9b06      	ldr	r3, [sp, #24]
 8015492:	2b01      	cmp	r3, #1
 8015494:	f77f ae35 	ble.w	8015102 <_dtoa_r+0x792>
 8015498:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801549a:	9307      	str	r3, [sp, #28]
 801549c:	e649      	b.n	8015132 <_dtoa_r+0x7c2>
 801549e:	9b02      	ldr	r3, [sp, #8]
 80154a0:	2b00      	cmp	r3, #0
 80154a2:	dc03      	bgt.n	80154ac <_dtoa_r+0xb3c>
 80154a4:	9b06      	ldr	r3, [sp, #24]
 80154a6:	2b02      	cmp	r3, #2
 80154a8:	f73f aecc 	bgt.w	8015244 <_dtoa_r+0x8d4>
 80154ac:	465d      	mov	r5, fp
 80154ae:	4639      	mov	r1, r7
 80154b0:	9804      	ldr	r0, [sp, #16]
 80154b2:	f7ff f9d1 	bl	8014858 <quorem>
 80154b6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80154ba:	f805 8b01 	strb.w	r8, [r5], #1
 80154be:	9a02      	ldr	r2, [sp, #8]
 80154c0:	eba5 030b 	sub.w	r3, r5, fp
 80154c4:	429a      	cmp	r2, r3
 80154c6:	ddb0      	ble.n	801542a <_dtoa_r+0xaba>
 80154c8:	2300      	movs	r3, #0
 80154ca:	220a      	movs	r2, #10
 80154cc:	9904      	ldr	r1, [sp, #16]
 80154ce:	4620      	mov	r0, r4
 80154d0:	f000 fda3 	bl	801601a <__multadd>
 80154d4:	9004      	str	r0, [sp, #16]
 80154d6:	e7ea      	b.n	80154ae <_dtoa_r+0xb3e>
 80154d8:	080180b3 	.word	0x080180b3
 80154dc:	08017f10 	.word	0x08017f10

080154e0 <__sflush_r>:
 80154e0:	898a      	ldrh	r2, [r1, #12]
 80154e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80154e6:	4605      	mov	r5, r0
 80154e8:	0710      	lsls	r0, r2, #28
 80154ea:	460c      	mov	r4, r1
 80154ec:	d458      	bmi.n	80155a0 <__sflush_r+0xc0>
 80154ee:	684b      	ldr	r3, [r1, #4]
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	dc05      	bgt.n	8015500 <__sflush_r+0x20>
 80154f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80154f6:	2b00      	cmp	r3, #0
 80154f8:	dc02      	bgt.n	8015500 <__sflush_r+0x20>
 80154fa:	2000      	movs	r0, #0
 80154fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015500:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015502:	2e00      	cmp	r6, #0
 8015504:	d0f9      	beq.n	80154fa <__sflush_r+0x1a>
 8015506:	2300      	movs	r3, #0
 8015508:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801550c:	682f      	ldr	r7, [r5, #0]
 801550e:	6a21      	ldr	r1, [r4, #32]
 8015510:	602b      	str	r3, [r5, #0]
 8015512:	d032      	beq.n	801557a <__sflush_r+0x9a>
 8015514:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015516:	89a3      	ldrh	r3, [r4, #12]
 8015518:	075a      	lsls	r2, r3, #29
 801551a:	d505      	bpl.n	8015528 <__sflush_r+0x48>
 801551c:	6863      	ldr	r3, [r4, #4]
 801551e:	1ac0      	subs	r0, r0, r3
 8015520:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015522:	b10b      	cbz	r3, 8015528 <__sflush_r+0x48>
 8015524:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015526:	1ac0      	subs	r0, r0, r3
 8015528:	2300      	movs	r3, #0
 801552a:	4602      	mov	r2, r0
 801552c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801552e:	6a21      	ldr	r1, [r4, #32]
 8015530:	4628      	mov	r0, r5
 8015532:	47b0      	blx	r6
 8015534:	1c43      	adds	r3, r0, #1
 8015536:	89a3      	ldrh	r3, [r4, #12]
 8015538:	d106      	bne.n	8015548 <__sflush_r+0x68>
 801553a:	6829      	ldr	r1, [r5, #0]
 801553c:	291d      	cmp	r1, #29
 801553e:	d848      	bhi.n	80155d2 <__sflush_r+0xf2>
 8015540:	4a29      	ldr	r2, [pc, #164]	; (80155e8 <__sflush_r+0x108>)
 8015542:	40ca      	lsrs	r2, r1
 8015544:	07d6      	lsls	r6, r2, #31
 8015546:	d544      	bpl.n	80155d2 <__sflush_r+0xf2>
 8015548:	2200      	movs	r2, #0
 801554a:	6062      	str	r2, [r4, #4]
 801554c:	04d9      	lsls	r1, r3, #19
 801554e:	6922      	ldr	r2, [r4, #16]
 8015550:	6022      	str	r2, [r4, #0]
 8015552:	d504      	bpl.n	801555e <__sflush_r+0x7e>
 8015554:	1c42      	adds	r2, r0, #1
 8015556:	d101      	bne.n	801555c <__sflush_r+0x7c>
 8015558:	682b      	ldr	r3, [r5, #0]
 801555a:	b903      	cbnz	r3, 801555e <__sflush_r+0x7e>
 801555c:	6560      	str	r0, [r4, #84]	; 0x54
 801555e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015560:	602f      	str	r7, [r5, #0]
 8015562:	2900      	cmp	r1, #0
 8015564:	d0c9      	beq.n	80154fa <__sflush_r+0x1a>
 8015566:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801556a:	4299      	cmp	r1, r3
 801556c:	d002      	beq.n	8015574 <__sflush_r+0x94>
 801556e:	4628      	mov	r0, r5
 8015570:	f001 f916 	bl	80167a0 <_free_r>
 8015574:	2000      	movs	r0, #0
 8015576:	6360      	str	r0, [r4, #52]	; 0x34
 8015578:	e7c0      	b.n	80154fc <__sflush_r+0x1c>
 801557a:	2301      	movs	r3, #1
 801557c:	4628      	mov	r0, r5
 801557e:	47b0      	blx	r6
 8015580:	1c41      	adds	r1, r0, #1
 8015582:	d1c8      	bne.n	8015516 <__sflush_r+0x36>
 8015584:	682b      	ldr	r3, [r5, #0]
 8015586:	2b00      	cmp	r3, #0
 8015588:	d0c5      	beq.n	8015516 <__sflush_r+0x36>
 801558a:	2b1d      	cmp	r3, #29
 801558c:	d001      	beq.n	8015592 <__sflush_r+0xb2>
 801558e:	2b16      	cmp	r3, #22
 8015590:	d101      	bne.n	8015596 <__sflush_r+0xb6>
 8015592:	602f      	str	r7, [r5, #0]
 8015594:	e7b1      	b.n	80154fa <__sflush_r+0x1a>
 8015596:	89a3      	ldrh	r3, [r4, #12]
 8015598:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801559c:	81a3      	strh	r3, [r4, #12]
 801559e:	e7ad      	b.n	80154fc <__sflush_r+0x1c>
 80155a0:	690f      	ldr	r7, [r1, #16]
 80155a2:	2f00      	cmp	r7, #0
 80155a4:	d0a9      	beq.n	80154fa <__sflush_r+0x1a>
 80155a6:	0793      	lsls	r3, r2, #30
 80155a8:	680e      	ldr	r6, [r1, #0]
 80155aa:	bf08      	it	eq
 80155ac:	694b      	ldreq	r3, [r1, #20]
 80155ae:	600f      	str	r7, [r1, #0]
 80155b0:	bf18      	it	ne
 80155b2:	2300      	movne	r3, #0
 80155b4:	eba6 0807 	sub.w	r8, r6, r7
 80155b8:	608b      	str	r3, [r1, #8]
 80155ba:	f1b8 0f00 	cmp.w	r8, #0
 80155be:	dd9c      	ble.n	80154fa <__sflush_r+0x1a>
 80155c0:	4643      	mov	r3, r8
 80155c2:	463a      	mov	r2, r7
 80155c4:	6a21      	ldr	r1, [r4, #32]
 80155c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80155c8:	4628      	mov	r0, r5
 80155ca:	47b0      	blx	r6
 80155cc:	2800      	cmp	r0, #0
 80155ce:	dc06      	bgt.n	80155de <__sflush_r+0xfe>
 80155d0:	89a3      	ldrh	r3, [r4, #12]
 80155d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80155d6:	81a3      	strh	r3, [r4, #12]
 80155d8:	f04f 30ff 	mov.w	r0, #4294967295
 80155dc:	e78e      	b.n	80154fc <__sflush_r+0x1c>
 80155de:	4407      	add	r7, r0
 80155e0:	eba8 0800 	sub.w	r8, r8, r0
 80155e4:	e7e9      	b.n	80155ba <__sflush_r+0xda>
 80155e6:	bf00      	nop
 80155e8:	20400001 	.word	0x20400001

080155ec <_fflush_r>:
 80155ec:	b538      	push	{r3, r4, r5, lr}
 80155ee:	690b      	ldr	r3, [r1, #16]
 80155f0:	4605      	mov	r5, r0
 80155f2:	460c      	mov	r4, r1
 80155f4:	b1db      	cbz	r3, 801562e <_fflush_r+0x42>
 80155f6:	b118      	cbz	r0, 8015600 <_fflush_r+0x14>
 80155f8:	6983      	ldr	r3, [r0, #24]
 80155fa:	b90b      	cbnz	r3, 8015600 <_fflush_r+0x14>
 80155fc:	f000 f860 	bl	80156c0 <__sinit>
 8015600:	4b0c      	ldr	r3, [pc, #48]	; (8015634 <_fflush_r+0x48>)
 8015602:	429c      	cmp	r4, r3
 8015604:	d109      	bne.n	801561a <_fflush_r+0x2e>
 8015606:	686c      	ldr	r4, [r5, #4]
 8015608:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801560c:	b17b      	cbz	r3, 801562e <_fflush_r+0x42>
 801560e:	4621      	mov	r1, r4
 8015610:	4628      	mov	r0, r5
 8015612:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015616:	f7ff bf63 	b.w	80154e0 <__sflush_r>
 801561a:	4b07      	ldr	r3, [pc, #28]	; (8015638 <_fflush_r+0x4c>)
 801561c:	429c      	cmp	r4, r3
 801561e:	d101      	bne.n	8015624 <_fflush_r+0x38>
 8015620:	68ac      	ldr	r4, [r5, #8]
 8015622:	e7f1      	b.n	8015608 <_fflush_r+0x1c>
 8015624:	4b05      	ldr	r3, [pc, #20]	; (801563c <_fflush_r+0x50>)
 8015626:	429c      	cmp	r4, r3
 8015628:	bf08      	it	eq
 801562a:	68ec      	ldreq	r4, [r5, #12]
 801562c:	e7ec      	b.n	8015608 <_fflush_r+0x1c>
 801562e:	2000      	movs	r0, #0
 8015630:	bd38      	pop	{r3, r4, r5, pc}
 8015632:	bf00      	nop
 8015634:	08017f40 	.word	0x08017f40
 8015638:	08017f60 	.word	0x08017f60
 801563c:	08017f20 	.word	0x08017f20

08015640 <std>:
 8015640:	2300      	movs	r3, #0
 8015642:	b510      	push	{r4, lr}
 8015644:	4604      	mov	r4, r0
 8015646:	e9c0 3300 	strd	r3, r3, [r0]
 801564a:	6083      	str	r3, [r0, #8]
 801564c:	8181      	strh	r1, [r0, #12]
 801564e:	6643      	str	r3, [r0, #100]	; 0x64
 8015650:	81c2      	strh	r2, [r0, #14]
 8015652:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015656:	6183      	str	r3, [r0, #24]
 8015658:	4619      	mov	r1, r3
 801565a:	2208      	movs	r2, #8
 801565c:	305c      	adds	r0, #92	; 0x5c
 801565e:	f7fd f9b6 	bl	80129ce <memset>
 8015662:	4b05      	ldr	r3, [pc, #20]	; (8015678 <std+0x38>)
 8015664:	6263      	str	r3, [r4, #36]	; 0x24
 8015666:	4b05      	ldr	r3, [pc, #20]	; (801567c <std+0x3c>)
 8015668:	62a3      	str	r3, [r4, #40]	; 0x28
 801566a:	4b05      	ldr	r3, [pc, #20]	; (8015680 <std+0x40>)
 801566c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801566e:	4b05      	ldr	r3, [pc, #20]	; (8015684 <std+0x44>)
 8015670:	6224      	str	r4, [r4, #32]
 8015672:	6323      	str	r3, [r4, #48]	; 0x30
 8015674:	bd10      	pop	{r4, pc}
 8015676:	bf00      	nop
 8015678:	0801385d 	.word	0x0801385d
 801567c:	08013883 	.word	0x08013883
 8015680:	080138bb 	.word	0x080138bb
 8015684:	080138df 	.word	0x080138df

08015688 <_cleanup_r>:
 8015688:	4901      	ldr	r1, [pc, #4]	; (8015690 <_cleanup_r+0x8>)
 801568a:	f000 b885 	b.w	8015798 <_fwalk_reent>
 801568e:	bf00      	nop
 8015690:	080155ed 	.word	0x080155ed

08015694 <__sfmoreglue>:
 8015694:	b570      	push	{r4, r5, r6, lr}
 8015696:	1e4a      	subs	r2, r1, #1
 8015698:	2568      	movs	r5, #104	; 0x68
 801569a:	4355      	muls	r5, r2
 801569c:	460e      	mov	r6, r1
 801569e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80156a2:	f001 f8cb 	bl	801683c <_malloc_r>
 80156a6:	4604      	mov	r4, r0
 80156a8:	b140      	cbz	r0, 80156bc <__sfmoreglue+0x28>
 80156aa:	2100      	movs	r1, #0
 80156ac:	e9c0 1600 	strd	r1, r6, [r0]
 80156b0:	300c      	adds	r0, #12
 80156b2:	60a0      	str	r0, [r4, #8]
 80156b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80156b8:	f7fd f989 	bl	80129ce <memset>
 80156bc:	4620      	mov	r0, r4
 80156be:	bd70      	pop	{r4, r5, r6, pc}

080156c0 <__sinit>:
 80156c0:	6983      	ldr	r3, [r0, #24]
 80156c2:	b510      	push	{r4, lr}
 80156c4:	4604      	mov	r4, r0
 80156c6:	bb33      	cbnz	r3, 8015716 <__sinit+0x56>
 80156c8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80156cc:	6503      	str	r3, [r0, #80]	; 0x50
 80156ce:	4b12      	ldr	r3, [pc, #72]	; (8015718 <__sinit+0x58>)
 80156d0:	4a12      	ldr	r2, [pc, #72]	; (801571c <__sinit+0x5c>)
 80156d2:	681b      	ldr	r3, [r3, #0]
 80156d4:	6282      	str	r2, [r0, #40]	; 0x28
 80156d6:	4298      	cmp	r0, r3
 80156d8:	bf04      	itt	eq
 80156da:	2301      	moveq	r3, #1
 80156dc:	6183      	streq	r3, [r0, #24]
 80156de:	f000 f81f 	bl	8015720 <__sfp>
 80156e2:	6060      	str	r0, [r4, #4]
 80156e4:	4620      	mov	r0, r4
 80156e6:	f000 f81b 	bl	8015720 <__sfp>
 80156ea:	60a0      	str	r0, [r4, #8]
 80156ec:	4620      	mov	r0, r4
 80156ee:	f000 f817 	bl	8015720 <__sfp>
 80156f2:	2200      	movs	r2, #0
 80156f4:	60e0      	str	r0, [r4, #12]
 80156f6:	2104      	movs	r1, #4
 80156f8:	6860      	ldr	r0, [r4, #4]
 80156fa:	f7ff ffa1 	bl	8015640 <std>
 80156fe:	2201      	movs	r2, #1
 8015700:	2109      	movs	r1, #9
 8015702:	68a0      	ldr	r0, [r4, #8]
 8015704:	f7ff ff9c 	bl	8015640 <std>
 8015708:	2202      	movs	r2, #2
 801570a:	2112      	movs	r1, #18
 801570c:	68e0      	ldr	r0, [r4, #12]
 801570e:	f7ff ff97 	bl	8015640 <std>
 8015712:	2301      	movs	r3, #1
 8015714:	61a3      	str	r3, [r4, #24]
 8015716:	bd10      	pop	{r4, pc}
 8015718:	08017e80 	.word	0x08017e80
 801571c:	08015689 	.word	0x08015689

08015720 <__sfp>:
 8015720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015722:	4b1b      	ldr	r3, [pc, #108]	; (8015790 <__sfp+0x70>)
 8015724:	681e      	ldr	r6, [r3, #0]
 8015726:	69b3      	ldr	r3, [r6, #24]
 8015728:	4607      	mov	r7, r0
 801572a:	b913      	cbnz	r3, 8015732 <__sfp+0x12>
 801572c:	4630      	mov	r0, r6
 801572e:	f7ff ffc7 	bl	80156c0 <__sinit>
 8015732:	3648      	adds	r6, #72	; 0x48
 8015734:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015738:	3b01      	subs	r3, #1
 801573a:	d503      	bpl.n	8015744 <__sfp+0x24>
 801573c:	6833      	ldr	r3, [r6, #0]
 801573e:	b133      	cbz	r3, 801574e <__sfp+0x2e>
 8015740:	6836      	ldr	r6, [r6, #0]
 8015742:	e7f7      	b.n	8015734 <__sfp+0x14>
 8015744:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015748:	b16d      	cbz	r5, 8015766 <__sfp+0x46>
 801574a:	3468      	adds	r4, #104	; 0x68
 801574c:	e7f4      	b.n	8015738 <__sfp+0x18>
 801574e:	2104      	movs	r1, #4
 8015750:	4638      	mov	r0, r7
 8015752:	f7ff ff9f 	bl	8015694 <__sfmoreglue>
 8015756:	6030      	str	r0, [r6, #0]
 8015758:	2800      	cmp	r0, #0
 801575a:	d1f1      	bne.n	8015740 <__sfp+0x20>
 801575c:	230c      	movs	r3, #12
 801575e:	603b      	str	r3, [r7, #0]
 8015760:	4604      	mov	r4, r0
 8015762:	4620      	mov	r0, r4
 8015764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015766:	4b0b      	ldr	r3, [pc, #44]	; (8015794 <__sfp+0x74>)
 8015768:	6665      	str	r5, [r4, #100]	; 0x64
 801576a:	e9c4 5500 	strd	r5, r5, [r4]
 801576e:	60a5      	str	r5, [r4, #8]
 8015770:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8015774:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8015778:	2208      	movs	r2, #8
 801577a:	4629      	mov	r1, r5
 801577c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8015780:	f7fd f925 	bl	80129ce <memset>
 8015784:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8015788:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801578c:	e7e9      	b.n	8015762 <__sfp+0x42>
 801578e:	bf00      	nop
 8015790:	08017e80 	.word	0x08017e80
 8015794:	ffff0001 	.word	0xffff0001

08015798 <_fwalk_reent>:
 8015798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801579c:	4680      	mov	r8, r0
 801579e:	4689      	mov	r9, r1
 80157a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80157a4:	2600      	movs	r6, #0
 80157a6:	b914      	cbnz	r4, 80157ae <_fwalk_reent+0x16>
 80157a8:	4630      	mov	r0, r6
 80157aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80157ae:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80157b2:	3f01      	subs	r7, #1
 80157b4:	d501      	bpl.n	80157ba <_fwalk_reent+0x22>
 80157b6:	6824      	ldr	r4, [r4, #0]
 80157b8:	e7f5      	b.n	80157a6 <_fwalk_reent+0xe>
 80157ba:	89ab      	ldrh	r3, [r5, #12]
 80157bc:	2b01      	cmp	r3, #1
 80157be:	d907      	bls.n	80157d0 <_fwalk_reent+0x38>
 80157c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80157c4:	3301      	adds	r3, #1
 80157c6:	d003      	beq.n	80157d0 <_fwalk_reent+0x38>
 80157c8:	4629      	mov	r1, r5
 80157ca:	4640      	mov	r0, r8
 80157cc:	47c8      	blx	r9
 80157ce:	4306      	orrs	r6, r0
 80157d0:	3568      	adds	r5, #104	; 0x68
 80157d2:	e7ee      	b.n	80157b2 <_fwalk_reent+0x1a>

080157d4 <rshift>:
 80157d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80157d6:	6906      	ldr	r6, [r0, #16]
 80157d8:	114b      	asrs	r3, r1, #5
 80157da:	429e      	cmp	r6, r3
 80157dc:	f100 0414 	add.w	r4, r0, #20
 80157e0:	dd30      	ble.n	8015844 <rshift+0x70>
 80157e2:	f011 011f 	ands.w	r1, r1, #31
 80157e6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80157ea:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80157ee:	d108      	bne.n	8015802 <rshift+0x2e>
 80157f0:	4621      	mov	r1, r4
 80157f2:	42b2      	cmp	r2, r6
 80157f4:	460b      	mov	r3, r1
 80157f6:	d211      	bcs.n	801581c <rshift+0x48>
 80157f8:	f852 3b04 	ldr.w	r3, [r2], #4
 80157fc:	f841 3b04 	str.w	r3, [r1], #4
 8015800:	e7f7      	b.n	80157f2 <rshift+0x1e>
 8015802:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8015806:	f1c1 0c20 	rsb	ip, r1, #32
 801580a:	40cd      	lsrs	r5, r1
 801580c:	3204      	adds	r2, #4
 801580e:	4623      	mov	r3, r4
 8015810:	42b2      	cmp	r2, r6
 8015812:	4617      	mov	r7, r2
 8015814:	d30c      	bcc.n	8015830 <rshift+0x5c>
 8015816:	601d      	str	r5, [r3, #0]
 8015818:	b105      	cbz	r5, 801581c <rshift+0x48>
 801581a:	3304      	adds	r3, #4
 801581c:	1b1a      	subs	r2, r3, r4
 801581e:	42a3      	cmp	r3, r4
 8015820:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015824:	bf08      	it	eq
 8015826:	2300      	moveq	r3, #0
 8015828:	6102      	str	r2, [r0, #16]
 801582a:	bf08      	it	eq
 801582c:	6143      	streq	r3, [r0, #20]
 801582e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015830:	683f      	ldr	r7, [r7, #0]
 8015832:	fa07 f70c 	lsl.w	r7, r7, ip
 8015836:	433d      	orrs	r5, r7
 8015838:	f843 5b04 	str.w	r5, [r3], #4
 801583c:	f852 5b04 	ldr.w	r5, [r2], #4
 8015840:	40cd      	lsrs	r5, r1
 8015842:	e7e5      	b.n	8015810 <rshift+0x3c>
 8015844:	4623      	mov	r3, r4
 8015846:	e7e9      	b.n	801581c <rshift+0x48>

08015848 <__hexdig_fun>:
 8015848:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801584c:	2b09      	cmp	r3, #9
 801584e:	d802      	bhi.n	8015856 <__hexdig_fun+0xe>
 8015850:	3820      	subs	r0, #32
 8015852:	b2c0      	uxtb	r0, r0
 8015854:	4770      	bx	lr
 8015856:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801585a:	2b05      	cmp	r3, #5
 801585c:	d801      	bhi.n	8015862 <__hexdig_fun+0x1a>
 801585e:	3847      	subs	r0, #71	; 0x47
 8015860:	e7f7      	b.n	8015852 <__hexdig_fun+0xa>
 8015862:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8015866:	2b05      	cmp	r3, #5
 8015868:	d801      	bhi.n	801586e <__hexdig_fun+0x26>
 801586a:	3827      	subs	r0, #39	; 0x27
 801586c:	e7f1      	b.n	8015852 <__hexdig_fun+0xa>
 801586e:	2000      	movs	r0, #0
 8015870:	4770      	bx	lr

08015872 <__gethex>:
 8015872:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015876:	b08b      	sub	sp, #44	; 0x2c
 8015878:	468a      	mov	sl, r1
 801587a:	9002      	str	r0, [sp, #8]
 801587c:	9816      	ldr	r0, [sp, #88]	; 0x58
 801587e:	9306      	str	r3, [sp, #24]
 8015880:	4690      	mov	r8, r2
 8015882:	f000 fadf 	bl	8015e44 <__localeconv_l>
 8015886:	6803      	ldr	r3, [r0, #0]
 8015888:	9303      	str	r3, [sp, #12]
 801588a:	4618      	mov	r0, r3
 801588c:	f7ea fcb8 	bl	8000200 <strlen>
 8015890:	9b03      	ldr	r3, [sp, #12]
 8015892:	9001      	str	r0, [sp, #4]
 8015894:	4403      	add	r3, r0
 8015896:	f04f 0b00 	mov.w	fp, #0
 801589a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801589e:	9307      	str	r3, [sp, #28]
 80158a0:	f8da 3000 	ldr.w	r3, [sl]
 80158a4:	3302      	adds	r3, #2
 80158a6:	461f      	mov	r7, r3
 80158a8:	f813 0b01 	ldrb.w	r0, [r3], #1
 80158ac:	2830      	cmp	r0, #48	; 0x30
 80158ae:	d06c      	beq.n	801598a <__gethex+0x118>
 80158b0:	f7ff ffca 	bl	8015848 <__hexdig_fun>
 80158b4:	4604      	mov	r4, r0
 80158b6:	2800      	cmp	r0, #0
 80158b8:	d16a      	bne.n	8015990 <__gethex+0x11e>
 80158ba:	9a01      	ldr	r2, [sp, #4]
 80158bc:	9903      	ldr	r1, [sp, #12]
 80158be:	4638      	mov	r0, r7
 80158c0:	f001 fdfe 	bl	80174c0 <strncmp>
 80158c4:	2800      	cmp	r0, #0
 80158c6:	d166      	bne.n	8015996 <__gethex+0x124>
 80158c8:	9b01      	ldr	r3, [sp, #4]
 80158ca:	5cf8      	ldrb	r0, [r7, r3]
 80158cc:	18fe      	adds	r6, r7, r3
 80158ce:	f7ff ffbb 	bl	8015848 <__hexdig_fun>
 80158d2:	2800      	cmp	r0, #0
 80158d4:	d062      	beq.n	801599c <__gethex+0x12a>
 80158d6:	4633      	mov	r3, r6
 80158d8:	7818      	ldrb	r0, [r3, #0]
 80158da:	2830      	cmp	r0, #48	; 0x30
 80158dc:	461f      	mov	r7, r3
 80158de:	f103 0301 	add.w	r3, r3, #1
 80158e2:	d0f9      	beq.n	80158d8 <__gethex+0x66>
 80158e4:	f7ff ffb0 	bl	8015848 <__hexdig_fun>
 80158e8:	fab0 f580 	clz	r5, r0
 80158ec:	096d      	lsrs	r5, r5, #5
 80158ee:	4634      	mov	r4, r6
 80158f0:	f04f 0b01 	mov.w	fp, #1
 80158f4:	463a      	mov	r2, r7
 80158f6:	4616      	mov	r6, r2
 80158f8:	3201      	adds	r2, #1
 80158fa:	7830      	ldrb	r0, [r6, #0]
 80158fc:	f7ff ffa4 	bl	8015848 <__hexdig_fun>
 8015900:	2800      	cmp	r0, #0
 8015902:	d1f8      	bne.n	80158f6 <__gethex+0x84>
 8015904:	9a01      	ldr	r2, [sp, #4]
 8015906:	9903      	ldr	r1, [sp, #12]
 8015908:	4630      	mov	r0, r6
 801590a:	f001 fdd9 	bl	80174c0 <strncmp>
 801590e:	b950      	cbnz	r0, 8015926 <__gethex+0xb4>
 8015910:	b954      	cbnz	r4, 8015928 <__gethex+0xb6>
 8015912:	9b01      	ldr	r3, [sp, #4]
 8015914:	18f4      	adds	r4, r6, r3
 8015916:	4622      	mov	r2, r4
 8015918:	4616      	mov	r6, r2
 801591a:	3201      	adds	r2, #1
 801591c:	7830      	ldrb	r0, [r6, #0]
 801591e:	f7ff ff93 	bl	8015848 <__hexdig_fun>
 8015922:	2800      	cmp	r0, #0
 8015924:	d1f8      	bne.n	8015918 <__gethex+0xa6>
 8015926:	b10c      	cbz	r4, 801592c <__gethex+0xba>
 8015928:	1ba4      	subs	r4, r4, r6
 801592a:	00a4      	lsls	r4, r4, #2
 801592c:	7833      	ldrb	r3, [r6, #0]
 801592e:	2b50      	cmp	r3, #80	; 0x50
 8015930:	d001      	beq.n	8015936 <__gethex+0xc4>
 8015932:	2b70      	cmp	r3, #112	; 0x70
 8015934:	d140      	bne.n	80159b8 <__gethex+0x146>
 8015936:	7873      	ldrb	r3, [r6, #1]
 8015938:	2b2b      	cmp	r3, #43	; 0x2b
 801593a:	d031      	beq.n	80159a0 <__gethex+0x12e>
 801593c:	2b2d      	cmp	r3, #45	; 0x2d
 801593e:	d033      	beq.n	80159a8 <__gethex+0x136>
 8015940:	1c71      	adds	r1, r6, #1
 8015942:	f04f 0900 	mov.w	r9, #0
 8015946:	7808      	ldrb	r0, [r1, #0]
 8015948:	f7ff ff7e 	bl	8015848 <__hexdig_fun>
 801594c:	1e43      	subs	r3, r0, #1
 801594e:	b2db      	uxtb	r3, r3
 8015950:	2b18      	cmp	r3, #24
 8015952:	d831      	bhi.n	80159b8 <__gethex+0x146>
 8015954:	f1a0 0210 	sub.w	r2, r0, #16
 8015958:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801595c:	f7ff ff74 	bl	8015848 <__hexdig_fun>
 8015960:	1e43      	subs	r3, r0, #1
 8015962:	b2db      	uxtb	r3, r3
 8015964:	2b18      	cmp	r3, #24
 8015966:	d922      	bls.n	80159ae <__gethex+0x13c>
 8015968:	f1b9 0f00 	cmp.w	r9, #0
 801596c:	d000      	beq.n	8015970 <__gethex+0xfe>
 801596e:	4252      	negs	r2, r2
 8015970:	4414      	add	r4, r2
 8015972:	f8ca 1000 	str.w	r1, [sl]
 8015976:	b30d      	cbz	r5, 80159bc <__gethex+0x14a>
 8015978:	f1bb 0f00 	cmp.w	fp, #0
 801597c:	bf0c      	ite	eq
 801597e:	2706      	moveq	r7, #6
 8015980:	2700      	movne	r7, #0
 8015982:	4638      	mov	r0, r7
 8015984:	b00b      	add	sp, #44	; 0x2c
 8015986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801598a:	f10b 0b01 	add.w	fp, fp, #1
 801598e:	e78a      	b.n	80158a6 <__gethex+0x34>
 8015990:	2500      	movs	r5, #0
 8015992:	462c      	mov	r4, r5
 8015994:	e7ae      	b.n	80158f4 <__gethex+0x82>
 8015996:	463e      	mov	r6, r7
 8015998:	2501      	movs	r5, #1
 801599a:	e7c7      	b.n	801592c <__gethex+0xba>
 801599c:	4604      	mov	r4, r0
 801599e:	e7fb      	b.n	8015998 <__gethex+0x126>
 80159a0:	f04f 0900 	mov.w	r9, #0
 80159a4:	1cb1      	adds	r1, r6, #2
 80159a6:	e7ce      	b.n	8015946 <__gethex+0xd4>
 80159a8:	f04f 0901 	mov.w	r9, #1
 80159ac:	e7fa      	b.n	80159a4 <__gethex+0x132>
 80159ae:	230a      	movs	r3, #10
 80159b0:	fb03 0202 	mla	r2, r3, r2, r0
 80159b4:	3a10      	subs	r2, #16
 80159b6:	e7cf      	b.n	8015958 <__gethex+0xe6>
 80159b8:	4631      	mov	r1, r6
 80159ba:	e7da      	b.n	8015972 <__gethex+0x100>
 80159bc:	1bf3      	subs	r3, r6, r7
 80159be:	3b01      	subs	r3, #1
 80159c0:	4629      	mov	r1, r5
 80159c2:	2b07      	cmp	r3, #7
 80159c4:	dc49      	bgt.n	8015a5a <__gethex+0x1e8>
 80159c6:	9802      	ldr	r0, [sp, #8]
 80159c8:	f000 fadc 	bl	8015f84 <_Balloc>
 80159cc:	9b01      	ldr	r3, [sp, #4]
 80159ce:	f100 0914 	add.w	r9, r0, #20
 80159d2:	f04f 0b00 	mov.w	fp, #0
 80159d6:	f1c3 0301 	rsb	r3, r3, #1
 80159da:	4605      	mov	r5, r0
 80159dc:	f8cd 9010 	str.w	r9, [sp, #16]
 80159e0:	46da      	mov	sl, fp
 80159e2:	9308      	str	r3, [sp, #32]
 80159e4:	42b7      	cmp	r7, r6
 80159e6:	d33b      	bcc.n	8015a60 <__gethex+0x1ee>
 80159e8:	9804      	ldr	r0, [sp, #16]
 80159ea:	f840 ab04 	str.w	sl, [r0], #4
 80159ee:	eba0 0009 	sub.w	r0, r0, r9
 80159f2:	1080      	asrs	r0, r0, #2
 80159f4:	6128      	str	r0, [r5, #16]
 80159f6:	0147      	lsls	r7, r0, #5
 80159f8:	4650      	mov	r0, sl
 80159fa:	f000 fb87 	bl	801610c <__hi0bits>
 80159fe:	f8d8 6000 	ldr.w	r6, [r8]
 8015a02:	1a3f      	subs	r7, r7, r0
 8015a04:	42b7      	cmp	r7, r6
 8015a06:	dd64      	ble.n	8015ad2 <__gethex+0x260>
 8015a08:	1bbf      	subs	r7, r7, r6
 8015a0a:	4639      	mov	r1, r7
 8015a0c:	4628      	mov	r0, r5
 8015a0e:	f000 fe97 	bl	8016740 <__any_on>
 8015a12:	4682      	mov	sl, r0
 8015a14:	b178      	cbz	r0, 8015a36 <__gethex+0x1c4>
 8015a16:	1e7b      	subs	r3, r7, #1
 8015a18:	1159      	asrs	r1, r3, #5
 8015a1a:	f003 021f 	and.w	r2, r3, #31
 8015a1e:	f04f 0a01 	mov.w	sl, #1
 8015a22:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015a26:	fa0a f202 	lsl.w	r2, sl, r2
 8015a2a:	420a      	tst	r2, r1
 8015a2c:	d003      	beq.n	8015a36 <__gethex+0x1c4>
 8015a2e:	4553      	cmp	r3, sl
 8015a30:	dc46      	bgt.n	8015ac0 <__gethex+0x24e>
 8015a32:	f04f 0a02 	mov.w	sl, #2
 8015a36:	4639      	mov	r1, r7
 8015a38:	4628      	mov	r0, r5
 8015a3a:	f7ff fecb 	bl	80157d4 <rshift>
 8015a3e:	443c      	add	r4, r7
 8015a40:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015a44:	42a3      	cmp	r3, r4
 8015a46:	da52      	bge.n	8015aee <__gethex+0x27c>
 8015a48:	4629      	mov	r1, r5
 8015a4a:	9802      	ldr	r0, [sp, #8]
 8015a4c:	f000 face 	bl	8015fec <_Bfree>
 8015a50:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015a52:	2300      	movs	r3, #0
 8015a54:	6013      	str	r3, [r2, #0]
 8015a56:	27a3      	movs	r7, #163	; 0xa3
 8015a58:	e793      	b.n	8015982 <__gethex+0x110>
 8015a5a:	3101      	adds	r1, #1
 8015a5c:	105b      	asrs	r3, r3, #1
 8015a5e:	e7b0      	b.n	80159c2 <__gethex+0x150>
 8015a60:	1e73      	subs	r3, r6, #1
 8015a62:	9305      	str	r3, [sp, #20]
 8015a64:	9a07      	ldr	r2, [sp, #28]
 8015a66:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015a6a:	4293      	cmp	r3, r2
 8015a6c:	d018      	beq.n	8015aa0 <__gethex+0x22e>
 8015a6e:	f1bb 0f20 	cmp.w	fp, #32
 8015a72:	d107      	bne.n	8015a84 <__gethex+0x212>
 8015a74:	9b04      	ldr	r3, [sp, #16]
 8015a76:	f8c3 a000 	str.w	sl, [r3]
 8015a7a:	3304      	adds	r3, #4
 8015a7c:	f04f 0a00 	mov.w	sl, #0
 8015a80:	9304      	str	r3, [sp, #16]
 8015a82:	46d3      	mov	fp, sl
 8015a84:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015a88:	f7ff fede 	bl	8015848 <__hexdig_fun>
 8015a8c:	f000 000f 	and.w	r0, r0, #15
 8015a90:	fa00 f00b 	lsl.w	r0, r0, fp
 8015a94:	ea4a 0a00 	orr.w	sl, sl, r0
 8015a98:	f10b 0b04 	add.w	fp, fp, #4
 8015a9c:	9b05      	ldr	r3, [sp, #20]
 8015a9e:	e00d      	b.n	8015abc <__gethex+0x24a>
 8015aa0:	9b05      	ldr	r3, [sp, #20]
 8015aa2:	9a08      	ldr	r2, [sp, #32]
 8015aa4:	4413      	add	r3, r2
 8015aa6:	42bb      	cmp	r3, r7
 8015aa8:	d3e1      	bcc.n	8015a6e <__gethex+0x1fc>
 8015aaa:	4618      	mov	r0, r3
 8015aac:	9a01      	ldr	r2, [sp, #4]
 8015aae:	9903      	ldr	r1, [sp, #12]
 8015ab0:	9309      	str	r3, [sp, #36]	; 0x24
 8015ab2:	f001 fd05 	bl	80174c0 <strncmp>
 8015ab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015ab8:	2800      	cmp	r0, #0
 8015aba:	d1d8      	bne.n	8015a6e <__gethex+0x1fc>
 8015abc:	461e      	mov	r6, r3
 8015abe:	e791      	b.n	80159e4 <__gethex+0x172>
 8015ac0:	1eb9      	subs	r1, r7, #2
 8015ac2:	4628      	mov	r0, r5
 8015ac4:	f000 fe3c 	bl	8016740 <__any_on>
 8015ac8:	2800      	cmp	r0, #0
 8015aca:	d0b2      	beq.n	8015a32 <__gethex+0x1c0>
 8015acc:	f04f 0a03 	mov.w	sl, #3
 8015ad0:	e7b1      	b.n	8015a36 <__gethex+0x1c4>
 8015ad2:	da09      	bge.n	8015ae8 <__gethex+0x276>
 8015ad4:	1bf7      	subs	r7, r6, r7
 8015ad6:	4629      	mov	r1, r5
 8015ad8:	463a      	mov	r2, r7
 8015ada:	9802      	ldr	r0, [sp, #8]
 8015adc:	f000 fc52 	bl	8016384 <__lshift>
 8015ae0:	1be4      	subs	r4, r4, r7
 8015ae2:	4605      	mov	r5, r0
 8015ae4:	f100 0914 	add.w	r9, r0, #20
 8015ae8:	f04f 0a00 	mov.w	sl, #0
 8015aec:	e7a8      	b.n	8015a40 <__gethex+0x1ce>
 8015aee:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015af2:	42a0      	cmp	r0, r4
 8015af4:	dd6a      	ble.n	8015bcc <__gethex+0x35a>
 8015af6:	1b04      	subs	r4, r0, r4
 8015af8:	42a6      	cmp	r6, r4
 8015afa:	dc2e      	bgt.n	8015b5a <__gethex+0x2e8>
 8015afc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015b00:	2b02      	cmp	r3, #2
 8015b02:	d022      	beq.n	8015b4a <__gethex+0x2d8>
 8015b04:	2b03      	cmp	r3, #3
 8015b06:	d024      	beq.n	8015b52 <__gethex+0x2e0>
 8015b08:	2b01      	cmp	r3, #1
 8015b0a:	d115      	bne.n	8015b38 <__gethex+0x2c6>
 8015b0c:	42a6      	cmp	r6, r4
 8015b0e:	d113      	bne.n	8015b38 <__gethex+0x2c6>
 8015b10:	2e01      	cmp	r6, #1
 8015b12:	dc0b      	bgt.n	8015b2c <__gethex+0x2ba>
 8015b14:	9a06      	ldr	r2, [sp, #24]
 8015b16:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015b1a:	6013      	str	r3, [r2, #0]
 8015b1c:	2301      	movs	r3, #1
 8015b1e:	612b      	str	r3, [r5, #16]
 8015b20:	f8c9 3000 	str.w	r3, [r9]
 8015b24:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015b26:	2762      	movs	r7, #98	; 0x62
 8015b28:	601d      	str	r5, [r3, #0]
 8015b2a:	e72a      	b.n	8015982 <__gethex+0x110>
 8015b2c:	1e71      	subs	r1, r6, #1
 8015b2e:	4628      	mov	r0, r5
 8015b30:	f000 fe06 	bl	8016740 <__any_on>
 8015b34:	2800      	cmp	r0, #0
 8015b36:	d1ed      	bne.n	8015b14 <__gethex+0x2a2>
 8015b38:	4629      	mov	r1, r5
 8015b3a:	9802      	ldr	r0, [sp, #8]
 8015b3c:	f000 fa56 	bl	8015fec <_Bfree>
 8015b40:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015b42:	2300      	movs	r3, #0
 8015b44:	6013      	str	r3, [r2, #0]
 8015b46:	2750      	movs	r7, #80	; 0x50
 8015b48:	e71b      	b.n	8015982 <__gethex+0x110>
 8015b4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d0e1      	beq.n	8015b14 <__gethex+0x2a2>
 8015b50:	e7f2      	b.n	8015b38 <__gethex+0x2c6>
 8015b52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015b54:	2b00      	cmp	r3, #0
 8015b56:	d1dd      	bne.n	8015b14 <__gethex+0x2a2>
 8015b58:	e7ee      	b.n	8015b38 <__gethex+0x2c6>
 8015b5a:	1e67      	subs	r7, r4, #1
 8015b5c:	f1ba 0f00 	cmp.w	sl, #0
 8015b60:	d131      	bne.n	8015bc6 <__gethex+0x354>
 8015b62:	b127      	cbz	r7, 8015b6e <__gethex+0x2fc>
 8015b64:	4639      	mov	r1, r7
 8015b66:	4628      	mov	r0, r5
 8015b68:	f000 fdea 	bl	8016740 <__any_on>
 8015b6c:	4682      	mov	sl, r0
 8015b6e:	117a      	asrs	r2, r7, #5
 8015b70:	2301      	movs	r3, #1
 8015b72:	f007 071f 	and.w	r7, r7, #31
 8015b76:	fa03 f707 	lsl.w	r7, r3, r7
 8015b7a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8015b7e:	4621      	mov	r1, r4
 8015b80:	421f      	tst	r7, r3
 8015b82:	4628      	mov	r0, r5
 8015b84:	bf18      	it	ne
 8015b86:	f04a 0a02 	orrne.w	sl, sl, #2
 8015b8a:	1b36      	subs	r6, r6, r4
 8015b8c:	f7ff fe22 	bl	80157d4 <rshift>
 8015b90:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8015b94:	2702      	movs	r7, #2
 8015b96:	f1ba 0f00 	cmp.w	sl, #0
 8015b9a:	d048      	beq.n	8015c2e <__gethex+0x3bc>
 8015b9c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015ba0:	2b02      	cmp	r3, #2
 8015ba2:	d015      	beq.n	8015bd0 <__gethex+0x35e>
 8015ba4:	2b03      	cmp	r3, #3
 8015ba6:	d017      	beq.n	8015bd8 <__gethex+0x366>
 8015ba8:	2b01      	cmp	r3, #1
 8015baa:	d109      	bne.n	8015bc0 <__gethex+0x34e>
 8015bac:	f01a 0f02 	tst.w	sl, #2
 8015bb0:	d006      	beq.n	8015bc0 <__gethex+0x34e>
 8015bb2:	f8d9 3000 	ldr.w	r3, [r9]
 8015bb6:	ea4a 0a03 	orr.w	sl, sl, r3
 8015bba:	f01a 0f01 	tst.w	sl, #1
 8015bbe:	d10e      	bne.n	8015bde <__gethex+0x36c>
 8015bc0:	f047 0710 	orr.w	r7, r7, #16
 8015bc4:	e033      	b.n	8015c2e <__gethex+0x3bc>
 8015bc6:	f04f 0a01 	mov.w	sl, #1
 8015bca:	e7d0      	b.n	8015b6e <__gethex+0x2fc>
 8015bcc:	2701      	movs	r7, #1
 8015bce:	e7e2      	b.n	8015b96 <__gethex+0x324>
 8015bd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015bd2:	f1c3 0301 	rsb	r3, r3, #1
 8015bd6:	9315      	str	r3, [sp, #84]	; 0x54
 8015bd8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015bda:	2b00      	cmp	r3, #0
 8015bdc:	d0f0      	beq.n	8015bc0 <__gethex+0x34e>
 8015bde:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8015be2:	f105 0314 	add.w	r3, r5, #20
 8015be6:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8015bea:	eb03 010a 	add.w	r1, r3, sl
 8015bee:	f04f 0c00 	mov.w	ip, #0
 8015bf2:	4618      	mov	r0, r3
 8015bf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8015bf8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015bfc:	d01c      	beq.n	8015c38 <__gethex+0x3c6>
 8015bfe:	3201      	adds	r2, #1
 8015c00:	6002      	str	r2, [r0, #0]
 8015c02:	2f02      	cmp	r7, #2
 8015c04:	f105 0314 	add.w	r3, r5, #20
 8015c08:	d138      	bne.n	8015c7c <__gethex+0x40a>
 8015c0a:	f8d8 2000 	ldr.w	r2, [r8]
 8015c0e:	3a01      	subs	r2, #1
 8015c10:	42b2      	cmp	r2, r6
 8015c12:	d10a      	bne.n	8015c2a <__gethex+0x3b8>
 8015c14:	1171      	asrs	r1, r6, #5
 8015c16:	2201      	movs	r2, #1
 8015c18:	f006 061f 	and.w	r6, r6, #31
 8015c1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015c20:	fa02 f606 	lsl.w	r6, r2, r6
 8015c24:	421e      	tst	r6, r3
 8015c26:	bf18      	it	ne
 8015c28:	4617      	movne	r7, r2
 8015c2a:	f047 0720 	orr.w	r7, r7, #32
 8015c2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015c30:	601d      	str	r5, [r3, #0]
 8015c32:	9b06      	ldr	r3, [sp, #24]
 8015c34:	601c      	str	r4, [r3, #0]
 8015c36:	e6a4      	b.n	8015982 <__gethex+0x110>
 8015c38:	4299      	cmp	r1, r3
 8015c3a:	f843 cc04 	str.w	ip, [r3, #-4]
 8015c3e:	d8d8      	bhi.n	8015bf2 <__gethex+0x380>
 8015c40:	68ab      	ldr	r3, [r5, #8]
 8015c42:	4599      	cmp	r9, r3
 8015c44:	db12      	blt.n	8015c6c <__gethex+0x3fa>
 8015c46:	6869      	ldr	r1, [r5, #4]
 8015c48:	9802      	ldr	r0, [sp, #8]
 8015c4a:	3101      	adds	r1, #1
 8015c4c:	f000 f99a 	bl	8015f84 <_Balloc>
 8015c50:	692a      	ldr	r2, [r5, #16]
 8015c52:	3202      	adds	r2, #2
 8015c54:	f105 010c 	add.w	r1, r5, #12
 8015c58:	4683      	mov	fp, r0
 8015c5a:	0092      	lsls	r2, r2, #2
 8015c5c:	300c      	adds	r0, #12
 8015c5e:	f7fc feab 	bl	80129b8 <memcpy>
 8015c62:	4629      	mov	r1, r5
 8015c64:	9802      	ldr	r0, [sp, #8]
 8015c66:	f000 f9c1 	bl	8015fec <_Bfree>
 8015c6a:	465d      	mov	r5, fp
 8015c6c:	692b      	ldr	r3, [r5, #16]
 8015c6e:	1c5a      	adds	r2, r3, #1
 8015c70:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8015c74:	612a      	str	r2, [r5, #16]
 8015c76:	2201      	movs	r2, #1
 8015c78:	615a      	str	r2, [r3, #20]
 8015c7a:	e7c2      	b.n	8015c02 <__gethex+0x390>
 8015c7c:	692a      	ldr	r2, [r5, #16]
 8015c7e:	454a      	cmp	r2, r9
 8015c80:	dd0b      	ble.n	8015c9a <__gethex+0x428>
 8015c82:	2101      	movs	r1, #1
 8015c84:	4628      	mov	r0, r5
 8015c86:	f7ff fda5 	bl	80157d4 <rshift>
 8015c8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015c8e:	3401      	adds	r4, #1
 8015c90:	42a3      	cmp	r3, r4
 8015c92:	f6ff aed9 	blt.w	8015a48 <__gethex+0x1d6>
 8015c96:	2701      	movs	r7, #1
 8015c98:	e7c7      	b.n	8015c2a <__gethex+0x3b8>
 8015c9a:	f016 061f 	ands.w	r6, r6, #31
 8015c9e:	d0fa      	beq.n	8015c96 <__gethex+0x424>
 8015ca0:	449a      	add	sl, r3
 8015ca2:	f1c6 0620 	rsb	r6, r6, #32
 8015ca6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8015caa:	f000 fa2f 	bl	801610c <__hi0bits>
 8015cae:	42b0      	cmp	r0, r6
 8015cb0:	dbe7      	blt.n	8015c82 <__gethex+0x410>
 8015cb2:	e7f0      	b.n	8015c96 <__gethex+0x424>

08015cb4 <L_shift>:
 8015cb4:	f1c2 0208 	rsb	r2, r2, #8
 8015cb8:	0092      	lsls	r2, r2, #2
 8015cba:	b570      	push	{r4, r5, r6, lr}
 8015cbc:	f1c2 0620 	rsb	r6, r2, #32
 8015cc0:	6843      	ldr	r3, [r0, #4]
 8015cc2:	6804      	ldr	r4, [r0, #0]
 8015cc4:	fa03 f506 	lsl.w	r5, r3, r6
 8015cc8:	432c      	orrs	r4, r5
 8015cca:	40d3      	lsrs	r3, r2
 8015ccc:	6004      	str	r4, [r0, #0]
 8015cce:	f840 3f04 	str.w	r3, [r0, #4]!
 8015cd2:	4288      	cmp	r0, r1
 8015cd4:	d3f4      	bcc.n	8015cc0 <L_shift+0xc>
 8015cd6:	bd70      	pop	{r4, r5, r6, pc}

08015cd8 <__match>:
 8015cd8:	b530      	push	{r4, r5, lr}
 8015cda:	6803      	ldr	r3, [r0, #0]
 8015cdc:	3301      	adds	r3, #1
 8015cde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015ce2:	b914      	cbnz	r4, 8015cea <__match+0x12>
 8015ce4:	6003      	str	r3, [r0, #0]
 8015ce6:	2001      	movs	r0, #1
 8015ce8:	bd30      	pop	{r4, r5, pc}
 8015cea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015cee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015cf2:	2d19      	cmp	r5, #25
 8015cf4:	bf98      	it	ls
 8015cf6:	3220      	addls	r2, #32
 8015cf8:	42a2      	cmp	r2, r4
 8015cfa:	d0f0      	beq.n	8015cde <__match+0x6>
 8015cfc:	2000      	movs	r0, #0
 8015cfe:	e7f3      	b.n	8015ce8 <__match+0x10>

08015d00 <__hexnan>:
 8015d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d04:	680b      	ldr	r3, [r1, #0]
 8015d06:	6801      	ldr	r1, [r0, #0]
 8015d08:	115f      	asrs	r7, r3, #5
 8015d0a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8015d0e:	f013 031f 	ands.w	r3, r3, #31
 8015d12:	b087      	sub	sp, #28
 8015d14:	bf18      	it	ne
 8015d16:	3704      	addne	r7, #4
 8015d18:	2500      	movs	r5, #0
 8015d1a:	1f3e      	subs	r6, r7, #4
 8015d1c:	4682      	mov	sl, r0
 8015d1e:	4690      	mov	r8, r2
 8015d20:	9301      	str	r3, [sp, #4]
 8015d22:	f847 5c04 	str.w	r5, [r7, #-4]
 8015d26:	46b1      	mov	r9, r6
 8015d28:	4634      	mov	r4, r6
 8015d2a:	9502      	str	r5, [sp, #8]
 8015d2c:	46ab      	mov	fp, r5
 8015d2e:	784a      	ldrb	r2, [r1, #1]
 8015d30:	1c4b      	adds	r3, r1, #1
 8015d32:	9303      	str	r3, [sp, #12]
 8015d34:	b342      	cbz	r2, 8015d88 <__hexnan+0x88>
 8015d36:	4610      	mov	r0, r2
 8015d38:	9105      	str	r1, [sp, #20]
 8015d3a:	9204      	str	r2, [sp, #16]
 8015d3c:	f7ff fd84 	bl	8015848 <__hexdig_fun>
 8015d40:	2800      	cmp	r0, #0
 8015d42:	d143      	bne.n	8015dcc <__hexnan+0xcc>
 8015d44:	9a04      	ldr	r2, [sp, #16]
 8015d46:	9905      	ldr	r1, [sp, #20]
 8015d48:	2a20      	cmp	r2, #32
 8015d4a:	d818      	bhi.n	8015d7e <__hexnan+0x7e>
 8015d4c:	9b02      	ldr	r3, [sp, #8]
 8015d4e:	459b      	cmp	fp, r3
 8015d50:	dd13      	ble.n	8015d7a <__hexnan+0x7a>
 8015d52:	454c      	cmp	r4, r9
 8015d54:	d206      	bcs.n	8015d64 <__hexnan+0x64>
 8015d56:	2d07      	cmp	r5, #7
 8015d58:	dc04      	bgt.n	8015d64 <__hexnan+0x64>
 8015d5a:	462a      	mov	r2, r5
 8015d5c:	4649      	mov	r1, r9
 8015d5e:	4620      	mov	r0, r4
 8015d60:	f7ff ffa8 	bl	8015cb4 <L_shift>
 8015d64:	4544      	cmp	r4, r8
 8015d66:	d944      	bls.n	8015df2 <__hexnan+0xf2>
 8015d68:	2300      	movs	r3, #0
 8015d6a:	f1a4 0904 	sub.w	r9, r4, #4
 8015d6e:	f844 3c04 	str.w	r3, [r4, #-4]
 8015d72:	f8cd b008 	str.w	fp, [sp, #8]
 8015d76:	464c      	mov	r4, r9
 8015d78:	461d      	mov	r5, r3
 8015d7a:	9903      	ldr	r1, [sp, #12]
 8015d7c:	e7d7      	b.n	8015d2e <__hexnan+0x2e>
 8015d7e:	2a29      	cmp	r2, #41	; 0x29
 8015d80:	d14a      	bne.n	8015e18 <__hexnan+0x118>
 8015d82:	3102      	adds	r1, #2
 8015d84:	f8ca 1000 	str.w	r1, [sl]
 8015d88:	f1bb 0f00 	cmp.w	fp, #0
 8015d8c:	d044      	beq.n	8015e18 <__hexnan+0x118>
 8015d8e:	454c      	cmp	r4, r9
 8015d90:	d206      	bcs.n	8015da0 <__hexnan+0xa0>
 8015d92:	2d07      	cmp	r5, #7
 8015d94:	dc04      	bgt.n	8015da0 <__hexnan+0xa0>
 8015d96:	462a      	mov	r2, r5
 8015d98:	4649      	mov	r1, r9
 8015d9a:	4620      	mov	r0, r4
 8015d9c:	f7ff ff8a 	bl	8015cb4 <L_shift>
 8015da0:	4544      	cmp	r4, r8
 8015da2:	d928      	bls.n	8015df6 <__hexnan+0xf6>
 8015da4:	4643      	mov	r3, r8
 8015da6:	f854 2b04 	ldr.w	r2, [r4], #4
 8015daa:	f843 2b04 	str.w	r2, [r3], #4
 8015dae:	42a6      	cmp	r6, r4
 8015db0:	d2f9      	bcs.n	8015da6 <__hexnan+0xa6>
 8015db2:	2200      	movs	r2, #0
 8015db4:	f843 2b04 	str.w	r2, [r3], #4
 8015db8:	429e      	cmp	r6, r3
 8015dba:	d2fb      	bcs.n	8015db4 <__hexnan+0xb4>
 8015dbc:	6833      	ldr	r3, [r6, #0]
 8015dbe:	b91b      	cbnz	r3, 8015dc8 <__hexnan+0xc8>
 8015dc0:	4546      	cmp	r6, r8
 8015dc2:	d127      	bne.n	8015e14 <__hexnan+0x114>
 8015dc4:	2301      	movs	r3, #1
 8015dc6:	6033      	str	r3, [r6, #0]
 8015dc8:	2005      	movs	r0, #5
 8015dca:	e026      	b.n	8015e1a <__hexnan+0x11a>
 8015dcc:	3501      	adds	r5, #1
 8015dce:	2d08      	cmp	r5, #8
 8015dd0:	f10b 0b01 	add.w	fp, fp, #1
 8015dd4:	dd06      	ble.n	8015de4 <__hexnan+0xe4>
 8015dd6:	4544      	cmp	r4, r8
 8015dd8:	d9cf      	bls.n	8015d7a <__hexnan+0x7a>
 8015dda:	2300      	movs	r3, #0
 8015ddc:	f844 3c04 	str.w	r3, [r4, #-4]
 8015de0:	2501      	movs	r5, #1
 8015de2:	3c04      	subs	r4, #4
 8015de4:	6822      	ldr	r2, [r4, #0]
 8015de6:	f000 000f 	and.w	r0, r0, #15
 8015dea:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015dee:	6020      	str	r0, [r4, #0]
 8015df0:	e7c3      	b.n	8015d7a <__hexnan+0x7a>
 8015df2:	2508      	movs	r5, #8
 8015df4:	e7c1      	b.n	8015d7a <__hexnan+0x7a>
 8015df6:	9b01      	ldr	r3, [sp, #4]
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	d0df      	beq.n	8015dbc <__hexnan+0xbc>
 8015dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8015e00:	f1c3 0320 	rsb	r3, r3, #32
 8015e04:	fa22 f303 	lsr.w	r3, r2, r3
 8015e08:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8015e0c:	401a      	ands	r2, r3
 8015e0e:	f847 2c04 	str.w	r2, [r7, #-4]
 8015e12:	e7d3      	b.n	8015dbc <__hexnan+0xbc>
 8015e14:	3e04      	subs	r6, #4
 8015e16:	e7d1      	b.n	8015dbc <__hexnan+0xbc>
 8015e18:	2004      	movs	r0, #4
 8015e1a:	b007      	add	sp, #28
 8015e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015e20 <__locale_ctype_ptr_l>:
 8015e20:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8015e24:	4770      	bx	lr
	...

08015e28 <__locale_ctype_ptr>:
 8015e28:	4b04      	ldr	r3, [pc, #16]	; (8015e3c <__locale_ctype_ptr+0x14>)
 8015e2a:	4a05      	ldr	r2, [pc, #20]	; (8015e40 <__locale_ctype_ptr+0x18>)
 8015e2c:	681b      	ldr	r3, [r3, #0]
 8015e2e:	6a1b      	ldr	r3, [r3, #32]
 8015e30:	2b00      	cmp	r3, #0
 8015e32:	bf08      	it	eq
 8015e34:	4613      	moveq	r3, r2
 8015e36:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8015e3a:	4770      	bx	lr
 8015e3c:	2000000c 	.word	0x2000000c
 8015e40:	20000070 	.word	0x20000070

08015e44 <__localeconv_l>:
 8015e44:	30f0      	adds	r0, #240	; 0xf0
 8015e46:	4770      	bx	lr

08015e48 <_localeconv_r>:
 8015e48:	4b04      	ldr	r3, [pc, #16]	; (8015e5c <_localeconv_r+0x14>)
 8015e4a:	681b      	ldr	r3, [r3, #0]
 8015e4c:	6a18      	ldr	r0, [r3, #32]
 8015e4e:	4b04      	ldr	r3, [pc, #16]	; (8015e60 <_localeconv_r+0x18>)
 8015e50:	2800      	cmp	r0, #0
 8015e52:	bf08      	it	eq
 8015e54:	4618      	moveq	r0, r3
 8015e56:	30f0      	adds	r0, #240	; 0xf0
 8015e58:	4770      	bx	lr
 8015e5a:	bf00      	nop
 8015e5c:	2000000c 	.word	0x2000000c
 8015e60:	20000070 	.word	0x20000070

08015e64 <_lseek_r>:
 8015e64:	b538      	push	{r3, r4, r5, lr}
 8015e66:	4c07      	ldr	r4, [pc, #28]	; (8015e84 <_lseek_r+0x20>)
 8015e68:	4605      	mov	r5, r0
 8015e6a:	4608      	mov	r0, r1
 8015e6c:	4611      	mov	r1, r2
 8015e6e:	2200      	movs	r2, #0
 8015e70:	6022      	str	r2, [r4, #0]
 8015e72:	461a      	mov	r2, r3
 8015e74:	f7ef fca8 	bl	80057c8 <_lseek>
 8015e78:	1c43      	adds	r3, r0, #1
 8015e7a:	d102      	bne.n	8015e82 <_lseek_r+0x1e>
 8015e7c:	6823      	ldr	r3, [r4, #0]
 8015e7e:	b103      	cbz	r3, 8015e82 <_lseek_r+0x1e>
 8015e80:	602b      	str	r3, [r5, #0]
 8015e82:	bd38      	pop	{r3, r4, r5, pc}
 8015e84:	2002faf4 	.word	0x2002faf4

08015e88 <__swhatbuf_r>:
 8015e88:	b570      	push	{r4, r5, r6, lr}
 8015e8a:	460e      	mov	r6, r1
 8015e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e90:	2900      	cmp	r1, #0
 8015e92:	b096      	sub	sp, #88	; 0x58
 8015e94:	4614      	mov	r4, r2
 8015e96:	461d      	mov	r5, r3
 8015e98:	da07      	bge.n	8015eaa <__swhatbuf_r+0x22>
 8015e9a:	2300      	movs	r3, #0
 8015e9c:	602b      	str	r3, [r5, #0]
 8015e9e:	89b3      	ldrh	r3, [r6, #12]
 8015ea0:	061a      	lsls	r2, r3, #24
 8015ea2:	d410      	bmi.n	8015ec6 <__swhatbuf_r+0x3e>
 8015ea4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015ea8:	e00e      	b.n	8015ec8 <__swhatbuf_r+0x40>
 8015eaa:	466a      	mov	r2, sp
 8015eac:	f001 fbee 	bl	801768c <_fstat_r>
 8015eb0:	2800      	cmp	r0, #0
 8015eb2:	dbf2      	blt.n	8015e9a <__swhatbuf_r+0x12>
 8015eb4:	9a01      	ldr	r2, [sp, #4]
 8015eb6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8015eba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8015ebe:	425a      	negs	r2, r3
 8015ec0:	415a      	adcs	r2, r3
 8015ec2:	602a      	str	r2, [r5, #0]
 8015ec4:	e7ee      	b.n	8015ea4 <__swhatbuf_r+0x1c>
 8015ec6:	2340      	movs	r3, #64	; 0x40
 8015ec8:	2000      	movs	r0, #0
 8015eca:	6023      	str	r3, [r4, #0]
 8015ecc:	b016      	add	sp, #88	; 0x58
 8015ece:	bd70      	pop	{r4, r5, r6, pc}

08015ed0 <__smakebuf_r>:
 8015ed0:	898b      	ldrh	r3, [r1, #12]
 8015ed2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015ed4:	079d      	lsls	r5, r3, #30
 8015ed6:	4606      	mov	r6, r0
 8015ed8:	460c      	mov	r4, r1
 8015eda:	d507      	bpl.n	8015eec <__smakebuf_r+0x1c>
 8015edc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015ee0:	6023      	str	r3, [r4, #0]
 8015ee2:	6123      	str	r3, [r4, #16]
 8015ee4:	2301      	movs	r3, #1
 8015ee6:	6163      	str	r3, [r4, #20]
 8015ee8:	b002      	add	sp, #8
 8015eea:	bd70      	pop	{r4, r5, r6, pc}
 8015eec:	ab01      	add	r3, sp, #4
 8015eee:	466a      	mov	r2, sp
 8015ef0:	f7ff ffca 	bl	8015e88 <__swhatbuf_r>
 8015ef4:	9900      	ldr	r1, [sp, #0]
 8015ef6:	4605      	mov	r5, r0
 8015ef8:	4630      	mov	r0, r6
 8015efa:	f000 fc9f 	bl	801683c <_malloc_r>
 8015efe:	b948      	cbnz	r0, 8015f14 <__smakebuf_r+0x44>
 8015f00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015f04:	059a      	lsls	r2, r3, #22
 8015f06:	d4ef      	bmi.n	8015ee8 <__smakebuf_r+0x18>
 8015f08:	f023 0303 	bic.w	r3, r3, #3
 8015f0c:	f043 0302 	orr.w	r3, r3, #2
 8015f10:	81a3      	strh	r3, [r4, #12]
 8015f12:	e7e3      	b.n	8015edc <__smakebuf_r+0xc>
 8015f14:	4b0d      	ldr	r3, [pc, #52]	; (8015f4c <__smakebuf_r+0x7c>)
 8015f16:	62b3      	str	r3, [r6, #40]	; 0x28
 8015f18:	89a3      	ldrh	r3, [r4, #12]
 8015f1a:	6020      	str	r0, [r4, #0]
 8015f1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015f20:	81a3      	strh	r3, [r4, #12]
 8015f22:	9b00      	ldr	r3, [sp, #0]
 8015f24:	6163      	str	r3, [r4, #20]
 8015f26:	9b01      	ldr	r3, [sp, #4]
 8015f28:	6120      	str	r0, [r4, #16]
 8015f2a:	b15b      	cbz	r3, 8015f44 <__smakebuf_r+0x74>
 8015f2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015f30:	4630      	mov	r0, r6
 8015f32:	f001 fbbd 	bl	80176b0 <_isatty_r>
 8015f36:	b128      	cbz	r0, 8015f44 <__smakebuf_r+0x74>
 8015f38:	89a3      	ldrh	r3, [r4, #12]
 8015f3a:	f023 0303 	bic.w	r3, r3, #3
 8015f3e:	f043 0301 	orr.w	r3, r3, #1
 8015f42:	81a3      	strh	r3, [r4, #12]
 8015f44:	89a3      	ldrh	r3, [r4, #12]
 8015f46:	431d      	orrs	r5, r3
 8015f48:	81a5      	strh	r5, [r4, #12]
 8015f4a:	e7cd      	b.n	8015ee8 <__smakebuf_r+0x18>
 8015f4c:	08015689 	.word	0x08015689

08015f50 <malloc>:
 8015f50:	4b02      	ldr	r3, [pc, #8]	; (8015f5c <malloc+0xc>)
 8015f52:	4601      	mov	r1, r0
 8015f54:	6818      	ldr	r0, [r3, #0]
 8015f56:	f000 bc71 	b.w	801683c <_malloc_r>
 8015f5a:	bf00      	nop
 8015f5c:	2000000c 	.word	0x2000000c

08015f60 <__ascii_mbtowc>:
 8015f60:	b082      	sub	sp, #8
 8015f62:	b901      	cbnz	r1, 8015f66 <__ascii_mbtowc+0x6>
 8015f64:	a901      	add	r1, sp, #4
 8015f66:	b142      	cbz	r2, 8015f7a <__ascii_mbtowc+0x1a>
 8015f68:	b14b      	cbz	r3, 8015f7e <__ascii_mbtowc+0x1e>
 8015f6a:	7813      	ldrb	r3, [r2, #0]
 8015f6c:	600b      	str	r3, [r1, #0]
 8015f6e:	7812      	ldrb	r2, [r2, #0]
 8015f70:	1c10      	adds	r0, r2, #0
 8015f72:	bf18      	it	ne
 8015f74:	2001      	movne	r0, #1
 8015f76:	b002      	add	sp, #8
 8015f78:	4770      	bx	lr
 8015f7a:	4610      	mov	r0, r2
 8015f7c:	e7fb      	b.n	8015f76 <__ascii_mbtowc+0x16>
 8015f7e:	f06f 0001 	mvn.w	r0, #1
 8015f82:	e7f8      	b.n	8015f76 <__ascii_mbtowc+0x16>

08015f84 <_Balloc>:
 8015f84:	b570      	push	{r4, r5, r6, lr}
 8015f86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015f88:	4604      	mov	r4, r0
 8015f8a:	460e      	mov	r6, r1
 8015f8c:	b93d      	cbnz	r5, 8015f9e <_Balloc+0x1a>
 8015f8e:	2010      	movs	r0, #16
 8015f90:	f7ff ffde 	bl	8015f50 <malloc>
 8015f94:	6260      	str	r0, [r4, #36]	; 0x24
 8015f96:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015f9a:	6005      	str	r5, [r0, #0]
 8015f9c:	60c5      	str	r5, [r0, #12]
 8015f9e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8015fa0:	68eb      	ldr	r3, [r5, #12]
 8015fa2:	b183      	cbz	r3, 8015fc6 <_Balloc+0x42>
 8015fa4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015fa6:	68db      	ldr	r3, [r3, #12]
 8015fa8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015fac:	b9b8      	cbnz	r0, 8015fde <_Balloc+0x5a>
 8015fae:	2101      	movs	r1, #1
 8015fb0:	fa01 f506 	lsl.w	r5, r1, r6
 8015fb4:	1d6a      	adds	r2, r5, #5
 8015fb6:	0092      	lsls	r2, r2, #2
 8015fb8:	4620      	mov	r0, r4
 8015fba:	f000 fbe2 	bl	8016782 <_calloc_r>
 8015fbe:	b160      	cbz	r0, 8015fda <_Balloc+0x56>
 8015fc0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8015fc4:	e00e      	b.n	8015fe4 <_Balloc+0x60>
 8015fc6:	2221      	movs	r2, #33	; 0x21
 8015fc8:	2104      	movs	r1, #4
 8015fca:	4620      	mov	r0, r4
 8015fcc:	f000 fbd9 	bl	8016782 <_calloc_r>
 8015fd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015fd2:	60e8      	str	r0, [r5, #12]
 8015fd4:	68db      	ldr	r3, [r3, #12]
 8015fd6:	2b00      	cmp	r3, #0
 8015fd8:	d1e4      	bne.n	8015fa4 <_Balloc+0x20>
 8015fda:	2000      	movs	r0, #0
 8015fdc:	bd70      	pop	{r4, r5, r6, pc}
 8015fde:	6802      	ldr	r2, [r0, #0]
 8015fe0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8015fe4:	2300      	movs	r3, #0
 8015fe6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015fea:	e7f7      	b.n	8015fdc <_Balloc+0x58>

08015fec <_Bfree>:
 8015fec:	b570      	push	{r4, r5, r6, lr}
 8015fee:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8015ff0:	4606      	mov	r6, r0
 8015ff2:	460d      	mov	r5, r1
 8015ff4:	b93c      	cbnz	r4, 8016006 <_Bfree+0x1a>
 8015ff6:	2010      	movs	r0, #16
 8015ff8:	f7ff ffaa 	bl	8015f50 <malloc>
 8015ffc:	6270      	str	r0, [r6, #36]	; 0x24
 8015ffe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016002:	6004      	str	r4, [r0, #0]
 8016004:	60c4      	str	r4, [r0, #12]
 8016006:	b13d      	cbz	r5, 8016018 <_Bfree+0x2c>
 8016008:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801600a:	686a      	ldr	r2, [r5, #4]
 801600c:	68db      	ldr	r3, [r3, #12]
 801600e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016012:	6029      	str	r1, [r5, #0]
 8016014:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8016018:	bd70      	pop	{r4, r5, r6, pc}

0801601a <__multadd>:
 801601a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801601e:	690d      	ldr	r5, [r1, #16]
 8016020:	461f      	mov	r7, r3
 8016022:	4606      	mov	r6, r0
 8016024:	460c      	mov	r4, r1
 8016026:	f101 0c14 	add.w	ip, r1, #20
 801602a:	2300      	movs	r3, #0
 801602c:	f8dc 0000 	ldr.w	r0, [ip]
 8016030:	b281      	uxth	r1, r0
 8016032:	fb02 7101 	mla	r1, r2, r1, r7
 8016036:	0c0f      	lsrs	r7, r1, #16
 8016038:	0c00      	lsrs	r0, r0, #16
 801603a:	fb02 7000 	mla	r0, r2, r0, r7
 801603e:	b289      	uxth	r1, r1
 8016040:	3301      	adds	r3, #1
 8016042:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8016046:	429d      	cmp	r5, r3
 8016048:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801604c:	f84c 1b04 	str.w	r1, [ip], #4
 8016050:	dcec      	bgt.n	801602c <__multadd+0x12>
 8016052:	b1d7      	cbz	r7, 801608a <__multadd+0x70>
 8016054:	68a3      	ldr	r3, [r4, #8]
 8016056:	42ab      	cmp	r3, r5
 8016058:	dc12      	bgt.n	8016080 <__multadd+0x66>
 801605a:	6861      	ldr	r1, [r4, #4]
 801605c:	4630      	mov	r0, r6
 801605e:	3101      	adds	r1, #1
 8016060:	f7ff ff90 	bl	8015f84 <_Balloc>
 8016064:	6922      	ldr	r2, [r4, #16]
 8016066:	3202      	adds	r2, #2
 8016068:	f104 010c 	add.w	r1, r4, #12
 801606c:	4680      	mov	r8, r0
 801606e:	0092      	lsls	r2, r2, #2
 8016070:	300c      	adds	r0, #12
 8016072:	f7fc fca1 	bl	80129b8 <memcpy>
 8016076:	4621      	mov	r1, r4
 8016078:	4630      	mov	r0, r6
 801607a:	f7ff ffb7 	bl	8015fec <_Bfree>
 801607e:	4644      	mov	r4, r8
 8016080:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016084:	3501      	adds	r5, #1
 8016086:	615f      	str	r7, [r3, #20]
 8016088:	6125      	str	r5, [r4, #16]
 801608a:	4620      	mov	r0, r4
 801608c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016090 <__s2b>:
 8016090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016094:	460c      	mov	r4, r1
 8016096:	4615      	mov	r5, r2
 8016098:	461f      	mov	r7, r3
 801609a:	2209      	movs	r2, #9
 801609c:	3308      	adds	r3, #8
 801609e:	4606      	mov	r6, r0
 80160a0:	fb93 f3f2 	sdiv	r3, r3, r2
 80160a4:	2100      	movs	r1, #0
 80160a6:	2201      	movs	r2, #1
 80160a8:	429a      	cmp	r2, r3
 80160aa:	db20      	blt.n	80160ee <__s2b+0x5e>
 80160ac:	4630      	mov	r0, r6
 80160ae:	f7ff ff69 	bl	8015f84 <_Balloc>
 80160b2:	9b08      	ldr	r3, [sp, #32]
 80160b4:	6143      	str	r3, [r0, #20]
 80160b6:	2d09      	cmp	r5, #9
 80160b8:	f04f 0301 	mov.w	r3, #1
 80160bc:	6103      	str	r3, [r0, #16]
 80160be:	dd19      	ble.n	80160f4 <__s2b+0x64>
 80160c0:	f104 0809 	add.w	r8, r4, #9
 80160c4:	46c1      	mov	r9, r8
 80160c6:	442c      	add	r4, r5
 80160c8:	f819 3b01 	ldrb.w	r3, [r9], #1
 80160cc:	4601      	mov	r1, r0
 80160ce:	3b30      	subs	r3, #48	; 0x30
 80160d0:	220a      	movs	r2, #10
 80160d2:	4630      	mov	r0, r6
 80160d4:	f7ff ffa1 	bl	801601a <__multadd>
 80160d8:	45a1      	cmp	r9, r4
 80160da:	d1f5      	bne.n	80160c8 <__s2b+0x38>
 80160dc:	eb08 0405 	add.w	r4, r8, r5
 80160e0:	3c08      	subs	r4, #8
 80160e2:	1b2d      	subs	r5, r5, r4
 80160e4:	1963      	adds	r3, r4, r5
 80160e6:	42bb      	cmp	r3, r7
 80160e8:	db07      	blt.n	80160fa <__s2b+0x6a>
 80160ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80160ee:	0052      	lsls	r2, r2, #1
 80160f0:	3101      	adds	r1, #1
 80160f2:	e7d9      	b.n	80160a8 <__s2b+0x18>
 80160f4:	340a      	adds	r4, #10
 80160f6:	2509      	movs	r5, #9
 80160f8:	e7f3      	b.n	80160e2 <__s2b+0x52>
 80160fa:	f814 3b01 	ldrb.w	r3, [r4], #1
 80160fe:	4601      	mov	r1, r0
 8016100:	3b30      	subs	r3, #48	; 0x30
 8016102:	220a      	movs	r2, #10
 8016104:	4630      	mov	r0, r6
 8016106:	f7ff ff88 	bl	801601a <__multadd>
 801610a:	e7eb      	b.n	80160e4 <__s2b+0x54>

0801610c <__hi0bits>:
 801610c:	0c02      	lsrs	r2, r0, #16
 801610e:	0412      	lsls	r2, r2, #16
 8016110:	4603      	mov	r3, r0
 8016112:	b9b2      	cbnz	r2, 8016142 <__hi0bits+0x36>
 8016114:	0403      	lsls	r3, r0, #16
 8016116:	2010      	movs	r0, #16
 8016118:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801611c:	bf04      	itt	eq
 801611e:	021b      	lsleq	r3, r3, #8
 8016120:	3008      	addeq	r0, #8
 8016122:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8016126:	bf04      	itt	eq
 8016128:	011b      	lsleq	r3, r3, #4
 801612a:	3004      	addeq	r0, #4
 801612c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8016130:	bf04      	itt	eq
 8016132:	009b      	lsleq	r3, r3, #2
 8016134:	3002      	addeq	r0, #2
 8016136:	2b00      	cmp	r3, #0
 8016138:	db06      	blt.n	8016148 <__hi0bits+0x3c>
 801613a:	005b      	lsls	r3, r3, #1
 801613c:	d503      	bpl.n	8016146 <__hi0bits+0x3a>
 801613e:	3001      	adds	r0, #1
 8016140:	4770      	bx	lr
 8016142:	2000      	movs	r0, #0
 8016144:	e7e8      	b.n	8016118 <__hi0bits+0xc>
 8016146:	2020      	movs	r0, #32
 8016148:	4770      	bx	lr

0801614a <__lo0bits>:
 801614a:	6803      	ldr	r3, [r0, #0]
 801614c:	f013 0207 	ands.w	r2, r3, #7
 8016150:	4601      	mov	r1, r0
 8016152:	d00b      	beq.n	801616c <__lo0bits+0x22>
 8016154:	07da      	lsls	r2, r3, #31
 8016156:	d423      	bmi.n	80161a0 <__lo0bits+0x56>
 8016158:	0798      	lsls	r0, r3, #30
 801615a:	bf49      	itett	mi
 801615c:	085b      	lsrmi	r3, r3, #1
 801615e:	089b      	lsrpl	r3, r3, #2
 8016160:	2001      	movmi	r0, #1
 8016162:	600b      	strmi	r3, [r1, #0]
 8016164:	bf5c      	itt	pl
 8016166:	600b      	strpl	r3, [r1, #0]
 8016168:	2002      	movpl	r0, #2
 801616a:	4770      	bx	lr
 801616c:	b298      	uxth	r0, r3
 801616e:	b9a8      	cbnz	r0, 801619c <__lo0bits+0x52>
 8016170:	0c1b      	lsrs	r3, r3, #16
 8016172:	2010      	movs	r0, #16
 8016174:	f013 0fff 	tst.w	r3, #255	; 0xff
 8016178:	bf04      	itt	eq
 801617a:	0a1b      	lsreq	r3, r3, #8
 801617c:	3008      	addeq	r0, #8
 801617e:	071a      	lsls	r2, r3, #28
 8016180:	bf04      	itt	eq
 8016182:	091b      	lsreq	r3, r3, #4
 8016184:	3004      	addeq	r0, #4
 8016186:	079a      	lsls	r2, r3, #30
 8016188:	bf04      	itt	eq
 801618a:	089b      	lsreq	r3, r3, #2
 801618c:	3002      	addeq	r0, #2
 801618e:	07da      	lsls	r2, r3, #31
 8016190:	d402      	bmi.n	8016198 <__lo0bits+0x4e>
 8016192:	085b      	lsrs	r3, r3, #1
 8016194:	d006      	beq.n	80161a4 <__lo0bits+0x5a>
 8016196:	3001      	adds	r0, #1
 8016198:	600b      	str	r3, [r1, #0]
 801619a:	4770      	bx	lr
 801619c:	4610      	mov	r0, r2
 801619e:	e7e9      	b.n	8016174 <__lo0bits+0x2a>
 80161a0:	2000      	movs	r0, #0
 80161a2:	4770      	bx	lr
 80161a4:	2020      	movs	r0, #32
 80161a6:	4770      	bx	lr

080161a8 <__i2b>:
 80161a8:	b510      	push	{r4, lr}
 80161aa:	460c      	mov	r4, r1
 80161ac:	2101      	movs	r1, #1
 80161ae:	f7ff fee9 	bl	8015f84 <_Balloc>
 80161b2:	2201      	movs	r2, #1
 80161b4:	6144      	str	r4, [r0, #20]
 80161b6:	6102      	str	r2, [r0, #16]
 80161b8:	bd10      	pop	{r4, pc}

080161ba <__multiply>:
 80161ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161be:	4614      	mov	r4, r2
 80161c0:	690a      	ldr	r2, [r1, #16]
 80161c2:	6923      	ldr	r3, [r4, #16]
 80161c4:	429a      	cmp	r2, r3
 80161c6:	bfb8      	it	lt
 80161c8:	460b      	movlt	r3, r1
 80161ca:	4688      	mov	r8, r1
 80161cc:	bfbc      	itt	lt
 80161ce:	46a0      	movlt	r8, r4
 80161d0:	461c      	movlt	r4, r3
 80161d2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80161d6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80161da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80161de:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80161e2:	eb07 0609 	add.w	r6, r7, r9
 80161e6:	42b3      	cmp	r3, r6
 80161e8:	bfb8      	it	lt
 80161ea:	3101      	addlt	r1, #1
 80161ec:	f7ff feca 	bl	8015f84 <_Balloc>
 80161f0:	f100 0514 	add.w	r5, r0, #20
 80161f4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80161f8:	462b      	mov	r3, r5
 80161fa:	2200      	movs	r2, #0
 80161fc:	4573      	cmp	r3, lr
 80161fe:	d316      	bcc.n	801622e <__multiply+0x74>
 8016200:	f104 0214 	add.w	r2, r4, #20
 8016204:	f108 0114 	add.w	r1, r8, #20
 8016208:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801620c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016210:	9300      	str	r3, [sp, #0]
 8016212:	9b00      	ldr	r3, [sp, #0]
 8016214:	9201      	str	r2, [sp, #4]
 8016216:	4293      	cmp	r3, r2
 8016218:	d80c      	bhi.n	8016234 <__multiply+0x7a>
 801621a:	2e00      	cmp	r6, #0
 801621c:	dd03      	ble.n	8016226 <__multiply+0x6c>
 801621e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016222:	2b00      	cmp	r3, #0
 8016224:	d05d      	beq.n	80162e2 <__multiply+0x128>
 8016226:	6106      	str	r6, [r0, #16]
 8016228:	b003      	add	sp, #12
 801622a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801622e:	f843 2b04 	str.w	r2, [r3], #4
 8016232:	e7e3      	b.n	80161fc <__multiply+0x42>
 8016234:	f8b2 b000 	ldrh.w	fp, [r2]
 8016238:	f1bb 0f00 	cmp.w	fp, #0
 801623c:	d023      	beq.n	8016286 <__multiply+0xcc>
 801623e:	4689      	mov	r9, r1
 8016240:	46ac      	mov	ip, r5
 8016242:	f04f 0800 	mov.w	r8, #0
 8016246:	f859 4b04 	ldr.w	r4, [r9], #4
 801624a:	f8dc a000 	ldr.w	sl, [ip]
 801624e:	b2a3      	uxth	r3, r4
 8016250:	fa1f fa8a 	uxth.w	sl, sl
 8016254:	fb0b a303 	mla	r3, fp, r3, sl
 8016258:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801625c:	f8dc 4000 	ldr.w	r4, [ip]
 8016260:	4443      	add	r3, r8
 8016262:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016266:	fb0b 840a 	mla	r4, fp, sl, r8
 801626a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801626e:	46e2      	mov	sl, ip
 8016270:	b29b      	uxth	r3, r3
 8016272:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016276:	454f      	cmp	r7, r9
 8016278:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801627c:	f84a 3b04 	str.w	r3, [sl], #4
 8016280:	d82b      	bhi.n	80162da <__multiply+0x120>
 8016282:	f8cc 8004 	str.w	r8, [ip, #4]
 8016286:	9b01      	ldr	r3, [sp, #4]
 8016288:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801628c:	3204      	adds	r2, #4
 801628e:	f1ba 0f00 	cmp.w	sl, #0
 8016292:	d020      	beq.n	80162d6 <__multiply+0x11c>
 8016294:	682b      	ldr	r3, [r5, #0]
 8016296:	4689      	mov	r9, r1
 8016298:	46a8      	mov	r8, r5
 801629a:	f04f 0b00 	mov.w	fp, #0
 801629e:	f8b9 c000 	ldrh.w	ip, [r9]
 80162a2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80162a6:	fb0a 440c 	mla	r4, sl, ip, r4
 80162aa:	445c      	add	r4, fp
 80162ac:	46c4      	mov	ip, r8
 80162ae:	b29b      	uxth	r3, r3
 80162b0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80162b4:	f84c 3b04 	str.w	r3, [ip], #4
 80162b8:	f859 3b04 	ldr.w	r3, [r9], #4
 80162bc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80162c0:	0c1b      	lsrs	r3, r3, #16
 80162c2:	fb0a b303 	mla	r3, sl, r3, fp
 80162c6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80162ca:	454f      	cmp	r7, r9
 80162cc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80162d0:	d805      	bhi.n	80162de <__multiply+0x124>
 80162d2:	f8c8 3004 	str.w	r3, [r8, #4]
 80162d6:	3504      	adds	r5, #4
 80162d8:	e79b      	b.n	8016212 <__multiply+0x58>
 80162da:	46d4      	mov	ip, sl
 80162dc:	e7b3      	b.n	8016246 <__multiply+0x8c>
 80162de:	46e0      	mov	r8, ip
 80162e0:	e7dd      	b.n	801629e <__multiply+0xe4>
 80162e2:	3e01      	subs	r6, #1
 80162e4:	e799      	b.n	801621a <__multiply+0x60>
	...

080162e8 <__pow5mult>:
 80162e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80162ec:	4615      	mov	r5, r2
 80162ee:	f012 0203 	ands.w	r2, r2, #3
 80162f2:	4606      	mov	r6, r0
 80162f4:	460f      	mov	r7, r1
 80162f6:	d007      	beq.n	8016308 <__pow5mult+0x20>
 80162f8:	3a01      	subs	r2, #1
 80162fa:	4c21      	ldr	r4, [pc, #132]	; (8016380 <__pow5mult+0x98>)
 80162fc:	2300      	movs	r3, #0
 80162fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016302:	f7ff fe8a 	bl	801601a <__multadd>
 8016306:	4607      	mov	r7, r0
 8016308:	10ad      	asrs	r5, r5, #2
 801630a:	d035      	beq.n	8016378 <__pow5mult+0x90>
 801630c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801630e:	b93c      	cbnz	r4, 8016320 <__pow5mult+0x38>
 8016310:	2010      	movs	r0, #16
 8016312:	f7ff fe1d 	bl	8015f50 <malloc>
 8016316:	6270      	str	r0, [r6, #36]	; 0x24
 8016318:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801631c:	6004      	str	r4, [r0, #0]
 801631e:	60c4      	str	r4, [r0, #12]
 8016320:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016324:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016328:	b94c      	cbnz	r4, 801633e <__pow5mult+0x56>
 801632a:	f240 2171 	movw	r1, #625	; 0x271
 801632e:	4630      	mov	r0, r6
 8016330:	f7ff ff3a 	bl	80161a8 <__i2b>
 8016334:	2300      	movs	r3, #0
 8016336:	f8c8 0008 	str.w	r0, [r8, #8]
 801633a:	4604      	mov	r4, r0
 801633c:	6003      	str	r3, [r0, #0]
 801633e:	f04f 0800 	mov.w	r8, #0
 8016342:	07eb      	lsls	r3, r5, #31
 8016344:	d50a      	bpl.n	801635c <__pow5mult+0x74>
 8016346:	4639      	mov	r1, r7
 8016348:	4622      	mov	r2, r4
 801634a:	4630      	mov	r0, r6
 801634c:	f7ff ff35 	bl	80161ba <__multiply>
 8016350:	4639      	mov	r1, r7
 8016352:	4681      	mov	r9, r0
 8016354:	4630      	mov	r0, r6
 8016356:	f7ff fe49 	bl	8015fec <_Bfree>
 801635a:	464f      	mov	r7, r9
 801635c:	106d      	asrs	r5, r5, #1
 801635e:	d00b      	beq.n	8016378 <__pow5mult+0x90>
 8016360:	6820      	ldr	r0, [r4, #0]
 8016362:	b938      	cbnz	r0, 8016374 <__pow5mult+0x8c>
 8016364:	4622      	mov	r2, r4
 8016366:	4621      	mov	r1, r4
 8016368:	4630      	mov	r0, r6
 801636a:	f7ff ff26 	bl	80161ba <__multiply>
 801636e:	6020      	str	r0, [r4, #0]
 8016370:	f8c0 8000 	str.w	r8, [r0]
 8016374:	4604      	mov	r4, r0
 8016376:	e7e4      	b.n	8016342 <__pow5mult+0x5a>
 8016378:	4638      	mov	r0, r7
 801637a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801637e:	bf00      	nop
 8016380:	08018080 	.word	0x08018080

08016384 <__lshift>:
 8016384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016388:	460c      	mov	r4, r1
 801638a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801638e:	6923      	ldr	r3, [r4, #16]
 8016390:	6849      	ldr	r1, [r1, #4]
 8016392:	eb0a 0903 	add.w	r9, sl, r3
 8016396:	68a3      	ldr	r3, [r4, #8]
 8016398:	4607      	mov	r7, r0
 801639a:	4616      	mov	r6, r2
 801639c:	f109 0501 	add.w	r5, r9, #1
 80163a0:	42ab      	cmp	r3, r5
 80163a2:	db32      	blt.n	801640a <__lshift+0x86>
 80163a4:	4638      	mov	r0, r7
 80163a6:	f7ff fded 	bl	8015f84 <_Balloc>
 80163aa:	2300      	movs	r3, #0
 80163ac:	4680      	mov	r8, r0
 80163ae:	f100 0114 	add.w	r1, r0, #20
 80163b2:	461a      	mov	r2, r3
 80163b4:	4553      	cmp	r3, sl
 80163b6:	db2b      	blt.n	8016410 <__lshift+0x8c>
 80163b8:	6920      	ldr	r0, [r4, #16]
 80163ba:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80163be:	f104 0314 	add.w	r3, r4, #20
 80163c2:	f016 021f 	ands.w	r2, r6, #31
 80163c6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80163ca:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80163ce:	d025      	beq.n	801641c <__lshift+0x98>
 80163d0:	f1c2 0e20 	rsb	lr, r2, #32
 80163d4:	2000      	movs	r0, #0
 80163d6:	681e      	ldr	r6, [r3, #0]
 80163d8:	468a      	mov	sl, r1
 80163da:	4096      	lsls	r6, r2
 80163dc:	4330      	orrs	r0, r6
 80163de:	f84a 0b04 	str.w	r0, [sl], #4
 80163e2:	f853 0b04 	ldr.w	r0, [r3], #4
 80163e6:	459c      	cmp	ip, r3
 80163e8:	fa20 f00e 	lsr.w	r0, r0, lr
 80163ec:	d814      	bhi.n	8016418 <__lshift+0x94>
 80163ee:	6048      	str	r0, [r1, #4]
 80163f0:	b108      	cbz	r0, 80163f6 <__lshift+0x72>
 80163f2:	f109 0502 	add.w	r5, r9, #2
 80163f6:	3d01      	subs	r5, #1
 80163f8:	4638      	mov	r0, r7
 80163fa:	f8c8 5010 	str.w	r5, [r8, #16]
 80163fe:	4621      	mov	r1, r4
 8016400:	f7ff fdf4 	bl	8015fec <_Bfree>
 8016404:	4640      	mov	r0, r8
 8016406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801640a:	3101      	adds	r1, #1
 801640c:	005b      	lsls	r3, r3, #1
 801640e:	e7c7      	b.n	80163a0 <__lshift+0x1c>
 8016410:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8016414:	3301      	adds	r3, #1
 8016416:	e7cd      	b.n	80163b4 <__lshift+0x30>
 8016418:	4651      	mov	r1, sl
 801641a:	e7dc      	b.n	80163d6 <__lshift+0x52>
 801641c:	3904      	subs	r1, #4
 801641e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016422:	f841 2f04 	str.w	r2, [r1, #4]!
 8016426:	459c      	cmp	ip, r3
 8016428:	d8f9      	bhi.n	801641e <__lshift+0x9a>
 801642a:	e7e4      	b.n	80163f6 <__lshift+0x72>

0801642c <__mcmp>:
 801642c:	6903      	ldr	r3, [r0, #16]
 801642e:	690a      	ldr	r2, [r1, #16]
 8016430:	1a9b      	subs	r3, r3, r2
 8016432:	b530      	push	{r4, r5, lr}
 8016434:	d10c      	bne.n	8016450 <__mcmp+0x24>
 8016436:	0092      	lsls	r2, r2, #2
 8016438:	3014      	adds	r0, #20
 801643a:	3114      	adds	r1, #20
 801643c:	1884      	adds	r4, r0, r2
 801643e:	4411      	add	r1, r2
 8016440:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016444:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016448:	4295      	cmp	r5, r2
 801644a:	d003      	beq.n	8016454 <__mcmp+0x28>
 801644c:	d305      	bcc.n	801645a <__mcmp+0x2e>
 801644e:	2301      	movs	r3, #1
 8016450:	4618      	mov	r0, r3
 8016452:	bd30      	pop	{r4, r5, pc}
 8016454:	42a0      	cmp	r0, r4
 8016456:	d3f3      	bcc.n	8016440 <__mcmp+0x14>
 8016458:	e7fa      	b.n	8016450 <__mcmp+0x24>
 801645a:	f04f 33ff 	mov.w	r3, #4294967295
 801645e:	e7f7      	b.n	8016450 <__mcmp+0x24>

08016460 <__mdiff>:
 8016460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016464:	460d      	mov	r5, r1
 8016466:	4607      	mov	r7, r0
 8016468:	4611      	mov	r1, r2
 801646a:	4628      	mov	r0, r5
 801646c:	4614      	mov	r4, r2
 801646e:	f7ff ffdd 	bl	801642c <__mcmp>
 8016472:	1e06      	subs	r6, r0, #0
 8016474:	d108      	bne.n	8016488 <__mdiff+0x28>
 8016476:	4631      	mov	r1, r6
 8016478:	4638      	mov	r0, r7
 801647a:	f7ff fd83 	bl	8015f84 <_Balloc>
 801647e:	2301      	movs	r3, #1
 8016480:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8016484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016488:	bfa4      	itt	ge
 801648a:	4623      	movge	r3, r4
 801648c:	462c      	movge	r4, r5
 801648e:	4638      	mov	r0, r7
 8016490:	6861      	ldr	r1, [r4, #4]
 8016492:	bfa6      	itte	ge
 8016494:	461d      	movge	r5, r3
 8016496:	2600      	movge	r6, #0
 8016498:	2601      	movlt	r6, #1
 801649a:	f7ff fd73 	bl	8015f84 <_Balloc>
 801649e:	692b      	ldr	r3, [r5, #16]
 80164a0:	60c6      	str	r6, [r0, #12]
 80164a2:	6926      	ldr	r6, [r4, #16]
 80164a4:	f105 0914 	add.w	r9, r5, #20
 80164a8:	f104 0214 	add.w	r2, r4, #20
 80164ac:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80164b0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80164b4:	f100 0514 	add.w	r5, r0, #20
 80164b8:	f04f 0e00 	mov.w	lr, #0
 80164bc:	f852 ab04 	ldr.w	sl, [r2], #4
 80164c0:	f859 4b04 	ldr.w	r4, [r9], #4
 80164c4:	fa1e f18a 	uxtah	r1, lr, sl
 80164c8:	b2a3      	uxth	r3, r4
 80164ca:	1ac9      	subs	r1, r1, r3
 80164cc:	0c23      	lsrs	r3, r4, #16
 80164ce:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80164d2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80164d6:	b289      	uxth	r1, r1
 80164d8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80164dc:	45c8      	cmp	r8, r9
 80164de:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80164e2:	4694      	mov	ip, r2
 80164e4:	f845 3b04 	str.w	r3, [r5], #4
 80164e8:	d8e8      	bhi.n	80164bc <__mdiff+0x5c>
 80164ea:	45bc      	cmp	ip, r7
 80164ec:	d304      	bcc.n	80164f8 <__mdiff+0x98>
 80164ee:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80164f2:	b183      	cbz	r3, 8016516 <__mdiff+0xb6>
 80164f4:	6106      	str	r6, [r0, #16]
 80164f6:	e7c5      	b.n	8016484 <__mdiff+0x24>
 80164f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80164fc:	fa1e f381 	uxtah	r3, lr, r1
 8016500:	141a      	asrs	r2, r3, #16
 8016502:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016506:	b29b      	uxth	r3, r3
 8016508:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801650c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8016510:	f845 3b04 	str.w	r3, [r5], #4
 8016514:	e7e9      	b.n	80164ea <__mdiff+0x8a>
 8016516:	3e01      	subs	r6, #1
 8016518:	e7e9      	b.n	80164ee <__mdiff+0x8e>
	...

0801651c <__ulp>:
 801651c:	4b12      	ldr	r3, [pc, #72]	; (8016568 <__ulp+0x4c>)
 801651e:	ee10 2a90 	vmov	r2, s1
 8016522:	401a      	ands	r2, r3
 8016524:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8016528:	2b00      	cmp	r3, #0
 801652a:	dd04      	ble.n	8016536 <__ulp+0x1a>
 801652c:	2000      	movs	r0, #0
 801652e:	4619      	mov	r1, r3
 8016530:	ec41 0b10 	vmov	d0, r0, r1
 8016534:	4770      	bx	lr
 8016536:	425b      	negs	r3, r3
 8016538:	151b      	asrs	r3, r3, #20
 801653a:	2b13      	cmp	r3, #19
 801653c:	f04f 0000 	mov.w	r0, #0
 8016540:	f04f 0100 	mov.w	r1, #0
 8016544:	dc04      	bgt.n	8016550 <__ulp+0x34>
 8016546:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801654a:	fa42 f103 	asr.w	r1, r2, r3
 801654e:	e7ef      	b.n	8016530 <__ulp+0x14>
 8016550:	3b14      	subs	r3, #20
 8016552:	2b1e      	cmp	r3, #30
 8016554:	f04f 0201 	mov.w	r2, #1
 8016558:	bfda      	itte	le
 801655a:	f1c3 031f 	rsble	r3, r3, #31
 801655e:	fa02 f303 	lslle.w	r3, r2, r3
 8016562:	4613      	movgt	r3, r2
 8016564:	4618      	mov	r0, r3
 8016566:	e7e3      	b.n	8016530 <__ulp+0x14>
 8016568:	7ff00000 	.word	0x7ff00000

0801656c <__b2d>:
 801656c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801656e:	6905      	ldr	r5, [r0, #16]
 8016570:	f100 0714 	add.w	r7, r0, #20
 8016574:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8016578:	1f2e      	subs	r6, r5, #4
 801657a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801657e:	4620      	mov	r0, r4
 8016580:	f7ff fdc4 	bl	801610c <__hi0bits>
 8016584:	f1c0 0320 	rsb	r3, r0, #32
 8016588:	280a      	cmp	r0, #10
 801658a:	600b      	str	r3, [r1, #0]
 801658c:	f8df c074 	ldr.w	ip, [pc, #116]	; 8016604 <__b2d+0x98>
 8016590:	dc14      	bgt.n	80165bc <__b2d+0x50>
 8016592:	f1c0 0e0b 	rsb	lr, r0, #11
 8016596:	fa24 f10e 	lsr.w	r1, r4, lr
 801659a:	42b7      	cmp	r7, r6
 801659c:	ea41 030c 	orr.w	r3, r1, ip
 80165a0:	bf34      	ite	cc
 80165a2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80165a6:	2100      	movcs	r1, #0
 80165a8:	3015      	adds	r0, #21
 80165aa:	fa04 f000 	lsl.w	r0, r4, r0
 80165ae:	fa21 f10e 	lsr.w	r1, r1, lr
 80165b2:	ea40 0201 	orr.w	r2, r0, r1
 80165b6:	ec43 2b10 	vmov	d0, r2, r3
 80165ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80165bc:	42b7      	cmp	r7, r6
 80165be:	bf3a      	itte	cc
 80165c0:	f1a5 0608 	subcc.w	r6, r5, #8
 80165c4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80165c8:	2100      	movcs	r1, #0
 80165ca:	380b      	subs	r0, #11
 80165cc:	d015      	beq.n	80165fa <__b2d+0x8e>
 80165ce:	4084      	lsls	r4, r0
 80165d0:	f1c0 0520 	rsb	r5, r0, #32
 80165d4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80165d8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80165dc:	42be      	cmp	r6, r7
 80165de:	fa21 fc05 	lsr.w	ip, r1, r5
 80165e2:	ea44 030c 	orr.w	r3, r4, ip
 80165e6:	bf8c      	ite	hi
 80165e8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80165ec:	2400      	movls	r4, #0
 80165ee:	fa01 f000 	lsl.w	r0, r1, r0
 80165f2:	40ec      	lsrs	r4, r5
 80165f4:	ea40 0204 	orr.w	r2, r0, r4
 80165f8:	e7dd      	b.n	80165b6 <__b2d+0x4a>
 80165fa:	ea44 030c 	orr.w	r3, r4, ip
 80165fe:	460a      	mov	r2, r1
 8016600:	e7d9      	b.n	80165b6 <__b2d+0x4a>
 8016602:	bf00      	nop
 8016604:	3ff00000 	.word	0x3ff00000

08016608 <__d2b>:
 8016608:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801660c:	460e      	mov	r6, r1
 801660e:	2101      	movs	r1, #1
 8016610:	ec59 8b10 	vmov	r8, r9, d0
 8016614:	4615      	mov	r5, r2
 8016616:	f7ff fcb5 	bl	8015f84 <_Balloc>
 801661a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801661e:	4607      	mov	r7, r0
 8016620:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016624:	bb34      	cbnz	r4, 8016674 <__d2b+0x6c>
 8016626:	9301      	str	r3, [sp, #4]
 8016628:	f1b8 0300 	subs.w	r3, r8, #0
 801662c:	d027      	beq.n	801667e <__d2b+0x76>
 801662e:	a802      	add	r0, sp, #8
 8016630:	f840 3d08 	str.w	r3, [r0, #-8]!
 8016634:	f7ff fd89 	bl	801614a <__lo0bits>
 8016638:	9900      	ldr	r1, [sp, #0]
 801663a:	b1f0      	cbz	r0, 801667a <__d2b+0x72>
 801663c:	9a01      	ldr	r2, [sp, #4]
 801663e:	f1c0 0320 	rsb	r3, r0, #32
 8016642:	fa02 f303 	lsl.w	r3, r2, r3
 8016646:	430b      	orrs	r3, r1
 8016648:	40c2      	lsrs	r2, r0
 801664a:	617b      	str	r3, [r7, #20]
 801664c:	9201      	str	r2, [sp, #4]
 801664e:	9b01      	ldr	r3, [sp, #4]
 8016650:	61bb      	str	r3, [r7, #24]
 8016652:	2b00      	cmp	r3, #0
 8016654:	bf14      	ite	ne
 8016656:	2102      	movne	r1, #2
 8016658:	2101      	moveq	r1, #1
 801665a:	6139      	str	r1, [r7, #16]
 801665c:	b1c4      	cbz	r4, 8016690 <__d2b+0x88>
 801665e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8016662:	4404      	add	r4, r0
 8016664:	6034      	str	r4, [r6, #0]
 8016666:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801666a:	6028      	str	r0, [r5, #0]
 801666c:	4638      	mov	r0, r7
 801666e:	b003      	add	sp, #12
 8016670:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016678:	e7d5      	b.n	8016626 <__d2b+0x1e>
 801667a:	6179      	str	r1, [r7, #20]
 801667c:	e7e7      	b.n	801664e <__d2b+0x46>
 801667e:	a801      	add	r0, sp, #4
 8016680:	f7ff fd63 	bl	801614a <__lo0bits>
 8016684:	9b01      	ldr	r3, [sp, #4]
 8016686:	617b      	str	r3, [r7, #20]
 8016688:	2101      	movs	r1, #1
 801668a:	6139      	str	r1, [r7, #16]
 801668c:	3020      	adds	r0, #32
 801668e:	e7e5      	b.n	801665c <__d2b+0x54>
 8016690:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8016694:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016698:	6030      	str	r0, [r6, #0]
 801669a:	6918      	ldr	r0, [r3, #16]
 801669c:	f7ff fd36 	bl	801610c <__hi0bits>
 80166a0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80166a4:	e7e1      	b.n	801666a <__d2b+0x62>

080166a6 <__ratio>:
 80166a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166aa:	4688      	mov	r8, r1
 80166ac:	4669      	mov	r1, sp
 80166ae:	4681      	mov	r9, r0
 80166b0:	f7ff ff5c 	bl	801656c <__b2d>
 80166b4:	a901      	add	r1, sp, #4
 80166b6:	4640      	mov	r0, r8
 80166b8:	ec57 6b10 	vmov	r6, r7, d0
 80166bc:	f7ff ff56 	bl	801656c <__b2d>
 80166c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80166c4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80166c8:	eba3 0c02 	sub.w	ip, r3, r2
 80166cc:	e9dd 3200 	ldrd	r3, r2, [sp]
 80166d0:	1a9b      	subs	r3, r3, r2
 80166d2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80166d6:	ec5b ab10 	vmov	sl, fp, d0
 80166da:	2b00      	cmp	r3, #0
 80166dc:	bfce      	itee	gt
 80166de:	463a      	movgt	r2, r7
 80166e0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80166e4:	465a      	movle	r2, fp
 80166e6:	4659      	mov	r1, fp
 80166e8:	463d      	mov	r5, r7
 80166ea:	bfd4      	ite	le
 80166ec:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80166f0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80166f4:	4630      	mov	r0, r6
 80166f6:	ee10 2a10 	vmov	r2, s0
 80166fa:	460b      	mov	r3, r1
 80166fc:	4629      	mov	r1, r5
 80166fe:	f7ea f8bd 	bl	800087c <__aeabi_ddiv>
 8016702:	ec41 0b10 	vmov	d0, r0, r1
 8016706:	b003      	add	sp, #12
 8016708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801670c <__copybits>:
 801670c:	3901      	subs	r1, #1
 801670e:	b510      	push	{r4, lr}
 8016710:	1149      	asrs	r1, r1, #5
 8016712:	6914      	ldr	r4, [r2, #16]
 8016714:	3101      	adds	r1, #1
 8016716:	f102 0314 	add.w	r3, r2, #20
 801671a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801671e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016722:	42a3      	cmp	r3, r4
 8016724:	4602      	mov	r2, r0
 8016726:	d303      	bcc.n	8016730 <__copybits+0x24>
 8016728:	2300      	movs	r3, #0
 801672a:	428a      	cmp	r2, r1
 801672c:	d305      	bcc.n	801673a <__copybits+0x2e>
 801672e:	bd10      	pop	{r4, pc}
 8016730:	f853 2b04 	ldr.w	r2, [r3], #4
 8016734:	f840 2b04 	str.w	r2, [r0], #4
 8016738:	e7f3      	b.n	8016722 <__copybits+0x16>
 801673a:	f842 3b04 	str.w	r3, [r2], #4
 801673e:	e7f4      	b.n	801672a <__copybits+0x1e>

08016740 <__any_on>:
 8016740:	f100 0214 	add.w	r2, r0, #20
 8016744:	6900      	ldr	r0, [r0, #16]
 8016746:	114b      	asrs	r3, r1, #5
 8016748:	4298      	cmp	r0, r3
 801674a:	b510      	push	{r4, lr}
 801674c:	db11      	blt.n	8016772 <__any_on+0x32>
 801674e:	dd0a      	ble.n	8016766 <__any_on+0x26>
 8016750:	f011 011f 	ands.w	r1, r1, #31
 8016754:	d007      	beq.n	8016766 <__any_on+0x26>
 8016756:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801675a:	fa24 f001 	lsr.w	r0, r4, r1
 801675e:	fa00 f101 	lsl.w	r1, r0, r1
 8016762:	428c      	cmp	r4, r1
 8016764:	d10b      	bne.n	801677e <__any_on+0x3e>
 8016766:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801676a:	4293      	cmp	r3, r2
 801676c:	d803      	bhi.n	8016776 <__any_on+0x36>
 801676e:	2000      	movs	r0, #0
 8016770:	bd10      	pop	{r4, pc}
 8016772:	4603      	mov	r3, r0
 8016774:	e7f7      	b.n	8016766 <__any_on+0x26>
 8016776:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801677a:	2900      	cmp	r1, #0
 801677c:	d0f5      	beq.n	801676a <__any_on+0x2a>
 801677e:	2001      	movs	r0, #1
 8016780:	e7f6      	b.n	8016770 <__any_on+0x30>

08016782 <_calloc_r>:
 8016782:	b538      	push	{r3, r4, r5, lr}
 8016784:	fb02 f401 	mul.w	r4, r2, r1
 8016788:	4621      	mov	r1, r4
 801678a:	f000 f857 	bl	801683c <_malloc_r>
 801678e:	4605      	mov	r5, r0
 8016790:	b118      	cbz	r0, 801679a <_calloc_r+0x18>
 8016792:	4622      	mov	r2, r4
 8016794:	2100      	movs	r1, #0
 8016796:	f7fc f91a 	bl	80129ce <memset>
 801679a:	4628      	mov	r0, r5
 801679c:	bd38      	pop	{r3, r4, r5, pc}
	...

080167a0 <_free_r>:
 80167a0:	b538      	push	{r3, r4, r5, lr}
 80167a2:	4605      	mov	r5, r0
 80167a4:	2900      	cmp	r1, #0
 80167a6:	d045      	beq.n	8016834 <_free_r+0x94>
 80167a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80167ac:	1f0c      	subs	r4, r1, #4
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	bfb8      	it	lt
 80167b2:	18e4      	addlt	r4, r4, r3
 80167b4:	f000 ffa5 	bl	8017702 <__malloc_lock>
 80167b8:	4a1f      	ldr	r2, [pc, #124]	; (8016838 <_free_r+0x98>)
 80167ba:	6813      	ldr	r3, [r2, #0]
 80167bc:	4610      	mov	r0, r2
 80167be:	b933      	cbnz	r3, 80167ce <_free_r+0x2e>
 80167c0:	6063      	str	r3, [r4, #4]
 80167c2:	6014      	str	r4, [r2, #0]
 80167c4:	4628      	mov	r0, r5
 80167c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80167ca:	f000 bf9b 	b.w	8017704 <__malloc_unlock>
 80167ce:	42a3      	cmp	r3, r4
 80167d0:	d90c      	bls.n	80167ec <_free_r+0x4c>
 80167d2:	6821      	ldr	r1, [r4, #0]
 80167d4:	1862      	adds	r2, r4, r1
 80167d6:	4293      	cmp	r3, r2
 80167d8:	bf04      	itt	eq
 80167da:	681a      	ldreq	r2, [r3, #0]
 80167dc:	685b      	ldreq	r3, [r3, #4]
 80167de:	6063      	str	r3, [r4, #4]
 80167e0:	bf04      	itt	eq
 80167e2:	1852      	addeq	r2, r2, r1
 80167e4:	6022      	streq	r2, [r4, #0]
 80167e6:	6004      	str	r4, [r0, #0]
 80167e8:	e7ec      	b.n	80167c4 <_free_r+0x24>
 80167ea:	4613      	mov	r3, r2
 80167ec:	685a      	ldr	r2, [r3, #4]
 80167ee:	b10a      	cbz	r2, 80167f4 <_free_r+0x54>
 80167f0:	42a2      	cmp	r2, r4
 80167f2:	d9fa      	bls.n	80167ea <_free_r+0x4a>
 80167f4:	6819      	ldr	r1, [r3, #0]
 80167f6:	1858      	adds	r0, r3, r1
 80167f8:	42a0      	cmp	r0, r4
 80167fa:	d10b      	bne.n	8016814 <_free_r+0x74>
 80167fc:	6820      	ldr	r0, [r4, #0]
 80167fe:	4401      	add	r1, r0
 8016800:	1858      	adds	r0, r3, r1
 8016802:	4282      	cmp	r2, r0
 8016804:	6019      	str	r1, [r3, #0]
 8016806:	d1dd      	bne.n	80167c4 <_free_r+0x24>
 8016808:	6810      	ldr	r0, [r2, #0]
 801680a:	6852      	ldr	r2, [r2, #4]
 801680c:	605a      	str	r2, [r3, #4]
 801680e:	4401      	add	r1, r0
 8016810:	6019      	str	r1, [r3, #0]
 8016812:	e7d7      	b.n	80167c4 <_free_r+0x24>
 8016814:	d902      	bls.n	801681c <_free_r+0x7c>
 8016816:	230c      	movs	r3, #12
 8016818:	602b      	str	r3, [r5, #0]
 801681a:	e7d3      	b.n	80167c4 <_free_r+0x24>
 801681c:	6820      	ldr	r0, [r4, #0]
 801681e:	1821      	adds	r1, r4, r0
 8016820:	428a      	cmp	r2, r1
 8016822:	bf04      	itt	eq
 8016824:	6811      	ldreq	r1, [r2, #0]
 8016826:	6852      	ldreq	r2, [r2, #4]
 8016828:	6062      	str	r2, [r4, #4]
 801682a:	bf04      	itt	eq
 801682c:	1809      	addeq	r1, r1, r0
 801682e:	6021      	streq	r1, [r4, #0]
 8016830:	605c      	str	r4, [r3, #4]
 8016832:	e7c7      	b.n	80167c4 <_free_r+0x24>
 8016834:	bd38      	pop	{r3, r4, r5, pc}
 8016836:	bf00      	nop
 8016838:	2002b158 	.word	0x2002b158

0801683c <_malloc_r>:
 801683c:	b570      	push	{r4, r5, r6, lr}
 801683e:	1ccd      	adds	r5, r1, #3
 8016840:	f025 0503 	bic.w	r5, r5, #3
 8016844:	3508      	adds	r5, #8
 8016846:	2d0c      	cmp	r5, #12
 8016848:	bf38      	it	cc
 801684a:	250c      	movcc	r5, #12
 801684c:	2d00      	cmp	r5, #0
 801684e:	4606      	mov	r6, r0
 8016850:	db01      	blt.n	8016856 <_malloc_r+0x1a>
 8016852:	42a9      	cmp	r1, r5
 8016854:	d903      	bls.n	801685e <_malloc_r+0x22>
 8016856:	230c      	movs	r3, #12
 8016858:	6033      	str	r3, [r6, #0]
 801685a:	2000      	movs	r0, #0
 801685c:	bd70      	pop	{r4, r5, r6, pc}
 801685e:	f000 ff50 	bl	8017702 <__malloc_lock>
 8016862:	4a21      	ldr	r2, [pc, #132]	; (80168e8 <_malloc_r+0xac>)
 8016864:	6814      	ldr	r4, [r2, #0]
 8016866:	4621      	mov	r1, r4
 8016868:	b991      	cbnz	r1, 8016890 <_malloc_r+0x54>
 801686a:	4c20      	ldr	r4, [pc, #128]	; (80168ec <_malloc_r+0xb0>)
 801686c:	6823      	ldr	r3, [r4, #0]
 801686e:	b91b      	cbnz	r3, 8016878 <_malloc_r+0x3c>
 8016870:	4630      	mov	r0, r6
 8016872:	f000 fde3 	bl	801743c <_sbrk_r>
 8016876:	6020      	str	r0, [r4, #0]
 8016878:	4629      	mov	r1, r5
 801687a:	4630      	mov	r0, r6
 801687c:	f000 fdde 	bl	801743c <_sbrk_r>
 8016880:	1c43      	adds	r3, r0, #1
 8016882:	d124      	bne.n	80168ce <_malloc_r+0x92>
 8016884:	230c      	movs	r3, #12
 8016886:	6033      	str	r3, [r6, #0]
 8016888:	4630      	mov	r0, r6
 801688a:	f000 ff3b 	bl	8017704 <__malloc_unlock>
 801688e:	e7e4      	b.n	801685a <_malloc_r+0x1e>
 8016890:	680b      	ldr	r3, [r1, #0]
 8016892:	1b5b      	subs	r3, r3, r5
 8016894:	d418      	bmi.n	80168c8 <_malloc_r+0x8c>
 8016896:	2b0b      	cmp	r3, #11
 8016898:	d90f      	bls.n	80168ba <_malloc_r+0x7e>
 801689a:	600b      	str	r3, [r1, #0]
 801689c:	50cd      	str	r5, [r1, r3]
 801689e:	18cc      	adds	r4, r1, r3
 80168a0:	4630      	mov	r0, r6
 80168a2:	f000 ff2f 	bl	8017704 <__malloc_unlock>
 80168a6:	f104 000b 	add.w	r0, r4, #11
 80168aa:	1d23      	adds	r3, r4, #4
 80168ac:	f020 0007 	bic.w	r0, r0, #7
 80168b0:	1ac3      	subs	r3, r0, r3
 80168b2:	d0d3      	beq.n	801685c <_malloc_r+0x20>
 80168b4:	425a      	negs	r2, r3
 80168b6:	50e2      	str	r2, [r4, r3]
 80168b8:	e7d0      	b.n	801685c <_malloc_r+0x20>
 80168ba:	428c      	cmp	r4, r1
 80168bc:	684b      	ldr	r3, [r1, #4]
 80168be:	bf16      	itet	ne
 80168c0:	6063      	strne	r3, [r4, #4]
 80168c2:	6013      	streq	r3, [r2, #0]
 80168c4:	460c      	movne	r4, r1
 80168c6:	e7eb      	b.n	80168a0 <_malloc_r+0x64>
 80168c8:	460c      	mov	r4, r1
 80168ca:	6849      	ldr	r1, [r1, #4]
 80168cc:	e7cc      	b.n	8016868 <_malloc_r+0x2c>
 80168ce:	1cc4      	adds	r4, r0, #3
 80168d0:	f024 0403 	bic.w	r4, r4, #3
 80168d4:	42a0      	cmp	r0, r4
 80168d6:	d005      	beq.n	80168e4 <_malloc_r+0xa8>
 80168d8:	1a21      	subs	r1, r4, r0
 80168da:	4630      	mov	r0, r6
 80168dc:	f000 fdae 	bl	801743c <_sbrk_r>
 80168e0:	3001      	adds	r0, #1
 80168e2:	d0cf      	beq.n	8016884 <_malloc_r+0x48>
 80168e4:	6025      	str	r5, [r4, #0]
 80168e6:	e7db      	b.n	80168a0 <_malloc_r+0x64>
 80168e8:	2002b158 	.word	0x2002b158
 80168ec:	2002b15c 	.word	0x2002b15c

080168f0 <__ssputs_r>:
 80168f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80168f4:	688e      	ldr	r6, [r1, #8]
 80168f6:	429e      	cmp	r6, r3
 80168f8:	4682      	mov	sl, r0
 80168fa:	460c      	mov	r4, r1
 80168fc:	4690      	mov	r8, r2
 80168fe:	4699      	mov	r9, r3
 8016900:	d837      	bhi.n	8016972 <__ssputs_r+0x82>
 8016902:	898a      	ldrh	r2, [r1, #12]
 8016904:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016908:	d031      	beq.n	801696e <__ssputs_r+0x7e>
 801690a:	6825      	ldr	r5, [r4, #0]
 801690c:	6909      	ldr	r1, [r1, #16]
 801690e:	1a6f      	subs	r7, r5, r1
 8016910:	6965      	ldr	r5, [r4, #20]
 8016912:	2302      	movs	r3, #2
 8016914:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016918:	fb95 f5f3 	sdiv	r5, r5, r3
 801691c:	f109 0301 	add.w	r3, r9, #1
 8016920:	443b      	add	r3, r7
 8016922:	429d      	cmp	r5, r3
 8016924:	bf38      	it	cc
 8016926:	461d      	movcc	r5, r3
 8016928:	0553      	lsls	r3, r2, #21
 801692a:	d530      	bpl.n	801698e <__ssputs_r+0x9e>
 801692c:	4629      	mov	r1, r5
 801692e:	f7ff ff85 	bl	801683c <_malloc_r>
 8016932:	4606      	mov	r6, r0
 8016934:	b950      	cbnz	r0, 801694c <__ssputs_r+0x5c>
 8016936:	230c      	movs	r3, #12
 8016938:	f8ca 3000 	str.w	r3, [sl]
 801693c:	89a3      	ldrh	r3, [r4, #12]
 801693e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016942:	81a3      	strh	r3, [r4, #12]
 8016944:	f04f 30ff 	mov.w	r0, #4294967295
 8016948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801694c:	463a      	mov	r2, r7
 801694e:	6921      	ldr	r1, [r4, #16]
 8016950:	f7fc f832 	bl	80129b8 <memcpy>
 8016954:	89a3      	ldrh	r3, [r4, #12]
 8016956:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801695a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801695e:	81a3      	strh	r3, [r4, #12]
 8016960:	6126      	str	r6, [r4, #16]
 8016962:	6165      	str	r5, [r4, #20]
 8016964:	443e      	add	r6, r7
 8016966:	1bed      	subs	r5, r5, r7
 8016968:	6026      	str	r6, [r4, #0]
 801696a:	60a5      	str	r5, [r4, #8]
 801696c:	464e      	mov	r6, r9
 801696e:	454e      	cmp	r6, r9
 8016970:	d900      	bls.n	8016974 <__ssputs_r+0x84>
 8016972:	464e      	mov	r6, r9
 8016974:	4632      	mov	r2, r6
 8016976:	4641      	mov	r1, r8
 8016978:	6820      	ldr	r0, [r4, #0]
 801697a:	f000 fea9 	bl	80176d0 <memmove>
 801697e:	68a3      	ldr	r3, [r4, #8]
 8016980:	1b9b      	subs	r3, r3, r6
 8016982:	60a3      	str	r3, [r4, #8]
 8016984:	6823      	ldr	r3, [r4, #0]
 8016986:	441e      	add	r6, r3
 8016988:	6026      	str	r6, [r4, #0]
 801698a:	2000      	movs	r0, #0
 801698c:	e7dc      	b.n	8016948 <__ssputs_r+0x58>
 801698e:	462a      	mov	r2, r5
 8016990:	f000 feb9 	bl	8017706 <_realloc_r>
 8016994:	4606      	mov	r6, r0
 8016996:	2800      	cmp	r0, #0
 8016998:	d1e2      	bne.n	8016960 <__ssputs_r+0x70>
 801699a:	6921      	ldr	r1, [r4, #16]
 801699c:	4650      	mov	r0, sl
 801699e:	f7ff feff 	bl	80167a0 <_free_r>
 80169a2:	e7c8      	b.n	8016936 <__ssputs_r+0x46>

080169a4 <_svfiprintf_r>:
 80169a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80169a8:	461d      	mov	r5, r3
 80169aa:	898b      	ldrh	r3, [r1, #12]
 80169ac:	061f      	lsls	r7, r3, #24
 80169ae:	b09d      	sub	sp, #116	; 0x74
 80169b0:	4680      	mov	r8, r0
 80169b2:	460c      	mov	r4, r1
 80169b4:	4616      	mov	r6, r2
 80169b6:	d50f      	bpl.n	80169d8 <_svfiprintf_r+0x34>
 80169b8:	690b      	ldr	r3, [r1, #16]
 80169ba:	b96b      	cbnz	r3, 80169d8 <_svfiprintf_r+0x34>
 80169bc:	2140      	movs	r1, #64	; 0x40
 80169be:	f7ff ff3d 	bl	801683c <_malloc_r>
 80169c2:	6020      	str	r0, [r4, #0]
 80169c4:	6120      	str	r0, [r4, #16]
 80169c6:	b928      	cbnz	r0, 80169d4 <_svfiprintf_r+0x30>
 80169c8:	230c      	movs	r3, #12
 80169ca:	f8c8 3000 	str.w	r3, [r8]
 80169ce:	f04f 30ff 	mov.w	r0, #4294967295
 80169d2:	e0c8      	b.n	8016b66 <_svfiprintf_r+0x1c2>
 80169d4:	2340      	movs	r3, #64	; 0x40
 80169d6:	6163      	str	r3, [r4, #20]
 80169d8:	2300      	movs	r3, #0
 80169da:	9309      	str	r3, [sp, #36]	; 0x24
 80169dc:	2320      	movs	r3, #32
 80169de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80169e2:	2330      	movs	r3, #48	; 0x30
 80169e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80169e8:	9503      	str	r5, [sp, #12]
 80169ea:	f04f 0b01 	mov.w	fp, #1
 80169ee:	4637      	mov	r7, r6
 80169f0:	463d      	mov	r5, r7
 80169f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80169f6:	b10b      	cbz	r3, 80169fc <_svfiprintf_r+0x58>
 80169f8:	2b25      	cmp	r3, #37	; 0x25
 80169fa:	d13e      	bne.n	8016a7a <_svfiprintf_r+0xd6>
 80169fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8016a00:	d00b      	beq.n	8016a1a <_svfiprintf_r+0x76>
 8016a02:	4653      	mov	r3, sl
 8016a04:	4632      	mov	r2, r6
 8016a06:	4621      	mov	r1, r4
 8016a08:	4640      	mov	r0, r8
 8016a0a:	f7ff ff71 	bl	80168f0 <__ssputs_r>
 8016a0e:	3001      	adds	r0, #1
 8016a10:	f000 80a4 	beq.w	8016b5c <_svfiprintf_r+0x1b8>
 8016a14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016a16:	4453      	add	r3, sl
 8016a18:	9309      	str	r3, [sp, #36]	; 0x24
 8016a1a:	783b      	ldrb	r3, [r7, #0]
 8016a1c:	2b00      	cmp	r3, #0
 8016a1e:	f000 809d 	beq.w	8016b5c <_svfiprintf_r+0x1b8>
 8016a22:	2300      	movs	r3, #0
 8016a24:	f04f 32ff 	mov.w	r2, #4294967295
 8016a28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016a2c:	9304      	str	r3, [sp, #16]
 8016a2e:	9307      	str	r3, [sp, #28]
 8016a30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016a34:	931a      	str	r3, [sp, #104]	; 0x68
 8016a36:	462f      	mov	r7, r5
 8016a38:	2205      	movs	r2, #5
 8016a3a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8016a3e:	4850      	ldr	r0, [pc, #320]	; (8016b80 <_svfiprintf_r+0x1dc>)
 8016a40:	f7e9 fbe6 	bl	8000210 <memchr>
 8016a44:	9b04      	ldr	r3, [sp, #16]
 8016a46:	b9d0      	cbnz	r0, 8016a7e <_svfiprintf_r+0xda>
 8016a48:	06d9      	lsls	r1, r3, #27
 8016a4a:	bf44      	itt	mi
 8016a4c:	2220      	movmi	r2, #32
 8016a4e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016a52:	071a      	lsls	r2, r3, #28
 8016a54:	bf44      	itt	mi
 8016a56:	222b      	movmi	r2, #43	; 0x2b
 8016a58:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016a5c:	782a      	ldrb	r2, [r5, #0]
 8016a5e:	2a2a      	cmp	r2, #42	; 0x2a
 8016a60:	d015      	beq.n	8016a8e <_svfiprintf_r+0xea>
 8016a62:	9a07      	ldr	r2, [sp, #28]
 8016a64:	462f      	mov	r7, r5
 8016a66:	2000      	movs	r0, #0
 8016a68:	250a      	movs	r5, #10
 8016a6a:	4639      	mov	r1, r7
 8016a6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016a70:	3b30      	subs	r3, #48	; 0x30
 8016a72:	2b09      	cmp	r3, #9
 8016a74:	d94d      	bls.n	8016b12 <_svfiprintf_r+0x16e>
 8016a76:	b1b8      	cbz	r0, 8016aa8 <_svfiprintf_r+0x104>
 8016a78:	e00f      	b.n	8016a9a <_svfiprintf_r+0xf6>
 8016a7a:	462f      	mov	r7, r5
 8016a7c:	e7b8      	b.n	80169f0 <_svfiprintf_r+0x4c>
 8016a7e:	4a40      	ldr	r2, [pc, #256]	; (8016b80 <_svfiprintf_r+0x1dc>)
 8016a80:	1a80      	subs	r0, r0, r2
 8016a82:	fa0b f000 	lsl.w	r0, fp, r0
 8016a86:	4318      	orrs	r0, r3
 8016a88:	9004      	str	r0, [sp, #16]
 8016a8a:	463d      	mov	r5, r7
 8016a8c:	e7d3      	b.n	8016a36 <_svfiprintf_r+0x92>
 8016a8e:	9a03      	ldr	r2, [sp, #12]
 8016a90:	1d11      	adds	r1, r2, #4
 8016a92:	6812      	ldr	r2, [r2, #0]
 8016a94:	9103      	str	r1, [sp, #12]
 8016a96:	2a00      	cmp	r2, #0
 8016a98:	db01      	blt.n	8016a9e <_svfiprintf_r+0xfa>
 8016a9a:	9207      	str	r2, [sp, #28]
 8016a9c:	e004      	b.n	8016aa8 <_svfiprintf_r+0x104>
 8016a9e:	4252      	negs	r2, r2
 8016aa0:	f043 0302 	orr.w	r3, r3, #2
 8016aa4:	9207      	str	r2, [sp, #28]
 8016aa6:	9304      	str	r3, [sp, #16]
 8016aa8:	783b      	ldrb	r3, [r7, #0]
 8016aaa:	2b2e      	cmp	r3, #46	; 0x2e
 8016aac:	d10c      	bne.n	8016ac8 <_svfiprintf_r+0x124>
 8016aae:	787b      	ldrb	r3, [r7, #1]
 8016ab0:	2b2a      	cmp	r3, #42	; 0x2a
 8016ab2:	d133      	bne.n	8016b1c <_svfiprintf_r+0x178>
 8016ab4:	9b03      	ldr	r3, [sp, #12]
 8016ab6:	1d1a      	adds	r2, r3, #4
 8016ab8:	681b      	ldr	r3, [r3, #0]
 8016aba:	9203      	str	r2, [sp, #12]
 8016abc:	2b00      	cmp	r3, #0
 8016abe:	bfb8      	it	lt
 8016ac0:	f04f 33ff 	movlt.w	r3, #4294967295
 8016ac4:	3702      	adds	r7, #2
 8016ac6:	9305      	str	r3, [sp, #20]
 8016ac8:	4d2e      	ldr	r5, [pc, #184]	; (8016b84 <_svfiprintf_r+0x1e0>)
 8016aca:	7839      	ldrb	r1, [r7, #0]
 8016acc:	2203      	movs	r2, #3
 8016ace:	4628      	mov	r0, r5
 8016ad0:	f7e9 fb9e 	bl	8000210 <memchr>
 8016ad4:	b138      	cbz	r0, 8016ae6 <_svfiprintf_r+0x142>
 8016ad6:	2340      	movs	r3, #64	; 0x40
 8016ad8:	1b40      	subs	r0, r0, r5
 8016ada:	fa03 f000 	lsl.w	r0, r3, r0
 8016ade:	9b04      	ldr	r3, [sp, #16]
 8016ae0:	4303      	orrs	r3, r0
 8016ae2:	3701      	adds	r7, #1
 8016ae4:	9304      	str	r3, [sp, #16]
 8016ae6:	7839      	ldrb	r1, [r7, #0]
 8016ae8:	4827      	ldr	r0, [pc, #156]	; (8016b88 <_svfiprintf_r+0x1e4>)
 8016aea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016aee:	2206      	movs	r2, #6
 8016af0:	1c7e      	adds	r6, r7, #1
 8016af2:	f7e9 fb8d 	bl	8000210 <memchr>
 8016af6:	2800      	cmp	r0, #0
 8016af8:	d038      	beq.n	8016b6c <_svfiprintf_r+0x1c8>
 8016afa:	4b24      	ldr	r3, [pc, #144]	; (8016b8c <_svfiprintf_r+0x1e8>)
 8016afc:	bb13      	cbnz	r3, 8016b44 <_svfiprintf_r+0x1a0>
 8016afe:	9b03      	ldr	r3, [sp, #12]
 8016b00:	3307      	adds	r3, #7
 8016b02:	f023 0307 	bic.w	r3, r3, #7
 8016b06:	3308      	adds	r3, #8
 8016b08:	9303      	str	r3, [sp, #12]
 8016b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016b0c:	444b      	add	r3, r9
 8016b0e:	9309      	str	r3, [sp, #36]	; 0x24
 8016b10:	e76d      	b.n	80169ee <_svfiprintf_r+0x4a>
 8016b12:	fb05 3202 	mla	r2, r5, r2, r3
 8016b16:	2001      	movs	r0, #1
 8016b18:	460f      	mov	r7, r1
 8016b1a:	e7a6      	b.n	8016a6a <_svfiprintf_r+0xc6>
 8016b1c:	2300      	movs	r3, #0
 8016b1e:	3701      	adds	r7, #1
 8016b20:	9305      	str	r3, [sp, #20]
 8016b22:	4619      	mov	r1, r3
 8016b24:	250a      	movs	r5, #10
 8016b26:	4638      	mov	r0, r7
 8016b28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016b2c:	3a30      	subs	r2, #48	; 0x30
 8016b2e:	2a09      	cmp	r2, #9
 8016b30:	d903      	bls.n	8016b3a <_svfiprintf_r+0x196>
 8016b32:	2b00      	cmp	r3, #0
 8016b34:	d0c8      	beq.n	8016ac8 <_svfiprintf_r+0x124>
 8016b36:	9105      	str	r1, [sp, #20]
 8016b38:	e7c6      	b.n	8016ac8 <_svfiprintf_r+0x124>
 8016b3a:	fb05 2101 	mla	r1, r5, r1, r2
 8016b3e:	2301      	movs	r3, #1
 8016b40:	4607      	mov	r7, r0
 8016b42:	e7f0      	b.n	8016b26 <_svfiprintf_r+0x182>
 8016b44:	ab03      	add	r3, sp, #12
 8016b46:	9300      	str	r3, [sp, #0]
 8016b48:	4622      	mov	r2, r4
 8016b4a:	4b11      	ldr	r3, [pc, #68]	; (8016b90 <_svfiprintf_r+0x1ec>)
 8016b4c:	a904      	add	r1, sp, #16
 8016b4e:	4640      	mov	r0, r8
 8016b50:	f7fb ffda 	bl	8012b08 <_printf_float>
 8016b54:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016b58:	4681      	mov	r9, r0
 8016b5a:	d1d6      	bne.n	8016b0a <_svfiprintf_r+0x166>
 8016b5c:	89a3      	ldrh	r3, [r4, #12]
 8016b5e:	065b      	lsls	r3, r3, #25
 8016b60:	f53f af35 	bmi.w	80169ce <_svfiprintf_r+0x2a>
 8016b64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016b66:	b01d      	add	sp, #116	; 0x74
 8016b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b6c:	ab03      	add	r3, sp, #12
 8016b6e:	9300      	str	r3, [sp, #0]
 8016b70:	4622      	mov	r2, r4
 8016b72:	4b07      	ldr	r3, [pc, #28]	; (8016b90 <_svfiprintf_r+0x1ec>)
 8016b74:	a904      	add	r1, sp, #16
 8016b76:	4640      	mov	r0, r8
 8016b78:	f7fc fa7c 	bl	8013074 <_printf_i>
 8016b7c:	e7ea      	b.n	8016b54 <_svfiprintf_r+0x1b0>
 8016b7e:	bf00      	nop
 8016b80:	0801808c 	.word	0x0801808c
 8016b84:	08018092 	.word	0x08018092
 8016b88:	08018096 	.word	0x08018096
 8016b8c:	08012b09 	.word	0x08012b09
 8016b90:	080168f1 	.word	0x080168f1

08016b94 <_sungetc_r>:
 8016b94:	b538      	push	{r3, r4, r5, lr}
 8016b96:	1c4b      	adds	r3, r1, #1
 8016b98:	4614      	mov	r4, r2
 8016b9a:	d103      	bne.n	8016ba4 <_sungetc_r+0x10>
 8016b9c:	f04f 35ff 	mov.w	r5, #4294967295
 8016ba0:	4628      	mov	r0, r5
 8016ba2:	bd38      	pop	{r3, r4, r5, pc}
 8016ba4:	8993      	ldrh	r3, [r2, #12]
 8016ba6:	f023 0320 	bic.w	r3, r3, #32
 8016baa:	8193      	strh	r3, [r2, #12]
 8016bac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016bae:	6852      	ldr	r2, [r2, #4]
 8016bb0:	b2cd      	uxtb	r5, r1
 8016bb2:	b18b      	cbz	r3, 8016bd8 <_sungetc_r+0x44>
 8016bb4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016bb6:	4293      	cmp	r3, r2
 8016bb8:	dd08      	ble.n	8016bcc <_sungetc_r+0x38>
 8016bba:	6823      	ldr	r3, [r4, #0]
 8016bbc:	1e5a      	subs	r2, r3, #1
 8016bbe:	6022      	str	r2, [r4, #0]
 8016bc0:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016bc4:	6863      	ldr	r3, [r4, #4]
 8016bc6:	3301      	adds	r3, #1
 8016bc8:	6063      	str	r3, [r4, #4]
 8016bca:	e7e9      	b.n	8016ba0 <_sungetc_r+0xc>
 8016bcc:	4621      	mov	r1, r4
 8016bce:	f000 fd15 	bl	80175fc <__submore>
 8016bd2:	2800      	cmp	r0, #0
 8016bd4:	d0f1      	beq.n	8016bba <_sungetc_r+0x26>
 8016bd6:	e7e1      	b.n	8016b9c <_sungetc_r+0x8>
 8016bd8:	6921      	ldr	r1, [r4, #16]
 8016bda:	6823      	ldr	r3, [r4, #0]
 8016bdc:	b151      	cbz	r1, 8016bf4 <_sungetc_r+0x60>
 8016bde:	4299      	cmp	r1, r3
 8016be0:	d208      	bcs.n	8016bf4 <_sungetc_r+0x60>
 8016be2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016be6:	42a9      	cmp	r1, r5
 8016be8:	d104      	bne.n	8016bf4 <_sungetc_r+0x60>
 8016bea:	3b01      	subs	r3, #1
 8016bec:	3201      	adds	r2, #1
 8016bee:	6023      	str	r3, [r4, #0]
 8016bf0:	6062      	str	r2, [r4, #4]
 8016bf2:	e7d5      	b.n	8016ba0 <_sungetc_r+0xc>
 8016bf4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8016bf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016bfc:	6363      	str	r3, [r4, #52]	; 0x34
 8016bfe:	2303      	movs	r3, #3
 8016c00:	63a3      	str	r3, [r4, #56]	; 0x38
 8016c02:	4623      	mov	r3, r4
 8016c04:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016c08:	6023      	str	r3, [r4, #0]
 8016c0a:	2301      	movs	r3, #1
 8016c0c:	e7dc      	b.n	8016bc8 <_sungetc_r+0x34>

08016c0e <__ssrefill_r>:
 8016c0e:	b510      	push	{r4, lr}
 8016c10:	460c      	mov	r4, r1
 8016c12:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016c14:	b169      	cbz	r1, 8016c32 <__ssrefill_r+0x24>
 8016c16:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016c1a:	4299      	cmp	r1, r3
 8016c1c:	d001      	beq.n	8016c22 <__ssrefill_r+0x14>
 8016c1e:	f7ff fdbf 	bl	80167a0 <_free_r>
 8016c22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016c24:	6063      	str	r3, [r4, #4]
 8016c26:	2000      	movs	r0, #0
 8016c28:	6360      	str	r0, [r4, #52]	; 0x34
 8016c2a:	b113      	cbz	r3, 8016c32 <__ssrefill_r+0x24>
 8016c2c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016c2e:	6023      	str	r3, [r4, #0]
 8016c30:	bd10      	pop	{r4, pc}
 8016c32:	6923      	ldr	r3, [r4, #16]
 8016c34:	6023      	str	r3, [r4, #0]
 8016c36:	2300      	movs	r3, #0
 8016c38:	6063      	str	r3, [r4, #4]
 8016c3a:	89a3      	ldrh	r3, [r4, #12]
 8016c3c:	f043 0320 	orr.w	r3, r3, #32
 8016c40:	81a3      	strh	r3, [r4, #12]
 8016c42:	f04f 30ff 	mov.w	r0, #4294967295
 8016c46:	e7f3      	b.n	8016c30 <__ssrefill_r+0x22>

08016c48 <__ssvfiscanf_r>:
 8016c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c4c:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8016c50:	460c      	mov	r4, r1
 8016c52:	2100      	movs	r1, #0
 8016c54:	9144      	str	r1, [sp, #272]	; 0x110
 8016c56:	9145      	str	r1, [sp, #276]	; 0x114
 8016c58:	499f      	ldr	r1, [pc, #636]	; (8016ed8 <__ssvfiscanf_r+0x290>)
 8016c5a:	91a0      	str	r1, [sp, #640]	; 0x280
 8016c5c:	f10d 0804 	add.w	r8, sp, #4
 8016c60:	499e      	ldr	r1, [pc, #632]	; (8016edc <__ssvfiscanf_r+0x294>)
 8016c62:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8016ee0 <__ssvfiscanf_r+0x298>
 8016c66:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8016c6a:	4606      	mov	r6, r0
 8016c6c:	4692      	mov	sl, r2
 8016c6e:	91a1      	str	r1, [sp, #644]	; 0x284
 8016c70:	9300      	str	r3, [sp, #0]
 8016c72:	270a      	movs	r7, #10
 8016c74:	f89a 3000 	ldrb.w	r3, [sl]
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	f000 812a 	beq.w	8016ed2 <__ssvfiscanf_r+0x28a>
 8016c7e:	4655      	mov	r5, sl
 8016c80:	f7ff f8d2 	bl	8015e28 <__locale_ctype_ptr>
 8016c84:	f815 bb01 	ldrb.w	fp, [r5], #1
 8016c88:	4458      	add	r0, fp
 8016c8a:	7843      	ldrb	r3, [r0, #1]
 8016c8c:	f013 0308 	ands.w	r3, r3, #8
 8016c90:	d01c      	beq.n	8016ccc <__ssvfiscanf_r+0x84>
 8016c92:	6863      	ldr	r3, [r4, #4]
 8016c94:	2b00      	cmp	r3, #0
 8016c96:	dd12      	ble.n	8016cbe <__ssvfiscanf_r+0x76>
 8016c98:	f7ff f8c6 	bl	8015e28 <__locale_ctype_ptr>
 8016c9c:	6823      	ldr	r3, [r4, #0]
 8016c9e:	781a      	ldrb	r2, [r3, #0]
 8016ca0:	4410      	add	r0, r2
 8016ca2:	7842      	ldrb	r2, [r0, #1]
 8016ca4:	0712      	lsls	r2, r2, #28
 8016ca6:	d401      	bmi.n	8016cac <__ssvfiscanf_r+0x64>
 8016ca8:	46aa      	mov	sl, r5
 8016caa:	e7e3      	b.n	8016c74 <__ssvfiscanf_r+0x2c>
 8016cac:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016cae:	3201      	adds	r2, #1
 8016cb0:	9245      	str	r2, [sp, #276]	; 0x114
 8016cb2:	6862      	ldr	r2, [r4, #4]
 8016cb4:	3301      	adds	r3, #1
 8016cb6:	3a01      	subs	r2, #1
 8016cb8:	6062      	str	r2, [r4, #4]
 8016cba:	6023      	str	r3, [r4, #0]
 8016cbc:	e7e9      	b.n	8016c92 <__ssvfiscanf_r+0x4a>
 8016cbe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016cc0:	4621      	mov	r1, r4
 8016cc2:	4630      	mov	r0, r6
 8016cc4:	4798      	blx	r3
 8016cc6:	2800      	cmp	r0, #0
 8016cc8:	d0e6      	beq.n	8016c98 <__ssvfiscanf_r+0x50>
 8016cca:	e7ed      	b.n	8016ca8 <__ssvfiscanf_r+0x60>
 8016ccc:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8016cd0:	f040 8082 	bne.w	8016dd8 <__ssvfiscanf_r+0x190>
 8016cd4:	9343      	str	r3, [sp, #268]	; 0x10c
 8016cd6:	9341      	str	r3, [sp, #260]	; 0x104
 8016cd8:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8016cdc:	2b2a      	cmp	r3, #42	; 0x2a
 8016cde:	d103      	bne.n	8016ce8 <__ssvfiscanf_r+0xa0>
 8016ce0:	2310      	movs	r3, #16
 8016ce2:	9341      	str	r3, [sp, #260]	; 0x104
 8016ce4:	f10a 0502 	add.w	r5, sl, #2
 8016ce8:	46aa      	mov	sl, r5
 8016cea:	f815 1b01 	ldrb.w	r1, [r5], #1
 8016cee:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8016cf2:	2a09      	cmp	r2, #9
 8016cf4:	d922      	bls.n	8016d3c <__ssvfiscanf_r+0xf4>
 8016cf6:	2203      	movs	r2, #3
 8016cf8:	4879      	ldr	r0, [pc, #484]	; (8016ee0 <__ssvfiscanf_r+0x298>)
 8016cfa:	f7e9 fa89 	bl	8000210 <memchr>
 8016cfe:	b138      	cbz	r0, 8016d10 <__ssvfiscanf_r+0xc8>
 8016d00:	eba0 0309 	sub.w	r3, r0, r9
 8016d04:	2001      	movs	r0, #1
 8016d06:	4098      	lsls	r0, r3
 8016d08:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016d0a:	4318      	orrs	r0, r3
 8016d0c:	9041      	str	r0, [sp, #260]	; 0x104
 8016d0e:	46aa      	mov	sl, r5
 8016d10:	f89a 3000 	ldrb.w	r3, [sl]
 8016d14:	2b67      	cmp	r3, #103	; 0x67
 8016d16:	f10a 0501 	add.w	r5, sl, #1
 8016d1a:	d82b      	bhi.n	8016d74 <__ssvfiscanf_r+0x12c>
 8016d1c:	2b65      	cmp	r3, #101	; 0x65
 8016d1e:	f080 809f 	bcs.w	8016e60 <__ssvfiscanf_r+0x218>
 8016d22:	2b47      	cmp	r3, #71	; 0x47
 8016d24:	d810      	bhi.n	8016d48 <__ssvfiscanf_r+0x100>
 8016d26:	2b45      	cmp	r3, #69	; 0x45
 8016d28:	f080 809a 	bcs.w	8016e60 <__ssvfiscanf_r+0x218>
 8016d2c:	2b00      	cmp	r3, #0
 8016d2e:	d06c      	beq.n	8016e0a <__ssvfiscanf_r+0x1c2>
 8016d30:	2b25      	cmp	r3, #37	; 0x25
 8016d32:	d051      	beq.n	8016dd8 <__ssvfiscanf_r+0x190>
 8016d34:	2303      	movs	r3, #3
 8016d36:	9347      	str	r3, [sp, #284]	; 0x11c
 8016d38:	9742      	str	r7, [sp, #264]	; 0x108
 8016d3a:	e027      	b.n	8016d8c <__ssvfiscanf_r+0x144>
 8016d3c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8016d3e:	fb07 1303 	mla	r3, r7, r3, r1
 8016d42:	3b30      	subs	r3, #48	; 0x30
 8016d44:	9343      	str	r3, [sp, #268]	; 0x10c
 8016d46:	e7cf      	b.n	8016ce8 <__ssvfiscanf_r+0xa0>
 8016d48:	2b5b      	cmp	r3, #91	; 0x5b
 8016d4a:	d06a      	beq.n	8016e22 <__ssvfiscanf_r+0x1da>
 8016d4c:	d80c      	bhi.n	8016d68 <__ssvfiscanf_r+0x120>
 8016d4e:	2b58      	cmp	r3, #88	; 0x58
 8016d50:	d1f0      	bne.n	8016d34 <__ssvfiscanf_r+0xec>
 8016d52:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016d54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016d58:	9241      	str	r2, [sp, #260]	; 0x104
 8016d5a:	2210      	movs	r2, #16
 8016d5c:	9242      	str	r2, [sp, #264]	; 0x108
 8016d5e:	2b6e      	cmp	r3, #110	; 0x6e
 8016d60:	bf8c      	ite	hi
 8016d62:	2304      	movhi	r3, #4
 8016d64:	2303      	movls	r3, #3
 8016d66:	e010      	b.n	8016d8a <__ssvfiscanf_r+0x142>
 8016d68:	2b63      	cmp	r3, #99	; 0x63
 8016d6a:	d065      	beq.n	8016e38 <__ssvfiscanf_r+0x1f0>
 8016d6c:	2b64      	cmp	r3, #100	; 0x64
 8016d6e:	d1e1      	bne.n	8016d34 <__ssvfiscanf_r+0xec>
 8016d70:	9742      	str	r7, [sp, #264]	; 0x108
 8016d72:	e7f4      	b.n	8016d5e <__ssvfiscanf_r+0x116>
 8016d74:	2b70      	cmp	r3, #112	; 0x70
 8016d76:	d04b      	beq.n	8016e10 <__ssvfiscanf_r+0x1c8>
 8016d78:	d826      	bhi.n	8016dc8 <__ssvfiscanf_r+0x180>
 8016d7a:	2b6e      	cmp	r3, #110	; 0x6e
 8016d7c:	d062      	beq.n	8016e44 <__ssvfiscanf_r+0x1fc>
 8016d7e:	d84c      	bhi.n	8016e1a <__ssvfiscanf_r+0x1d2>
 8016d80:	2b69      	cmp	r3, #105	; 0x69
 8016d82:	d1d7      	bne.n	8016d34 <__ssvfiscanf_r+0xec>
 8016d84:	2300      	movs	r3, #0
 8016d86:	9342      	str	r3, [sp, #264]	; 0x108
 8016d88:	2303      	movs	r3, #3
 8016d8a:	9347      	str	r3, [sp, #284]	; 0x11c
 8016d8c:	6863      	ldr	r3, [r4, #4]
 8016d8e:	2b00      	cmp	r3, #0
 8016d90:	dd68      	ble.n	8016e64 <__ssvfiscanf_r+0x21c>
 8016d92:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016d94:	0659      	lsls	r1, r3, #25
 8016d96:	d407      	bmi.n	8016da8 <__ssvfiscanf_r+0x160>
 8016d98:	f7ff f846 	bl	8015e28 <__locale_ctype_ptr>
 8016d9c:	6823      	ldr	r3, [r4, #0]
 8016d9e:	781a      	ldrb	r2, [r3, #0]
 8016da0:	4410      	add	r0, r2
 8016da2:	7842      	ldrb	r2, [r0, #1]
 8016da4:	0712      	lsls	r2, r2, #28
 8016da6:	d464      	bmi.n	8016e72 <__ssvfiscanf_r+0x22a>
 8016da8:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8016daa:	2b02      	cmp	r3, #2
 8016dac:	dc73      	bgt.n	8016e96 <__ssvfiscanf_r+0x24e>
 8016dae:	466b      	mov	r3, sp
 8016db0:	4622      	mov	r2, r4
 8016db2:	a941      	add	r1, sp, #260	; 0x104
 8016db4:	4630      	mov	r0, r6
 8016db6:	f000 f9d7 	bl	8017168 <_scanf_chars>
 8016dba:	2801      	cmp	r0, #1
 8016dbc:	f000 8089 	beq.w	8016ed2 <__ssvfiscanf_r+0x28a>
 8016dc0:	2802      	cmp	r0, #2
 8016dc2:	f47f af71 	bne.w	8016ca8 <__ssvfiscanf_r+0x60>
 8016dc6:	e01d      	b.n	8016e04 <__ssvfiscanf_r+0x1bc>
 8016dc8:	2b75      	cmp	r3, #117	; 0x75
 8016dca:	d0d1      	beq.n	8016d70 <__ssvfiscanf_r+0x128>
 8016dcc:	2b78      	cmp	r3, #120	; 0x78
 8016dce:	d0c0      	beq.n	8016d52 <__ssvfiscanf_r+0x10a>
 8016dd0:	2b73      	cmp	r3, #115	; 0x73
 8016dd2:	d1af      	bne.n	8016d34 <__ssvfiscanf_r+0xec>
 8016dd4:	2302      	movs	r3, #2
 8016dd6:	e7d8      	b.n	8016d8a <__ssvfiscanf_r+0x142>
 8016dd8:	6863      	ldr	r3, [r4, #4]
 8016dda:	2b00      	cmp	r3, #0
 8016ddc:	dd0c      	ble.n	8016df8 <__ssvfiscanf_r+0x1b0>
 8016dde:	6823      	ldr	r3, [r4, #0]
 8016de0:	781a      	ldrb	r2, [r3, #0]
 8016de2:	455a      	cmp	r2, fp
 8016de4:	d175      	bne.n	8016ed2 <__ssvfiscanf_r+0x28a>
 8016de6:	3301      	adds	r3, #1
 8016de8:	6862      	ldr	r2, [r4, #4]
 8016dea:	6023      	str	r3, [r4, #0]
 8016dec:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8016dee:	3a01      	subs	r2, #1
 8016df0:	3301      	adds	r3, #1
 8016df2:	6062      	str	r2, [r4, #4]
 8016df4:	9345      	str	r3, [sp, #276]	; 0x114
 8016df6:	e757      	b.n	8016ca8 <__ssvfiscanf_r+0x60>
 8016df8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016dfa:	4621      	mov	r1, r4
 8016dfc:	4630      	mov	r0, r6
 8016dfe:	4798      	blx	r3
 8016e00:	2800      	cmp	r0, #0
 8016e02:	d0ec      	beq.n	8016dde <__ssvfiscanf_r+0x196>
 8016e04:	9844      	ldr	r0, [sp, #272]	; 0x110
 8016e06:	2800      	cmp	r0, #0
 8016e08:	d159      	bne.n	8016ebe <__ssvfiscanf_r+0x276>
 8016e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8016e0e:	e05c      	b.n	8016eca <__ssvfiscanf_r+0x282>
 8016e10:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016e12:	f042 0220 	orr.w	r2, r2, #32
 8016e16:	9241      	str	r2, [sp, #260]	; 0x104
 8016e18:	e79b      	b.n	8016d52 <__ssvfiscanf_r+0x10a>
 8016e1a:	2308      	movs	r3, #8
 8016e1c:	9342      	str	r3, [sp, #264]	; 0x108
 8016e1e:	2304      	movs	r3, #4
 8016e20:	e7b3      	b.n	8016d8a <__ssvfiscanf_r+0x142>
 8016e22:	4629      	mov	r1, r5
 8016e24:	4640      	mov	r0, r8
 8016e26:	f000 fb19 	bl	801745c <__sccl>
 8016e2a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016e2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016e30:	9341      	str	r3, [sp, #260]	; 0x104
 8016e32:	4605      	mov	r5, r0
 8016e34:	2301      	movs	r3, #1
 8016e36:	e7a8      	b.n	8016d8a <__ssvfiscanf_r+0x142>
 8016e38:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016e3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016e3e:	9341      	str	r3, [sp, #260]	; 0x104
 8016e40:	2300      	movs	r3, #0
 8016e42:	e7a2      	b.n	8016d8a <__ssvfiscanf_r+0x142>
 8016e44:	9841      	ldr	r0, [sp, #260]	; 0x104
 8016e46:	06c3      	lsls	r3, r0, #27
 8016e48:	f53f af2e 	bmi.w	8016ca8 <__ssvfiscanf_r+0x60>
 8016e4c:	9b00      	ldr	r3, [sp, #0]
 8016e4e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016e50:	1d19      	adds	r1, r3, #4
 8016e52:	9100      	str	r1, [sp, #0]
 8016e54:	681b      	ldr	r3, [r3, #0]
 8016e56:	07c0      	lsls	r0, r0, #31
 8016e58:	bf4c      	ite	mi
 8016e5a:	801a      	strhmi	r2, [r3, #0]
 8016e5c:	601a      	strpl	r2, [r3, #0]
 8016e5e:	e723      	b.n	8016ca8 <__ssvfiscanf_r+0x60>
 8016e60:	2305      	movs	r3, #5
 8016e62:	e792      	b.n	8016d8a <__ssvfiscanf_r+0x142>
 8016e64:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016e66:	4621      	mov	r1, r4
 8016e68:	4630      	mov	r0, r6
 8016e6a:	4798      	blx	r3
 8016e6c:	2800      	cmp	r0, #0
 8016e6e:	d090      	beq.n	8016d92 <__ssvfiscanf_r+0x14a>
 8016e70:	e7c8      	b.n	8016e04 <__ssvfiscanf_r+0x1bc>
 8016e72:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016e74:	3201      	adds	r2, #1
 8016e76:	9245      	str	r2, [sp, #276]	; 0x114
 8016e78:	6862      	ldr	r2, [r4, #4]
 8016e7a:	3a01      	subs	r2, #1
 8016e7c:	2a00      	cmp	r2, #0
 8016e7e:	6062      	str	r2, [r4, #4]
 8016e80:	dd02      	ble.n	8016e88 <__ssvfiscanf_r+0x240>
 8016e82:	3301      	adds	r3, #1
 8016e84:	6023      	str	r3, [r4, #0]
 8016e86:	e787      	b.n	8016d98 <__ssvfiscanf_r+0x150>
 8016e88:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016e8a:	4621      	mov	r1, r4
 8016e8c:	4630      	mov	r0, r6
 8016e8e:	4798      	blx	r3
 8016e90:	2800      	cmp	r0, #0
 8016e92:	d081      	beq.n	8016d98 <__ssvfiscanf_r+0x150>
 8016e94:	e7b6      	b.n	8016e04 <__ssvfiscanf_r+0x1bc>
 8016e96:	2b04      	cmp	r3, #4
 8016e98:	dc06      	bgt.n	8016ea8 <__ssvfiscanf_r+0x260>
 8016e9a:	466b      	mov	r3, sp
 8016e9c:	4622      	mov	r2, r4
 8016e9e:	a941      	add	r1, sp, #260	; 0x104
 8016ea0:	4630      	mov	r0, r6
 8016ea2:	f000 f9c5 	bl	8017230 <_scanf_i>
 8016ea6:	e788      	b.n	8016dba <__ssvfiscanf_r+0x172>
 8016ea8:	4b0e      	ldr	r3, [pc, #56]	; (8016ee4 <__ssvfiscanf_r+0x29c>)
 8016eaa:	2b00      	cmp	r3, #0
 8016eac:	f43f aefc 	beq.w	8016ca8 <__ssvfiscanf_r+0x60>
 8016eb0:	466b      	mov	r3, sp
 8016eb2:	4622      	mov	r2, r4
 8016eb4:	a941      	add	r1, sp, #260	; 0x104
 8016eb6:	4630      	mov	r0, r6
 8016eb8:	f7fc f9ee 	bl	8013298 <_scanf_float>
 8016ebc:	e77d      	b.n	8016dba <__ssvfiscanf_r+0x172>
 8016ebe:	89a3      	ldrh	r3, [r4, #12]
 8016ec0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8016ec4:	bf18      	it	ne
 8016ec6:	f04f 30ff 	movne.w	r0, #4294967295
 8016eca:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8016ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ed2:	9844      	ldr	r0, [sp, #272]	; 0x110
 8016ed4:	e7f9      	b.n	8016eca <__ssvfiscanf_r+0x282>
 8016ed6:	bf00      	nop
 8016ed8:	08016b95 	.word	0x08016b95
 8016edc:	08016c0f 	.word	0x08016c0f
 8016ee0:	08018092 	.word	0x08018092
 8016ee4:	08013299 	.word	0x08013299

08016ee8 <__sfputc_r>:
 8016ee8:	6893      	ldr	r3, [r2, #8]
 8016eea:	3b01      	subs	r3, #1
 8016eec:	2b00      	cmp	r3, #0
 8016eee:	b410      	push	{r4}
 8016ef0:	6093      	str	r3, [r2, #8]
 8016ef2:	da08      	bge.n	8016f06 <__sfputc_r+0x1e>
 8016ef4:	6994      	ldr	r4, [r2, #24]
 8016ef6:	42a3      	cmp	r3, r4
 8016ef8:	db01      	blt.n	8016efe <__sfputc_r+0x16>
 8016efa:	290a      	cmp	r1, #10
 8016efc:	d103      	bne.n	8016f06 <__sfputc_r+0x1e>
 8016efe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016f02:	f7fd bbc7 	b.w	8014694 <__swbuf_r>
 8016f06:	6813      	ldr	r3, [r2, #0]
 8016f08:	1c58      	adds	r0, r3, #1
 8016f0a:	6010      	str	r0, [r2, #0]
 8016f0c:	7019      	strb	r1, [r3, #0]
 8016f0e:	4608      	mov	r0, r1
 8016f10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016f14:	4770      	bx	lr

08016f16 <__sfputs_r>:
 8016f16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016f18:	4606      	mov	r6, r0
 8016f1a:	460f      	mov	r7, r1
 8016f1c:	4614      	mov	r4, r2
 8016f1e:	18d5      	adds	r5, r2, r3
 8016f20:	42ac      	cmp	r4, r5
 8016f22:	d101      	bne.n	8016f28 <__sfputs_r+0x12>
 8016f24:	2000      	movs	r0, #0
 8016f26:	e007      	b.n	8016f38 <__sfputs_r+0x22>
 8016f28:	463a      	mov	r2, r7
 8016f2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016f2e:	4630      	mov	r0, r6
 8016f30:	f7ff ffda 	bl	8016ee8 <__sfputc_r>
 8016f34:	1c43      	adds	r3, r0, #1
 8016f36:	d1f3      	bne.n	8016f20 <__sfputs_r+0xa>
 8016f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016f3c <_vfiprintf_r>:
 8016f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f40:	460c      	mov	r4, r1
 8016f42:	b09d      	sub	sp, #116	; 0x74
 8016f44:	4617      	mov	r7, r2
 8016f46:	461d      	mov	r5, r3
 8016f48:	4606      	mov	r6, r0
 8016f4a:	b118      	cbz	r0, 8016f54 <_vfiprintf_r+0x18>
 8016f4c:	6983      	ldr	r3, [r0, #24]
 8016f4e:	b90b      	cbnz	r3, 8016f54 <_vfiprintf_r+0x18>
 8016f50:	f7fe fbb6 	bl	80156c0 <__sinit>
 8016f54:	4b7c      	ldr	r3, [pc, #496]	; (8017148 <_vfiprintf_r+0x20c>)
 8016f56:	429c      	cmp	r4, r3
 8016f58:	d158      	bne.n	801700c <_vfiprintf_r+0xd0>
 8016f5a:	6874      	ldr	r4, [r6, #4]
 8016f5c:	89a3      	ldrh	r3, [r4, #12]
 8016f5e:	0718      	lsls	r0, r3, #28
 8016f60:	d55e      	bpl.n	8017020 <_vfiprintf_r+0xe4>
 8016f62:	6923      	ldr	r3, [r4, #16]
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d05b      	beq.n	8017020 <_vfiprintf_r+0xe4>
 8016f68:	2300      	movs	r3, #0
 8016f6a:	9309      	str	r3, [sp, #36]	; 0x24
 8016f6c:	2320      	movs	r3, #32
 8016f6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016f72:	2330      	movs	r3, #48	; 0x30
 8016f74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016f78:	9503      	str	r5, [sp, #12]
 8016f7a:	f04f 0b01 	mov.w	fp, #1
 8016f7e:	46b8      	mov	r8, r7
 8016f80:	4645      	mov	r5, r8
 8016f82:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016f86:	b10b      	cbz	r3, 8016f8c <_vfiprintf_r+0x50>
 8016f88:	2b25      	cmp	r3, #37	; 0x25
 8016f8a:	d154      	bne.n	8017036 <_vfiprintf_r+0xfa>
 8016f8c:	ebb8 0a07 	subs.w	sl, r8, r7
 8016f90:	d00b      	beq.n	8016faa <_vfiprintf_r+0x6e>
 8016f92:	4653      	mov	r3, sl
 8016f94:	463a      	mov	r2, r7
 8016f96:	4621      	mov	r1, r4
 8016f98:	4630      	mov	r0, r6
 8016f9a:	f7ff ffbc 	bl	8016f16 <__sfputs_r>
 8016f9e:	3001      	adds	r0, #1
 8016fa0:	f000 80c2 	beq.w	8017128 <_vfiprintf_r+0x1ec>
 8016fa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016fa6:	4453      	add	r3, sl
 8016fa8:	9309      	str	r3, [sp, #36]	; 0x24
 8016faa:	f898 3000 	ldrb.w	r3, [r8]
 8016fae:	2b00      	cmp	r3, #0
 8016fb0:	f000 80ba 	beq.w	8017128 <_vfiprintf_r+0x1ec>
 8016fb4:	2300      	movs	r3, #0
 8016fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8016fba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016fbe:	9304      	str	r3, [sp, #16]
 8016fc0:	9307      	str	r3, [sp, #28]
 8016fc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016fc6:	931a      	str	r3, [sp, #104]	; 0x68
 8016fc8:	46a8      	mov	r8, r5
 8016fca:	2205      	movs	r2, #5
 8016fcc:	f818 1b01 	ldrb.w	r1, [r8], #1
 8016fd0:	485e      	ldr	r0, [pc, #376]	; (801714c <_vfiprintf_r+0x210>)
 8016fd2:	f7e9 f91d 	bl	8000210 <memchr>
 8016fd6:	9b04      	ldr	r3, [sp, #16]
 8016fd8:	bb78      	cbnz	r0, 801703a <_vfiprintf_r+0xfe>
 8016fda:	06d9      	lsls	r1, r3, #27
 8016fdc:	bf44      	itt	mi
 8016fde:	2220      	movmi	r2, #32
 8016fe0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016fe4:	071a      	lsls	r2, r3, #28
 8016fe6:	bf44      	itt	mi
 8016fe8:	222b      	movmi	r2, #43	; 0x2b
 8016fea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016fee:	782a      	ldrb	r2, [r5, #0]
 8016ff0:	2a2a      	cmp	r2, #42	; 0x2a
 8016ff2:	d02a      	beq.n	801704a <_vfiprintf_r+0x10e>
 8016ff4:	9a07      	ldr	r2, [sp, #28]
 8016ff6:	46a8      	mov	r8, r5
 8016ff8:	2000      	movs	r0, #0
 8016ffa:	250a      	movs	r5, #10
 8016ffc:	4641      	mov	r1, r8
 8016ffe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017002:	3b30      	subs	r3, #48	; 0x30
 8017004:	2b09      	cmp	r3, #9
 8017006:	d969      	bls.n	80170dc <_vfiprintf_r+0x1a0>
 8017008:	b360      	cbz	r0, 8017064 <_vfiprintf_r+0x128>
 801700a:	e024      	b.n	8017056 <_vfiprintf_r+0x11a>
 801700c:	4b50      	ldr	r3, [pc, #320]	; (8017150 <_vfiprintf_r+0x214>)
 801700e:	429c      	cmp	r4, r3
 8017010:	d101      	bne.n	8017016 <_vfiprintf_r+0xda>
 8017012:	68b4      	ldr	r4, [r6, #8]
 8017014:	e7a2      	b.n	8016f5c <_vfiprintf_r+0x20>
 8017016:	4b4f      	ldr	r3, [pc, #316]	; (8017154 <_vfiprintf_r+0x218>)
 8017018:	429c      	cmp	r4, r3
 801701a:	bf08      	it	eq
 801701c:	68f4      	ldreq	r4, [r6, #12]
 801701e:	e79d      	b.n	8016f5c <_vfiprintf_r+0x20>
 8017020:	4621      	mov	r1, r4
 8017022:	4630      	mov	r0, r6
 8017024:	f7fd fb9a 	bl	801475c <__swsetup_r>
 8017028:	2800      	cmp	r0, #0
 801702a:	d09d      	beq.n	8016f68 <_vfiprintf_r+0x2c>
 801702c:	f04f 30ff 	mov.w	r0, #4294967295
 8017030:	b01d      	add	sp, #116	; 0x74
 8017032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017036:	46a8      	mov	r8, r5
 8017038:	e7a2      	b.n	8016f80 <_vfiprintf_r+0x44>
 801703a:	4a44      	ldr	r2, [pc, #272]	; (801714c <_vfiprintf_r+0x210>)
 801703c:	1a80      	subs	r0, r0, r2
 801703e:	fa0b f000 	lsl.w	r0, fp, r0
 8017042:	4318      	orrs	r0, r3
 8017044:	9004      	str	r0, [sp, #16]
 8017046:	4645      	mov	r5, r8
 8017048:	e7be      	b.n	8016fc8 <_vfiprintf_r+0x8c>
 801704a:	9a03      	ldr	r2, [sp, #12]
 801704c:	1d11      	adds	r1, r2, #4
 801704e:	6812      	ldr	r2, [r2, #0]
 8017050:	9103      	str	r1, [sp, #12]
 8017052:	2a00      	cmp	r2, #0
 8017054:	db01      	blt.n	801705a <_vfiprintf_r+0x11e>
 8017056:	9207      	str	r2, [sp, #28]
 8017058:	e004      	b.n	8017064 <_vfiprintf_r+0x128>
 801705a:	4252      	negs	r2, r2
 801705c:	f043 0302 	orr.w	r3, r3, #2
 8017060:	9207      	str	r2, [sp, #28]
 8017062:	9304      	str	r3, [sp, #16]
 8017064:	f898 3000 	ldrb.w	r3, [r8]
 8017068:	2b2e      	cmp	r3, #46	; 0x2e
 801706a:	d10e      	bne.n	801708a <_vfiprintf_r+0x14e>
 801706c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8017070:	2b2a      	cmp	r3, #42	; 0x2a
 8017072:	d138      	bne.n	80170e6 <_vfiprintf_r+0x1aa>
 8017074:	9b03      	ldr	r3, [sp, #12]
 8017076:	1d1a      	adds	r2, r3, #4
 8017078:	681b      	ldr	r3, [r3, #0]
 801707a:	9203      	str	r2, [sp, #12]
 801707c:	2b00      	cmp	r3, #0
 801707e:	bfb8      	it	lt
 8017080:	f04f 33ff 	movlt.w	r3, #4294967295
 8017084:	f108 0802 	add.w	r8, r8, #2
 8017088:	9305      	str	r3, [sp, #20]
 801708a:	4d33      	ldr	r5, [pc, #204]	; (8017158 <_vfiprintf_r+0x21c>)
 801708c:	f898 1000 	ldrb.w	r1, [r8]
 8017090:	2203      	movs	r2, #3
 8017092:	4628      	mov	r0, r5
 8017094:	f7e9 f8bc 	bl	8000210 <memchr>
 8017098:	b140      	cbz	r0, 80170ac <_vfiprintf_r+0x170>
 801709a:	2340      	movs	r3, #64	; 0x40
 801709c:	1b40      	subs	r0, r0, r5
 801709e:	fa03 f000 	lsl.w	r0, r3, r0
 80170a2:	9b04      	ldr	r3, [sp, #16]
 80170a4:	4303      	orrs	r3, r0
 80170a6:	f108 0801 	add.w	r8, r8, #1
 80170aa:	9304      	str	r3, [sp, #16]
 80170ac:	f898 1000 	ldrb.w	r1, [r8]
 80170b0:	482a      	ldr	r0, [pc, #168]	; (801715c <_vfiprintf_r+0x220>)
 80170b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80170b6:	2206      	movs	r2, #6
 80170b8:	f108 0701 	add.w	r7, r8, #1
 80170bc:	f7e9 f8a8 	bl	8000210 <memchr>
 80170c0:	2800      	cmp	r0, #0
 80170c2:	d037      	beq.n	8017134 <_vfiprintf_r+0x1f8>
 80170c4:	4b26      	ldr	r3, [pc, #152]	; (8017160 <_vfiprintf_r+0x224>)
 80170c6:	bb1b      	cbnz	r3, 8017110 <_vfiprintf_r+0x1d4>
 80170c8:	9b03      	ldr	r3, [sp, #12]
 80170ca:	3307      	adds	r3, #7
 80170cc:	f023 0307 	bic.w	r3, r3, #7
 80170d0:	3308      	adds	r3, #8
 80170d2:	9303      	str	r3, [sp, #12]
 80170d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80170d6:	444b      	add	r3, r9
 80170d8:	9309      	str	r3, [sp, #36]	; 0x24
 80170da:	e750      	b.n	8016f7e <_vfiprintf_r+0x42>
 80170dc:	fb05 3202 	mla	r2, r5, r2, r3
 80170e0:	2001      	movs	r0, #1
 80170e2:	4688      	mov	r8, r1
 80170e4:	e78a      	b.n	8016ffc <_vfiprintf_r+0xc0>
 80170e6:	2300      	movs	r3, #0
 80170e8:	f108 0801 	add.w	r8, r8, #1
 80170ec:	9305      	str	r3, [sp, #20]
 80170ee:	4619      	mov	r1, r3
 80170f0:	250a      	movs	r5, #10
 80170f2:	4640      	mov	r0, r8
 80170f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80170f8:	3a30      	subs	r2, #48	; 0x30
 80170fa:	2a09      	cmp	r2, #9
 80170fc:	d903      	bls.n	8017106 <_vfiprintf_r+0x1ca>
 80170fe:	2b00      	cmp	r3, #0
 8017100:	d0c3      	beq.n	801708a <_vfiprintf_r+0x14e>
 8017102:	9105      	str	r1, [sp, #20]
 8017104:	e7c1      	b.n	801708a <_vfiprintf_r+0x14e>
 8017106:	fb05 2101 	mla	r1, r5, r1, r2
 801710a:	2301      	movs	r3, #1
 801710c:	4680      	mov	r8, r0
 801710e:	e7f0      	b.n	80170f2 <_vfiprintf_r+0x1b6>
 8017110:	ab03      	add	r3, sp, #12
 8017112:	9300      	str	r3, [sp, #0]
 8017114:	4622      	mov	r2, r4
 8017116:	4b13      	ldr	r3, [pc, #76]	; (8017164 <_vfiprintf_r+0x228>)
 8017118:	a904      	add	r1, sp, #16
 801711a:	4630      	mov	r0, r6
 801711c:	f7fb fcf4 	bl	8012b08 <_printf_float>
 8017120:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017124:	4681      	mov	r9, r0
 8017126:	d1d5      	bne.n	80170d4 <_vfiprintf_r+0x198>
 8017128:	89a3      	ldrh	r3, [r4, #12]
 801712a:	065b      	lsls	r3, r3, #25
 801712c:	f53f af7e 	bmi.w	801702c <_vfiprintf_r+0xf0>
 8017130:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017132:	e77d      	b.n	8017030 <_vfiprintf_r+0xf4>
 8017134:	ab03      	add	r3, sp, #12
 8017136:	9300      	str	r3, [sp, #0]
 8017138:	4622      	mov	r2, r4
 801713a:	4b0a      	ldr	r3, [pc, #40]	; (8017164 <_vfiprintf_r+0x228>)
 801713c:	a904      	add	r1, sp, #16
 801713e:	4630      	mov	r0, r6
 8017140:	f7fb ff98 	bl	8013074 <_printf_i>
 8017144:	e7ec      	b.n	8017120 <_vfiprintf_r+0x1e4>
 8017146:	bf00      	nop
 8017148:	08017f40 	.word	0x08017f40
 801714c:	0801808c 	.word	0x0801808c
 8017150:	08017f60 	.word	0x08017f60
 8017154:	08017f20 	.word	0x08017f20
 8017158:	08018092 	.word	0x08018092
 801715c:	08018096 	.word	0x08018096
 8017160:	08012b09 	.word	0x08012b09
 8017164:	08016f17 	.word	0x08016f17

08017168 <_scanf_chars>:
 8017168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801716c:	4615      	mov	r5, r2
 801716e:	688a      	ldr	r2, [r1, #8]
 8017170:	4680      	mov	r8, r0
 8017172:	460c      	mov	r4, r1
 8017174:	b932      	cbnz	r2, 8017184 <_scanf_chars+0x1c>
 8017176:	698a      	ldr	r2, [r1, #24]
 8017178:	2a00      	cmp	r2, #0
 801717a:	bf14      	ite	ne
 801717c:	f04f 32ff 	movne.w	r2, #4294967295
 8017180:	2201      	moveq	r2, #1
 8017182:	608a      	str	r2, [r1, #8]
 8017184:	6822      	ldr	r2, [r4, #0]
 8017186:	06d1      	lsls	r1, r2, #27
 8017188:	bf5f      	itttt	pl
 801718a:	681a      	ldrpl	r2, [r3, #0]
 801718c:	1d11      	addpl	r1, r2, #4
 801718e:	6019      	strpl	r1, [r3, #0]
 8017190:	6817      	ldrpl	r7, [r2, #0]
 8017192:	2600      	movs	r6, #0
 8017194:	69a3      	ldr	r3, [r4, #24]
 8017196:	b1db      	cbz	r3, 80171d0 <_scanf_chars+0x68>
 8017198:	2b01      	cmp	r3, #1
 801719a:	d107      	bne.n	80171ac <_scanf_chars+0x44>
 801719c:	682b      	ldr	r3, [r5, #0]
 801719e:	6962      	ldr	r2, [r4, #20]
 80171a0:	781b      	ldrb	r3, [r3, #0]
 80171a2:	5cd3      	ldrb	r3, [r2, r3]
 80171a4:	b9a3      	cbnz	r3, 80171d0 <_scanf_chars+0x68>
 80171a6:	2e00      	cmp	r6, #0
 80171a8:	d132      	bne.n	8017210 <_scanf_chars+0xa8>
 80171aa:	e006      	b.n	80171ba <_scanf_chars+0x52>
 80171ac:	2b02      	cmp	r3, #2
 80171ae:	d007      	beq.n	80171c0 <_scanf_chars+0x58>
 80171b0:	2e00      	cmp	r6, #0
 80171b2:	d12d      	bne.n	8017210 <_scanf_chars+0xa8>
 80171b4:	69a3      	ldr	r3, [r4, #24]
 80171b6:	2b01      	cmp	r3, #1
 80171b8:	d12a      	bne.n	8017210 <_scanf_chars+0xa8>
 80171ba:	2001      	movs	r0, #1
 80171bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80171c0:	f7fe fe32 	bl	8015e28 <__locale_ctype_ptr>
 80171c4:	682b      	ldr	r3, [r5, #0]
 80171c6:	781b      	ldrb	r3, [r3, #0]
 80171c8:	4418      	add	r0, r3
 80171ca:	7843      	ldrb	r3, [r0, #1]
 80171cc:	071b      	lsls	r3, r3, #28
 80171ce:	d4ef      	bmi.n	80171b0 <_scanf_chars+0x48>
 80171d0:	6823      	ldr	r3, [r4, #0]
 80171d2:	06da      	lsls	r2, r3, #27
 80171d4:	bf5e      	ittt	pl
 80171d6:	682b      	ldrpl	r3, [r5, #0]
 80171d8:	781b      	ldrbpl	r3, [r3, #0]
 80171da:	703b      	strbpl	r3, [r7, #0]
 80171dc:	682a      	ldr	r2, [r5, #0]
 80171de:	686b      	ldr	r3, [r5, #4]
 80171e0:	f102 0201 	add.w	r2, r2, #1
 80171e4:	602a      	str	r2, [r5, #0]
 80171e6:	68a2      	ldr	r2, [r4, #8]
 80171e8:	f103 33ff 	add.w	r3, r3, #4294967295
 80171ec:	f102 32ff 	add.w	r2, r2, #4294967295
 80171f0:	606b      	str	r3, [r5, #4]
 80171f2:	f106 0601 	add.w	r6, r6, #1
 80171f6:	bf58      	it	pl
 80171f8:	3701      	addpl	r7, #1
 80171fa:	60a2      	str	r2, [r4, #8]
 80171fc:	b142      	cbz	r2, 8017210 <_scanf_chars+0xa8>
 80171fe:	2b00      	cmp	r3, #0
 8017200:	dcc8      	bgt.n	8017194 <_scanf_chars+0x2c>
 8017202:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017206:	4629      	mov	r1, r5
 8017208:	4640      	mov	r0, r8
 801720a:	4798      	blx	r3
 801720c:	2800      	cmp	r0, #0
 801720e:	d0c1      	beq.n	8017194 <_scanf_chars+0x2c>
 8017210:	6823      	ldr	r3, [r4, #0]
 8017212:	f013 0310 	ands.w	r3, r3, #16
 8017216:	d105      	bne.n	8017224 <_scanf_chars+0xbc>
 8017218:	68e2      	ldr	r2, [r4, #12]
 801721a:	3201      	adds	r2, #1
 801721c:	60e2      	str	r2, [r4, #12]
 801721e:	69a2      	ldr	r2, [r4, #24]
 8017220:	b102      	cbz	r2, 8017224 <_scanf_chars+0xbc>
 8017222:	703b      	strb	r3, [r7, #0]
 8017224:	6923      	ldr	r3, [r4, #16]
 8017226:	441e      	add	r6, r3
 8017228:	6126      	str	r6, [r4, #16]
 801722a:	2000      	movs	r0, #0
 801722c:	e7c6      	b.n	80171bc <_scanf_chars+0x54>
	...

08017230 <_scanf_i>:
 8017230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017234:	469a      	mov	sl, r3
 8017236:	4b74      	ldr	r3, [pc, #464]	; (8017408 <_scanf_i+0x1d8>)
 8017238:	460c      	mov	r4, r1
 801723a:	4683      	mov	fp, r0
 801723c:	4616      	mov	r6, r2
 801723e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017242:	b087      	sub	sp, #28
 8017244:	ab03      	add	r3, sp, #12
 8017246:	68a7      	ldr	r7, [r4, #8]
 8017248:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801724c:	4b6f      	ldr	r3, [pc, #444]	; (801740c <_scanf_i+0x1dc>)
 801724e:	69a1      	ldr	r1, [r4, #24]
 8017250:	4a6f      	ldr	r2, [pc, #444]	; (8017410 <_scanf_i+0x1e0>)
 8017252:	2903      	cmp	r1, #3
 8017254:	bf08      	it	eq
 8017256:	461a      	moveq	r2, r3
 8017258:	1e7b      	subs	r3, r7, #1
 801725a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801725e:	bf84      	itt	hi
 8017260:	f240 135d 	movwhi	r3, #349	; 0x15d
 8017264:	60a3      	strhi	r3, [r4, #8]
 8017266:	6823      	ldr	r3, [r4, #0]
 8017268:	9200      	str	r2, [sp, #0]
 801726a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801726e:	bf88      	it	hi
 8017270:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8017274:	f104 091c 	add.w	r9, r4, #28
 8017278:	6023      	str	r3, [r4, #0]
 801727a:	bf8c      	ite	hi
 801727c:	197f      	addhi	r7, r7, r5
 801727e:	2700      	movls	r7, #0
 8017280:	464b      	mov	r3, r9
 8017282:	f04f 0800 	mov.w	r8, #0
 8017286:	9301      	str	r3, [sp, #4]
 8017288:	6831      	ldr	r1, [r6, #0]
 801728a:	ab03      	add	r3, sp, #12
 801728c:	2202      	movs	r2, #2
 801728e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8017292:	7809      	ldrb	r1, [r1, #0]
 8017294:	f7e8 ffbc 	bl	8000210 <memchr>
 8017298:	9b01      	ldr	r3, [sp, #4]
 801729a:	b330      	cbz	r0, 80172ea <_scanf_i+0xba>
 801729c:	f1b8 0f01 	cmp.w	r8, #1
 80172a0:	d15a      	bne.n	8017358 <_scanf_i+0x128>
 80172a2:	6862      	ldr	r2, [r4, #4]
 80172a4:	b92a      	cbnz	r2, 80172b2 <_scanf_i+0x82>
 80172a6:	6822      	ldr	r2, [r4, #0]
 80172a8:	2108      	movs	r1, #8
 80172aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80172ae:	6061      	str	r1, [r4, #4]
 80172b0:	6022      	str	r2, [r4, #0]
 80172b2:	6822      	ldr	r2, [r4, #0]
 80172b4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80172b8:	6022      	str	r2, [r4, #0]
 80172ba:	68a2      	ldr	r2, [r4, #8]
 80172bc:	1e51      	subs	r1, r2, #1
 80172be:	60a1      	str	r1, [r4, #8]
 80172c0:	b19a      	cbz	r2, 80172ea <_scanf_i+0xba>
 80172c2:	6832      	ldr	r2, [r6, #0]
 80172c4:	1c51      	adds	r1, r2, #1
 80172c6:	6031      	str	r1, [r6, #0]
 80172c8:	7812      	ldrb	r2, [r2, #0]
 80172ca:	701a      	strb	r2, [r3, #0]
 80172cc:	1c5d      	adds	r5, r3, #1
 80172ce:	6873      	ldr	r3, [r6, #4]
 80172d0:	3b01      	subs	r3, #1
 80172d2:	2b00      	cmp	r3, #0
 80172d4:	6073      	str	r3, [r6, #4]
 80172d6:	dc07      	bgt.n	80172e8 <_scanf_i+0xb8>
 80172d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80172dc:	4631      	mov	r1, r6
 80172de:	4658      	mov	r0, fp
 80172e0:	4798      	blx	r3
 80172e2:	2800      	cmp	r0, #0
 80172e4:	f040 8086 	bne.w	80173f4 <_scanf_i+0x1c4>
 80172e8:	462b      	mov	r3, r5
 80172ea:	f108 0801 	add.w	r8, r8, #1
 80172ee:	f1b8 0f03 	cmp.w	r8, #3
 80172f2:	d1c8      	bne.n	8017286 <_scanf_i+0x56>
 80172f4:	6862      	ldr	r2, [r4, #4]
 80172f6:	b90a      	cbnz	r2, 80172fc <_scanf_i+0xcc>
 80172f8:	220a      	movs	r2, #10
 80172fa:	6062      	str	r2, [r4, #4]
 80172fc:	6862      	ldr	r2, [r4, #4]
 80172fe:	4945      	ldr	r1, [pc, #276]	; (8017414 <_scanf_i+0x1e4>)
 8017300:	6960      	ldr	r0, [r4, #20]
 8017302:	9301      	str	r3, [sp, #4]
 8017304:	1a89      	subs	r1, r1, r2
 8017306:	f000 f8a9 	bl	801745c <__sccl>
 801730a:	9b01      	ldr	r3, [sp, #4]
 801730c:	f04f 0800 	mov.w	r8, #0
 8017310:	461d      	mov	r5, r3
 8017312:	68a3      	ldr	r3, [r4, #8]
 8017314:	6822      	ldr	r2, [r4, #0]
 8017316:	2b00      	cmp	r3, #0
 8017318:	d03a      	beq.n	8017390 <_scanf_i+0x160>
 801731a:	6831      	ldr	r1, [r6, #0]
 801731c:	6960      	ldr	r0, [r4, #20]
 801731e:	f891 c000 	ldrb.w	ip, [r1]
 8017322:	f810 000c 	ldrb.w	r0, [r0, ip]
 8017326:	2800      	cmp	r0, #0
 8017328:	d032      	beq.n	8017390 <_scanf_i+0x160>
 801732a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801732e:	d121      	bne.n	8017374 <_scanf_i+0x144>
 8017330:	0510      	lsls	r0, r2, #20
 8017332:	d51f      	bpl.n	8017374 <_scanf_i+0x144>
 8017334:	f108 0801 	add.w	r8, r8, #1
 8017338:	b117      	cbz	r7, 8017340 <_scanf_i+0x110>
 801733a:	3301      	adds	r3, #1
 801733c:	3f01      	subs	r7, #1
 801733e:	60a3      	str	r3, [r4, #8]
 8017340:	6873      	ldr	r3, [r6, #4]
 8017342:	3b01      	subs	r3, #1
 8017344:	2b00      	cmp	r3, #0
 8017346:	6073      	str	r3, [r6, #4]
 8017348:	dd1b      	ble.n	8017382 <_scanf_i+0x152>
 801734a:	6833      	ldr	r3, [r6, #0]
 801734c:	3301      	adds	r3, #1
 801734e:	6033      	str	r3, [r6, #0]
 8017350:	68a3      	ldr	r3, [r4, #8]
 8017352:	3b01      	subs	r3, #1
 8017354:	60a3      	str	r3, [r4, #8]
 8017356:	e7dc      	b.n	8017312 <_scanf_i+0xe2>
 8017358:	f1b8 0f02 	cmp.w	r8, #2
 801735c:	d1ad      	bne.n	80172ba <_scanf_i+0x8a>
 801735e:	6822      	ldr	r2, [r4, #0]
 8017360:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8017364:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8017368:	d1bf      	bne.n	80172ea <_scanf_i+0xba>
 801736a:	2110      	movs	r1, #16
 801736c:	6061      	str	r1, [r4, #4]
 801736e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8017372:	e7a1      	b.n	80172b8 <_scanf_i+0x88>
 8017374:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017378:	6022      	str	r2, [r4, #0]
 801737a:	780b      	ldrb	r3, [r1, #0]
 801737c:	702b      	strb	r3, [r5, #0]
 801737e:	3501      	adds	r5, #1
 8017380:	e7de      	b.n	8017340 <_scanf_i+0x110>
 8017382:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017386:	4631      	mov	r1, r6
 8017388:	4658      	mov	r0, fp
 801738a:	4798      	blx	r3
 801738c:	2800      	cmp	r0, #0
 801738e:	d0df      	beq.n	8017350 <_scanf_i+0x120>
 8017390:	6823      	ldr	r3, [r4, #0]
 8017392:	05d9      	lsls	r1, r3, #23
 8017394:	d50c      	bpl.n	80173b0 <_scanf_i+0x180>
 8017396:	454d      	cmp	r5, r9
 8017398:	d908      	bls.n	80173ac <_scanf_i+0x17c>
 801739a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801739e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80173a2:	4632      	mov	r2, r6
 80173a4:	4658      	mov	r0, fp
 80173a6:	4798      	blx	r3
 80173a8:	1e6f      	subs	r7, r5, #1
 80173aa:	463d      	mov	r5, r7
 80173ac:	454d      	cmp	r5, r9
 80173ae:	d029      	beq.n	8017404 <_scanf_i+0x1d4>
 80173b0:	6822      	ldr	r2, [r4, #0]
 80173b2:	f012 0210 	ands.w	r2, r2, #16
 80173b6:	d113      	bne.n	80173e0 <_scanf_i+0x1b0>
 80173b8:	702a      	strb	r2, [r5, #0]
 80173ba:	6863      	ldr	r3, [r4, #4]
 80173bc:	9e00      	ldr	r6, [sp, #0]
 80173be:	4649      	mov	r1, r9
 80173c0:	4658      	mov	r0, fp
 80173c2:	47b0      	blx	r6
 80173c4:	f8da 3000 	ldr.w	r3, [sl]
 80173c8:	6821      	ldr	r1, [r4, #0]
 80173ca:	1d1a      	adds	r2, r3, #4
 80173cc:	f8ca 2000 	str.w	r2, [sl]
 80173d0:	f011 0f20 	tst.w	r1, #32
 80173d4:	681b      	ldr	r3, [r3, #0]
 80173d6:	d010      	beq.n	80173fa <_scanf_i+0x1ca>
 80173d8:	6018      	str	r0, [r3, #0]
 80173da:	68e3      	ldr	r3, [r4, #12]
 80173dc:	3301      	adds	r3, #1
 80173de:	60e3      	str	r3, [r4, #12]
 80173e0:	eba5 0509 	sub.w	r5, r5, r9
 80173e4:	44a8      	add	r8, r5
 80173e6:	6925      	ldr	r5, [r4, #16]
 80173e8:	4445      	add	r5, r8
 80173ea:	6125      	str	r5, [r4, #16]
 80173ec:	2000      	movs	r0, #0
 80173ee:	b007      	add	sp, #28
 80173f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80173f4:	f04f 0800 	mov.w	r8, #0
 80173f8:	e7ca      	b.n	8017390 <_scanf_i+0x160>
 80173fa:	07ca      	lsls	r2, r1, #31
 80173fc:	bf4c      	ite	mi
 80173fe:	8018      	strhmi	r0, [r3, #0]
 8017400:	6018      	strpl	r0, [r3, #0]
 8017402:	e7ea      	b.n	80173da <_scanf_i+0x1aa>
 8017404:	2001      	movs	r0, #1
 8017406:	e7f2      	b.n	80173ee <_scanf_i+0x1be>
 8017408:	08017be8 	.word	0x08017be8
 801740c:	08014631 	.word	0x08014631
 8017410:	080175d9 	.word	0x080175d9
 8017414:	080180ad 	.word	0x080180ad

08017418 <_read_r>:
 8017418:	b538      	push	{r3, r4, r5, lr}
 801741a:	4c07      	ldr	r4, [pc, #28]	; (8017438 <_read_r+0x20>)
 801741c:	4605      	mov	r5, r0
 801741e:	4608      	mov	r0, r1
 8017420:	4611      	mov	r1, r2
 8017422:	2200      	movs	r2, #0
 8017424:	6022      	str	r2, [r4, #0]
 8017426:	461a      	mov	r2, r3
 8017428:	f7ee f98a 	bl	8005740 <_read>
 801742c:	1c43      	adds	r3, r0, #1
 801742e:	d102      	bne.n	8017436 <_read_r+0x1e>
 8017430:	6823      	ldr	r3, [r4, #0]
 8017432:	b103      	cbz	r3, 8017436 <_read_r+0x1e>
 8017434:	602b      	str	r3, [r5, #0]
 8017436:	bd38      	pop	{r3, r4, r5, pc}
 8017438:	2002faf4 	.word	0x2002faf4

0801743c <_sbrk_r>:
 801743c:	b538      	push	{r3, r4, r5, lr}
 801743e:	4c06      	ldr	r4, [pc, #24]	; (8017458 <_sbrk_r+0x1c>)
 8017440:	2300      	movs	r3, #0
 8017442:	4605      	mov	r5, r0
 8017444:	4608      	mov	r0, r1
 8017446:	6023      	str	r3, [r4, #0]
 8017448:	f7ee f9cc 	bl	80057e4 <_sbrk>
 801744c:	1c43      	adds	r3, r0, #1
 801744e:	d102      	bne.n	8017456 <_sbrk_r+0x1a>
 8017450:	6823      	ldr	r3, [r4, #0]
 8017452:	b103      	cbz	r3, 8017456 <_sbrk_r+0x1a>
 8017454:	602b      	str	r3, [r5, #0]
 8017456:	bd38      	pop	{r3, r4, r5, pc}
 8017458:	2002faf4 	.word	0x2002faf4

0801745c <__sccl>:
 801745c:	b570      	push	{r4, r5, r6, lr}
 801745e:	780b      	ldrb	r3, [r1, #0]
 8017460:	2b5e      	cmp	r3, #94	; 0x5e
 8017462:	bf13      	iteet	ne
 8017464:	1c4a      	addne	r2, r1, #1
 8017466:	1c8a      	addeq	r2, r1, #2
 8017468:	784b      	ldrbeq	r3, [r1, #1]
 801746a:	2100      	movne	r1, #0
 801746c:	bf08      	it	eq
 801746e:	2101      	moveq	r1, #1
 8017470:	1e44      	subs	r4, r0, #1
 8017472:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8017476:	f804 1f01 	strb.w	r1, [r4, #1]!
 801747a:	42ac      	cmp	r4, r5
 801747c:	d1fb      	bne.n	8017476 <__sccl+0x1a>
 801747e:	b913      	cbnz	r3, 8017486 <__sccl+0x2a>
 8017480:	3a01      	subs	r2, #1
 8017482:	4610      	mov	r0, r2
 8017484:	bd70      	pop	{r4, r5, r6, pc}
 8017486:	f081 0401 	eor.w	r4, r1, #1
 801748a:	54c4      	strb	r4, [r0, r3]
 801748c:	1c51      	adds	r1, r2, #1
 801748e:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8017492:	2d2d      	cmp	r5, #45	; 0x2d
 8017494:	f101 36ff 	add.w	r6, r1, #4294967295
 8017498:	460a      	mov	r2, r1
 801749a:	d006      	beq.n	80174aa <__sccl+0x4e>
 801749c:	2d5d      	cmp	r5, #93	; 0x5d
 801749e:	d0f0      	beq.n	8017482 <__sccl+0x26>
 80174a0:	b90d      	cbnz	r5, 80174a6 <__sccl+0x4a>
 80174a2:	4632      	mov	r2, r6
 80174a4:	e7ed      	b.n	8017482 <__sccl+0x26>
 80174a6:	462b      	mov	r3, r5
 80174a8:	e7ef      	b.n	801748a <__sccl+0x2e>
 80174aa:	780e      	ldrb	r6, [r1, #0]
 80174ac:	2e5d      	cmp	r6, #93	; 0x5d
 80174ae:	d0fa      	beq.n	80174a6 <__sccl+0x4a>
 80174b0:	42b3      	cmp	r3, r6
 80174b2:	dcf8      	bgt.n	80174a6 <__sccl+0x4a>
 80174b4:	3301      	adds	r3, #1
 80174b6:	429e      	cmp	r6, r3
 80174b8:	54c4      	strb	r4, [r0, r3]
 80174ba:	dcfb      	bgt.n	80174b4 <__sccl+0x58>
 80174bc:	3102      	adds	r1, #2
 80174be:	e7e6      	b.n	801748e <__sccl+0x32>

080174c0 <strncmp>:
 80174c0:	b510      	push	{r4, lr}
 80174c2:	b16a      	cbz	r2, 80174e0 <strncmp+0x20>
 80174c4:	3901      	subs	r1, #1
 80174c6:	1884      	adds	r4, r0, r2
 80174c8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80174cc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80174d0:	4293      	cmp	r3, r2
 80174d2:	d103      	bne.n	80174dc <strncmp+0x1c>
 80174d4:	42a0      	cmp	r0, r4
 80174d6:	d001      	beq.n	80174dc <strncmp+0x1c>
 80174d8:	2b00      	cmp	r3, #0
 80174da:	d1f5      	bne.n	80174c8 <strncmp+0x8>
 80174dc:	1a98      	subs	r0, r3, r2
 80174de:	bd10      	pop	{r4, pc}
 80174e0:	4610      	mov	r0, r2
 80174e2:	e7fc      	b.n	80174de <strncmp+0x1e>

080174e4 <_strtoul_l.isra.0>:
 80174e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80174e8:	4680      	mov	r8, r0
 80174ea:	4689      	mov	r9, r1
 80174ec:	4692      	mov	sl, r2
 80174ee:	461e      	mov	r6, r3
 80174f0:	460f      	mov	r7, r1
 80174f2:	463d      	mov	r5, r7
 80174f4:	9808      	ldr	r0, [sp, #32]
 80174f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80174fa:	f7fe fc91 	bl	8015e20 <__locale_ctype_ptr_l>
 80174fe:	4420      	add	r0, r4
 8017500:	7843      	ldrb	r3, [r0, #1]
 8017502:	f013 0308 	ands.w	r3, r3, #8
 8017506:	d130      	bne.n	801756a <_strtoul_l.isra.0+0x86>
 8017508:	2c2d      	cmp	r4, #45	; 0x2d
 801750a:	d130      	bne.n	801756e <_strtoul_l.isra.0+0x8a>
 801750c:	787c      	ldrb	r4, [r7, #1]
 801750e:	1cbd      	adds	r5, r7, #2
 8017510:	2101      	movs	r1, #1
 8017512:	2e00      	cmp	r6, #0
 8017514:	d05c      	beq.n	80175d0 <_strtoul_l.isra.0+0xec>
 8017516:	2e10      	cmp	r6, #16
 8017518:	d109      	bne.n	801752e <_strtoul_l.isra.0+0x4a>
 801751a:	2c30      	cmp	r4, #48	; 0x30
 801751c:	d107      	bne.n	801752e <_strtoul_l.isra.0+0x4a>
 801751e:	782b      	ldrb	r3, [r5, #0]
 8017520:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017524:	2b58      	cmp	r3, #88	; 0x58
 8017526:	d14e      	bne.n	80175c6 <_strtoul_l.isra.0+0xe2>
 8017528:	786c      	ldrb	r4, [r5, #1]
 801752a:	2610      	movs	r6, #16
 801752c:	3502      	adds	r5, #2
 801752e:	f04f 32ff 	mov.w	r2, #4294967295
 8017532:	2300      	movs	r3, #0
 8017534:	fbb2 f2f6 	udiv	r2, r2, r6
 8017538:	fb06 fc02 	mul.w	ip, r6, r2
 801753c:	ea6f 0c0c 	mvn.w	ip, ip
 8017540:	4618      	mov	r0, r3
 8017542:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8017546:	2f09      	cmp	r7, #9
 8017548:	d817      	bhi.n	801757a <_strtoul_l.isra.0+0x96>
 801754a:	463c      	mov	r4, r7
 801754c:	42a6      	cmp	r6, r4
 801754e:	dd23      	ble.n	8017598 <_strtoul_l.isra.0+0xb4>
 8017550:	2b00      	cmp	r3, #0
 8017552:	db1e      	blt.n	8017592 <_strtoul_l.isra.0+0xae>
 8017554:	4282      	cmp	r2, r0
 8017556:	d31c      	bcc.n	8017592 <_strtoul_l.isra.0+0xae>
 8017558:	d101      	bne.n	801755e <_strtoul_l.isra.0+0x7a>
 801755a:	45a4      	cmp	ip, r4
 801755c:	db19      	blt.n	8017592 <_strtoul_l.isra.0+0xae>
 801755e:	fb00 4006 	mla	r0, r0, r6, r4
 8017562:	2301      	movs	r3, #1
 8017564:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017568:	e7eb      	b.n	8017542 <_strtoul_l.isra.0+0x5e>
 801756a:	462f      	mov	r7, r5
 801756c:	e7c1      	b.n	80174f2 <_strtoul_l.isra.0+0xe>
 801756e:	2c2b      	cmp	r4, #43	; 0x2b
 8017570:	bf04      	itt	eq
 8017572:	1cbd      	addeq	r5, r7, #2
 8017574:	787c      	ldrbeq	r4, [r7, #1]
 8017576:	4619      	mov	r1, r3
 8017578:	e7cb      	b.n	8017512 <_strtoul_l.isra.0+0x2e>
 801757a:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801757e:	2f19      	cmp	r7, #25
 8017580:	d801      	bhi.n	8017586 <_strtoul_l.isra.0+0xa2>
 8017582:	3c37      	subs	r4, #55	; 0x37
 8017584:	e7e2      	b.n	801754c <_strtoul_l.isra.0+0x68>
 8017586:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801758a:	2f19      	cmp	r7, #25
 801758c:	d804      	bhi.n	8017598 <_strtoul_l.isra.0+0xb4>
 801758e:	3c57      	subs	r4, #87	; 0x57
 8017590:	e7dc      	b.n	801754c <_strtoul_l.isra.0+0x68>
 8017592:	f04f 33ff 	mov.w	r3, #4294967295
 8017596:	e7e5      	b.n	8017564 <_strtoul_l.isra.0+0x80>
 8017598:	2b00      	cmp	r3, #0
 801759a:	da09      	bge.n	80175b0 <_strtoul_l.isra.0+0xcc>
 801759c:	2322      	movs	r3, #34	; 0x22
 801759e:	f8c8 3000 	str.w	r3, [r8]
 80175a2:	f04f 30ff 	mov.w	r0, #4294967295
 80175a6:	f1ba 0f00 	cmp.w	sl, #0
 80175aa:	d107      	bne.n	80175bc <_strtoul_l.isra.0+0xd8>
 80175ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80175b0:	b101      	cbz	r1, 80175b4 <_strtoul_l.isra.0+0xd0>
 80175b2:	4240      	negs	r0, r0
 80175b4:	f1ba 0f00 	cmp.w	sl, #0
 80175b8:	d0f8      	beq.n	80175ac <_strtoul_l.isra.0+0xc8>
 80175ba:	b10b      	cbz	r3, 80175c0 <_strtoul_l.isra.0+0xdc>
 80175bc:	f105 39ff 	add.w	r9, r5, #4294967295
 80175c0:	f8ca 9000 	str.w	r9, [sl]
 80175c4:	e7f2      	b.n	80175ac <_strtoul_l.isra.0+0xc8>
 80175c6:	2430      	movs	r4, #48	; 0x30
 80175c8:	2e00      	cmp	r6, #0
 80175ca:	d1b0      	bne.n	801752e <_strtoul_l.isra.0+0x4a>
 80175cc:	2608      	movs	r6, #8
 80175ce:	e7ae      	b.n	801752e <_strtoul_l.isra.0+0x4a>
 80175d0:	2c30      	cmp	r4, #48	; 0x30
 80175d2:	d0a4      	beq.n	801751e <_strtoul_l.isra.0+0x3a>
 80175d4:	260a      	movs	r6, #10
 80175d6:	e7aa      	b.n	801752e <_strtoul_l.isra.0+0x4a>

080175d8 <_strtoul_r>:
 80175d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80175da:	4c06      	ldr	r4, [pc, #24]	; (80175f4 <_strtoul_r+0x1c>)
 80175dc:	4d06      	ldr	r5, [pc, #24]	; (80175f8 <_strtoul_r+0x20>)
 80175de:	6824      	ldr	r4, [r4, #0]
 80175e0:	6a24      	ldr	r4, [r4, #32]
 80175e2:	2c00      	cmp	r4, #0
 80175e4:	bf08      	it	eq
 80175e6:	462c      	moveq	r4, r5
 80175e8:	9400      	str	r4, [sp, #0]
 80175ea:	f7ff ff7b 	bl	80174e4 <_strtoul_l.isra.0>
 80175ee:	b003      	add	sp, #12
 80175f0:	bd30      	pop	{r4, r5, pc}
 80175f2:	bf00      	nop
 80175f4:	2000000c 	.word	0x2000000c
 80175f8:	20000070 	.word	0x20000070

080175fc <__submore>:
 80175fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017600:	460c      	mov	r4, r1
 8017602:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017604:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017608:	4299      	cmp	r1, r3
 801760a:	d11d      	bne.n	8017648 <__submore+0x4c>
 801760c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017610:	f7ff f914 	bl	801683c <_malloc_r>
 8017614:	b918      	cbnz	r0, 801761e <__submore+0x22>
 8017616:	f04f 30ff 	mov.w	r0, #4294967295
 801761a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801761e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017622:	63a3      	str	r3, [r4, #56]	; 0x38
 8017624:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8017628:	6360      	str	r0, [r4, #52]	; 0x34
 801762a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801762e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8017632:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8017636:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801763a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801763e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8017642:	6020      	str	r0, [r4, #0]
 8017644:	2000      	movs	r0, #0
 8017646:	e7e8      	b.n	801761a <__submore+0x1e>
 8017648:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801764a:	0077      	lsls	r7, r6, #1
 801764c:	463a      	mov	r2, r7
 801764e:	f000 f85a 	bl	8017706 <_realloc_r>
 8017652:	4605      	mov	r5, r0
 8017654:	2800      	cmp	r0, #0
 8017656:	d0de      	beq.n	8017616 <__submore+0x1a>
 8017658:	eb00 0806 	add.w	r8, r0, r6
 801765c:	4601      	mov	r1, r0
 801765e:	4632      	mov	r2, r6
 8017660:	4640      	mov	r0, r8
 8017662:	f7fb f9a9 	bl	80129b8 <memcpy>
 8017666:	f8c4 8000 	str.w	r8, [r4]
 801766a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801766e:	e7e9      	b.n	8017644 <__submore+0x48>

08017670 <__ascii_wctomb>:
 8017670:	b149      	cbz	r1, 8017686 <__ascii_wctomb+0x16>
 8017672:	2aff      	cmp	r2, #255	; 0xff
 8017674:	bf85      	ittet	hi
 8017676:	238a      	movhi	r3, #138	; 0x8a
 8017678:	6003      	strhi	r3, [r0, #0]
 801767a:	700a      	strbls	r2, [r1, #0]
 801767c:	f04f 30ff 	movhi.w	r0, #4294967295
 8017680:	bf98      	it	ls
 8017682:	2001      	movls	r0, #1
 8017684:	4770      	bx	lr
 8017686:	4608      	mov	r0, r1
 8017688:	4770      	bx	lr
	...

0801768c <_fstat_r>:
 801768c:	b538      	push	{r3, r4, r5, lr}
 801768e:	4c07      	ldr	r4, [pc, #28]	; (80176ac <_fstat_r+0x20>)
 8017690:	2300      	movs	r3, #0
 8017692:	4605      	mov	r5, r0
 8017694:	4608      	mov	r0, r1
 8017696:	4611      	mov	r1, r2
 8017698:	6023      	str	r3, [r4, #0]
 801769a:	f7ee f87a 	bl	8005792 <_fstat>
 801769e:	1c43      	adds	r3, r0, #1
 80176a0:	d102      	bne.n	80176a8 <_fstat_r+0x1c>
 80176a2:	6823      	ldr	r3, [r4, #0]
 80176a4:	b103      	cbz	r3, 80176a8 <_fstat_r+0x1c>
 80176a6:	602b      	str	r3, [r5, #0]
 80176a8:	bd38      	pop	{r3, r4, r5, pc}
 80176aa:	bf00      	nop
 80176ac:	2002faf4 	.word	0x2002faf4

080176b0 <_isatty_r>:
 80176b0:	b538      	push	{r3, r4, r5, lr}
 80176b2:	4c06      	ldr	r4, [pc, #24]	; (80176cc <_isatty_r+0x1c>)
 80176b4:	2300      	movs	r3, #0
 80176b6:	4605      	mov	r5, r0
 80176b8:	4608      	mov	r0, r1
 80176ba:	6023      	str	r3, [r4, #0]
 80176bc:	f7ee f879 	bl	80057b2 <_isatty>
 80176c0:	1c43      	adds	r3, r0, #1
 80176c2:	d102      	bne.n	80176ca <_isatty_r+0x1a>
 80176c4:	6823      	ldr	r3, [r4, #0]
 80176c6:	b103      	cbz	r3, 80176ca <_isatty_r+0x1a>
 80176c8:	602b      	str	r3, [r5, #0]
 80176ca:	bd38      	pop	{r3, r4, r5, pc}
 80176cc:	2002faf4 	.word	0x2002faf4

080176d0 <memmove>:
 80176d0:	4288      	cmp	r0, r1
 80176d2:	b510      	push	{r4, lr}
 80176d4:	eb01 0302 	add.w	r3, r1, r2
 80176d8:	d807      	bhi.n	80176ea <memmove+0x1a>
 80176da:	1e42      	subs	r2, r0, #1
 80176dc:	4299      	cmp	r1, r3
 80176de:	d00a      	beq.n	80176f6 <memmove+0x26>
 80176e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80176e4:	f802 4f01 	strb.w	r4, [r2, #1]!
 80176e8:	e7f8      	b.n	80176dc <memmove+0xc>
 80176ea:	4283      	cmp	r3, r0
 80176ec:	d9f5      	bls.n	80176da <memmove+0xa>
 80176ee:	1881      	adds	r1, r0, r2
 80176f0:	1ad2      	subs	r2, r2, r3
 80176f2:	42d3      	cmn	r3, r2
 80176f4:	d100      	bne.n	80176f8 <memmove+0x28>
 80176f6:	bd10      	pop	{r4, pc}
 80176f8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80176fc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8017700:	e7f7      	b.n	80176f2 <memmove+0x22>

08017702 <__malloc_lock>:
 8017702:	4770      	bx	lr

08017704 <__malloc_unlock>:
 8017704:	4770      	bx	lr

08017706 <_realloc_r>:
 8017706:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017708:	4607      	mov	r7, r0
 801770a:	4614      	mov	r4, r2
 801770c:	460e      	mov	r6, r1
 801770e:	b921      	cbnz	r1, 801771a <_realloc_r+0x14>
 8017710:	4611      	mov	r1, r2
 8017712:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017716:	f7ff b891 	b.w	801683c <_malloc_r>
 801771a:	b922      	cbnz	r2, 8017726 <_realloc_r+0x20>
 801771c:	f7ff f840 	bl	80167a0 <_free_r>
 8017720:	4625      	mov	r5, r4
 8017722:	4628      	mov	r0, r5
 8017724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017726:	f000 f814 	bl	8017752 <_malloc_usable_size_r>
 801772a:	42a0      	cmp	r0, r4
 801772c:	d20f      	bcs.n	801774e <_realloc_r+0x48>
 801772e:	4621      	mov	r1, r4
 8017730:	4638      	mov	r0, r7
 8017732:	f7ff f883 	bl	801683c <_malloc_r>
 8017736:	4605      	mov	r5, r0
 8017738:	2800      	cmp	r0, #0
 801773a:	d0f2      	beq.n	8017722 <_realloc_r+0x1c>
 801773c:	4631      	mov	r1, r6
 801773e:	4622      	mov	r2, r4
 8017740:	f7fb f93a 	bl	80129b8 <memcpy>
 8017744:	4631      	mov	r1, r6
 8017746:	4638      	mov	r0, r7
 8017748:	f7ff f82a 	bl	80167a0 <_free_r>
 801774c:	e7e9      	b.n	8017722 <_realloc_r+0x1c>
 801774e:	4635      	mov	r5, r6
 8017750:	e7e7      	b.n	8017722 <_realloc_r+0x1c>

08017752 <_malloc_usable_size_r>:
 8017752:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017756:	1f18      	subs	r0, r3, #4
 8017758:	2b00      	cmp	r3, #0
 801775a:	bfbc      	itt	lt
 801775c:	580b      	ldrlt	r3, [r1, r0]
 801775e:	18c0      	addlt	r0, r0, r3
 8017760:	4770      	bx	lr
	...

08017764 <_init>:
 8017764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017766:	bf00      	nop
 8017768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801776a:	bc08      	pop	{r3}
 801776c:	469e      	mov	lr, r3
 801776e:	4770      	bx	lr

08017770 <_fini>:
 8017770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017772:	bf00      	nop
 8017774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017776:	bc08      	pop	{r3}
 8017778:	469e      	mov	lr, r3
 801777a:	4770      	bx	lr
