INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleIP/SimpleLogicModuleIP.srcs/sources_1/imports/SimpleLogicModuleIP/SimpleLogicModuleIP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleLogicModule
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleIP/SimpleLogicModuleIP.srcs/sources_1/imports/SimpleLogicModuleIP/tb_SimpleLogicModuleIP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SimpleLogicModule
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleIP/SimpleLogicModuleIP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
