Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
Warning: Design 'riscv' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : riscv
Version: J-2014.09-SP4
Date   : Sun Mar 18 11:32:53 2018
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                           34
Number of nets:                           111
Number of cells:                           62
Number of combinational cells:             61
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         15
Number of references:                      18

Combinational area:               1210.233744
Buf/Inv area:                      152.486401
Noncombinational area:              49.812225
Macro/Black Box area:                0.000000
Net Interconnect area:             357.455119

Total cell area:                  1260.045969
Total area:                       1617.501088

Information: This design contains black box (unknown) components. (RPT-8)

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------
riscv                             1260.0460    100.0   117.6687     0.0000  0.0000  riscv
dp                                1142.3773     90.7   261.2600     0.0000  0.0000  Datapath
dp/Ext_Imm                         179.4257     14.2   179.4257     0.0000  0.0000  imm_Gen
dp/instr_mem                       477.2824     37.9     0.0000     0.0000  0.0000  instructionmemory
dp/instr_mem/_seo_mux_C8           477.2824     37.9   477.2824     0.0000  0.0000  _seo_mux_C8
dp/pcreg                            52.3537      4.2     2.5414    49.8122  0.0000  flopr_WIDTH9
dp/resmux                           85.1382      6.8    85.1382     0.0000  0.0000  mux2_WIDTH32_0
dp/srcbmux                          86.9172      6.9    86.9172     0.0000  0.0000  mux2_WIDTH32_1
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------
Total                                                 1210.2337    49.8122  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                           Estimated  Perc. of
  Module   Implem.  Count       Area cell area
  -------- -------  ----- ---------- ---------
  DW01_add apparch      2   132.6632     10.5%
  -------- -------  ----- ---------- ---------
  Total:                2   132.6632     10.5%

Total synthetic cell area:              132.6632  10.5%  (estimated)

1
