Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jun 21 12:41:52 2021
| Host         : DESKTOP-28O1IPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Cafetera_control_sets_placed.rpt
| Design       : Cafetera
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   170 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            5 |
| No           | No                    | Yes                    |              86 |           35 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |           15 |
| Yes          | Yes                   | No                     |             155 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+----------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |                    Enable Signal                   |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+----------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  inst_fsm/count_reg[4]_LDC_i_1_n_0   |                                                    | inst_fsm/count_reg[4]_LDC_i_2_n_0              |                1 |              1 |         1.00 |
|  inst_fsm/count_reg[3]_LDC_i_1_n_0   |                                                    | inst_fsm/count_reg[3]_LDC_i_2_n_0              |                1 |              1 |         1.00 |
|  inst_fsm/count_reg[0]_LDC_i_1_n_0   |                                                    | inst_fsm/count_reg[0]_LDC_i_2_n_0              |                1 |              1 |         1.00 |
|  inst_fsm/count_reg[2]_LDC_i_1_n_0   |                                                    | inst_fsm/count_reg[2]_LDC_i_2_n_0              |                1 |              1 |         1.00 |
| ~clk_fsm_BUFG                        |                                                    | inst_fsm/count_reg[4]_LDC_i_2_n_0              |                1 |              1 |         1.00 |
| ~clk_fsm_BUFG                        |                                                    | inst_fsm/count_reg[2]_LDC_i_2_n_0              |                1 |              1 |         1.00 |
| ~clk_fsm_BUFG                        |                                                    | inst_fsm/count_reg[0]_LDC_i_2_n_0              |                1 |              1 |         1.00 |
| ~clk_fsm_BUFG                        | inst_fsm/FSM_onehot_current_state_reg[1]_0         | inst_fsm/current_state0                        |                1 |              1 |         1.00 |
| ~clk_fsm_BUFG                        | inst_fsm/p_0_in                                    | inst_fsm/count_reg[4]_LDC_i_1_n_0              |                1 |              1 |         1.00 |
| ~clk_fsm_BUFG                        | inst_fsm/p_0_in                                    | inst_fsm/count_reg[0]_LDC_i_1_n_0              |                1 |              1 |         1.00 |
| ~clk_fsm_BUFG                        | inst_fsm/p_0_in                                    | inst_fsm/FSM_onehot_current_state_reg[1]_0     |                1 |              1 |         1.00 |
| ~clk_fsm_BUFG                        | inst_fsm/p_0_in                                    | inst_fsm/count_reg[2]_LDC_i_1_n_0              |                1 |              1 |         1.00 |
| ~clk_fsm_BUFG                        | inst_fsm/done_led_green_i_i_1_n_0                  | inst_fsm/current_state0                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       | inst_debounce_leche_caliente/debounce_state0       | reset_IBUF                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       | inst_debounce_leche_fria/debounce_state_i_1__2_n_0 | reset_IBUF                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       | inst_debounce_less_sugar/debounce_state_i_1__3_n_0 | reset_IBUF                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       | inst_debounce_more_sugar/debounce_state_i_1__0_n_0 | reset_IBUF                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       | inst_debounce_start/debounce_state_i_1__1_n_0      | reset_IBUF                                     |                1 |              1 |         1.00 |
| ~clk_fsm_BUFG                        |                                                    | inst_fsm/count_reg[3]_LDC_i_2_n_0              |                2 |              2 |         1.00 |
| ~clk_fsm_BUFG                        | inst_fsm/p_0_in                                    | inst_fsm/count_reg[3]_LDC_i_1_n_0              |                2 |              2 |         1.00 |
| ~clk_fsm_BUFG                        | inst_fsm/milk_led_red_i_i_1_n_0                    | inst_fsm/current_state0                        |                1 |              2 |         2.00 |
| ~clk_fsm_BUFG                        | inst_fsm/corto_led_i_i_1_n_0                       | inst_fsm/current_state0                        |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                       |                                                    |                                                |                5 |              5 |         1.00 |
| ~clk_fsm_BUFG                        |                                                    | inst_fsm/current_state0                        |                5 |             13 |         2.60 |
|  inst_clk_divider_displays_400Hz/CLK |                                                    | reset_IBUF                                     |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG                       | inst_debounce_leche_caliente/count[31]_i_2_n_0     | inst_debounce_leche_caliente/count[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                       | inst_debounce_leche_fria/count[31]_i_2__0_n_0      | inst_debounce_leche_fria/count[31]_i_1_n_0     |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                       | inst_debounce_less_sugar/count[31]_i_2__2_n_0      | inst_debounce_less_sugar/count[31]_i_1_n_0     |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                       | inst_debounce_more_sugar/count[31]_i_2__1_n_0      | inst_debounce_more_sugar/count[31]_i_1_n_0     |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                       | inst_debounce_start/count[31]_i_2__3_n_0           | inst_debounce_start/count[31]_i_1_n_0          |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                       |                                                    | reset_IBUF                                     |               18 |             50 |         2.78 |
+--------------------------------------+----------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


