
STM32 RTC Scheduler_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c90  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08006dd0  08006dd0  00016dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071fc  080071fc  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080071fc  080071fc  000171fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007204  08007204  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007204  08007204  00017204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007208  08007208  00017208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800720c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019e0  20000078  08007284  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a58  08007284  00021a58  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015d04  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000332a  00000000  00000000  00035da6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001450  00000000  00000000  000390d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001308  00000000  00000000  0003a520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e8cd  00000000  00000000  0003b828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000157b0  00000000  00000000  0005a0f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b9043  00000000  00000000  0006f8a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001288e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bec  00000000  00000000  00128938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000078 	.word	0x20000078
 800015c:	00000000 	.word	0x00000000
 8000160:	08006db8 	.word	0x08006db8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000007c 	.word	0x2000007c
 800017c:	08006db8 	.word	0x08006db8

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000240:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000244:	f000 b974 	b.w	8000530 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9e08      	ldr	r6, [sp, #32]
 8000266:	460d      	mov	r5, r1
 8000268:	4604      	mov	r4, r0
 800026a:	4688      	mov	r8, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d14d      	bne.n	800030c <__udivmoddi4+0xac>
 8000270:	428a      	cmp	r2, r1
 8000272:	4694      	mov	ip, r2
 8000274:	d968      	bls.n	8000348 <__udivmoddi4+0xe8>
 8000276:	fab2 f282 	clz	r2, r2
 800027a:	b152      	cbz	r2, 8000292 <__udivmoddi4+0x32>
 800027c:	fa01 f302 	lsl.w	r3, r1, r2
 8000280:	f1c2 0120 	rsb	r1, r2, #32
 8000284:	fa20 f101 	lsr.w	r1, r0, r1
 8000288:	fa0c fc02 	lsl.w	ip, ip, r2
 800028c:	ea41 0803 	orr.w	r8, r1, r3
 8000290:	4094      	lsls	r4, r2
 8000292:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000296:	0c21      	lsrs	r1, r4, #16
 8000298:	fbb8 fef5 	udiv	lr, r8, r5
 800029c:	fa1f f78c 	uxth.w	r7, ip
 80002a0:	fb05 831e 	mls	r3, r5, lr, r8
 80002a4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002a8:	fb0e f107 	mul.w	r1, lr, r7
 80002ac:	4299      	cmp	r1, r3
 80002ae:	d90b      	bls.n	80002c8 <__udivmoddi4+0x68>
 80002b0:	eb1c 0303 	adds.w	r3, ip, r3
 80002b4:	f10e 30ff 	add.w	r0, lr, #4294967295	; 0xffffffff
 80002b8:	f080 811e 	bcs.w	80004f8 <__udivmoddi4+0x298>
 80002bc:	4299      	cmp	r1, r3
 80002be:	f240 811b 	bls.w	80004f8 <__udivmoddi4+0x298>
 80002c2:	f1ae 0e02 	sub.w	lr, lr, #2
 80002c6:	4463      	add	r3, ip
 80002c8:	1a5b      	subs	r3, r3, r1
 80002ca:	b2a4      	uxth	r4, r4
 80002cc:	fbb3 f0f5 	udiv	r0, r3, r5
 80002d0:	fb05 3310 	mls	r3, r5, r0, r3
 80002d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002d8:	fb00 f707 	mul.w	r7, r0, r7
 80002dc:	42a7      	cmp	r7, r4
 80002de:	d90a      	bls.n	80002f6 <__udivmoddi4+0x96>
 80002e0:	eb1c 0404 	adds.w	r4, ip, r4
 80002e4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002e8:	f080 8108 	bcs.w	80004fc <__udivmoddi4+0x29c>
 80002ec:	42a7      	cmp	r7, r4
 80002ee:	f240 8105 	bls.w	80004fc <__udivmoddi4+0x29c>
 80002f2:	4464      	add	r4, ip
 80002f4:	3802      	subs	r0, #2
 80002f6:	1be4      	subs	r4, r4, r7
 80002f8:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80002fc:	2100      	movs	r1, #0
 80002fe:	b11e      	cbz	r6, 8000308 <__udivmoddi4+0xa8>
 8000300:	40d4      	lsrs	r4, r2
 8000302:	2300      	movs	r3, #0
 8000304:	e9c6 4300 	strd	r4, r3, [r6]
 8000308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030c:	428b      	cmp	r3, r1
 800030e:	d908      	bls.n	8000322 <__udivmoddi4+0xc2>
 8000310:	2e00      	cmp	r6, #0
 8000312:	f000 80ee 	beq.w	80004f2 <__udivmoddi4+0x292>
 8000316:	2100      	movs	r1, #0
 8000318:	e9c6 0500 	strd	r0, r5, [r6]
 800031c:	4608      	mov	r0, r1
 800031e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000322:	fab3 f183 	clz	r1, r3
 8000326:	2900      	cmp	r1, #0
 8000328:	d14a      	bne.n	80003c0 <__udivmoddi4+0x160>
 800032a:	42ab      	cmp	r3, r5
 800032c:	d302      	bcc.n	8000334 <__udivmoddi4+0xd4>
 800032e:	4282      	cmp	r2, r0
 8000330:	f200 80f9 	bhi.w	8000526 <__udivmoddi4+0x2c6>
 8000334:	1a84      	subs	r4, r0, r2
 8000336:	eb65 0303 	sbc.w	r3, r5, r3
 800033a:	2001      	movs	r0, #1
 800033c:	4698      	mov	r8, r3
 800033e:	2e00      	cmp	r6, #0
 8000340:	d0e2      	beq.n	8000308 <__udivmoddi4+0xa8>
 8000342:	e9c6 4800 	strd	r4, r8, [r6]
 8000346:	e7df      	b.n	8000308 <__udivmoddi4+0xa8>
 8000348:	b902      	cbnz	r2, 800034c <__udivmoddi4+0xec>
 800034a:	deff      	udf	#255	; 0xff
 800034c:	fab2 f282 	clz	r2, r2
 8000350:	2a00      	cmp	r2, #0
 8000352:	f040 8091 	bne.w	8000478 <__udivmoddi4+0x218>
 8000356:	eba1 050c 	sub.w	r5, r1, ip
 800035a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800035e:	fa1f fe8c 	uxth.w	lr, ip
 8000362:	2101      	movs	r1, #1
 8000364:	fbb5 f3f7 	udiv	r3, r5, r7
 8000368:	fb07 5013 	mls	r0, r7, r3, r5
 800036c:	0c25      	lsrs	r5, r4, #16
 800036e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000372:	fb0e f003 	mul.w	r0, lr, r3
 8000376:	42a8      	cmp	r0, r5
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0x12c>
 800037a:	eb1c 0505 	adds.w	r5, ip, r5
 800037e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x12a>
 8000384:	42a8      	cmp	r0, r5
 8000386:	f200 80cb 	bhi.w	8000520 <__udivmoddi4+0x2c0>
 800038a:	4643      	mov	r3, r8
 800038c:	1a2d      	subs	r5, r5, r0
 800038e:	b2a4      	uxth	r4, r4
 8000390:	fbb5 f0f7 	udiv	r0, r5, r7
 8000394:	fb07 5510 	mls	r5, r7, r0, r5
 8000398:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800039c:	fb0e fe00 	mul.w	lr, lr, r0
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	d908      	bls.n	80003b6 <__udivmoddi4+0x156>
 80003a4:	eb1c 0404 	adds.w	r4, ip, r4
 80003a8:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 80003ac:	d202      	bcs.n	80003b4 <__udivmoddi4+0x154>
 80003ae:	45a6      	cmp	lr, r4
 80003b0:	f200 80bb 	bhi.w	800052a <__udivmoddi4+0x2ca>
 80003b4:	4628      	mov	r0, r5
 80003b6:	eba4 040e 	sub.w	r4, r4, lr
 80003ba:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003be:	e79e      	b.n	80002fe <__udivmoddi4+0x9e>
 80003c0:	f1c1 0720 	rsb	r7, r1, #32
 80003c4:	408b      	lsls	r3, r1
 80003c6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ca:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ce:	fa20 f407 	lsr.w	r4, r0, r7
 80003d2:	fa05 f301 	lsl.w	r3, r5, r1
 80003d6:	431c      	orrs	r4, r3
 80003d8:	40fd      	lsrs	r5, r7
 80003da:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003de:	fa00 f301 	lsl.w	r3, r0, r1
 80003e2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003e6:	0c20      	lsrs	r0, r4, #16
 80003e8:	fa1f fe8c 	uxth.w	lr, ip
 80003ec:	fb09 5518 	mls	r5, r9, r8, r5
 80003f0:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 80003f4:	fb08 f00e 	mul.w	r0, r8, lr
 80003f8:	42a8      	cmp	r0, r5
 80003fa:	fa02 f201 	lsl.w	r2, r2, r1
 80003fe:	d90b      	bls.n	8000418 <__udivmoddi4+0x1b8>
 8000400:	eb1c 0505 	adds.w	r5, ip, r5
 8000404:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000408:	f080 8088 	bcs.w	800051c <__udivmoddi4+0x2bc>
 800040c:	42a8      	cmp	r0, r5
 800040e:	f240 8085 	bls.w	800051c <__udivmoddi4+0x2bc>
 8000412:	f1a8 0802 	sub.w	r8, r8, #2
 8000416:	4465      	add	r5, ip
 8000418:	1a2d      	subs	r5, r5, r0
 800041a:	b2a4      	uxth	r4, r4
 800041c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000420:	fb09 5510 	mls	r5, r9, r0, r5
 8000424:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000428:	fb00 fe0e 	mul.w	lr, r0, lr
 800042c:	45ae      	cmp	lr, r5
 800042e:	d908      	bls.n	8000442 <__udivmoddi4+0x1e2>
 8000430:	eb1c 0505 	adds.w	r5, ip, r5
 8000434:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000438:	d26c      	bcs.n	8000514 <__udivmoddi4+0x2b4>
 800043a:	45ae      	cmp	lr, r5
 800043c:	d96a      	bls.n	8000514 <__udivmoddi4+0x2b4>
 800043e:	3802      	subs	r0, #2
 8000440:	4465      	add	r5, ip
 8000442:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000446:	fba0 9402 	umull	r9, r4, r0, r2
 800044a:	eba5 050e 	sub.w	r5, r5, lr
 800044e:	42a5      	cmp	r5, r4
 8000450:	46c8      	mov	r8, r9
 8000452:	46a6      	mov	lr, r4
 8000454:	d356      	bcc.n	8000504 <__udivmoddi4+0x2a4>
 8000456:	d053      	beq.n	8000500 <__udivmoddi4+0x2a0>
 8000458:	b15e      	cbz	r6, 8000472 <__udivmoddi4+0x212>
 800045a:	ebb3 0208 	subs.w	r2, r3, r8
 800045e:	eb65 050e 	sbc.w	r5, r5, lr
 8000462:	fa05 f707 	lsl.w	r7, r5, r7
 8000466:	fa22 f301 	lsr.w	r3, r2, r1
 800046a:	40cd      	lsrs	r5, r1
 800046c:	431f      	orrs	r7, r3
 800046e:	e9c6 7500 	strd	r7, r5, [r6]
 8000472:	2100      	movs	r1, #0
 8000474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000478:	f1c2 0320 	rsb	r3, r2, #32
 800047c:	fa20 f103 	lsr.w	r1, r0, r3
 8000480:	fa0c fc02 	lsl.w	ip, ip, r2
 8000484:	fa25 f303 	lsr.w	r3, r5, r3
 8000488:	4095      	lsls	r5, r2
 800048a:	430d      	orrs	r5, r1
 800048c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fbb3 f1f7 	udiv	r1, r3, r7
 8000498:	fb07 3011 	mls	r0, r7, r1, r3
 800049c:	0c2b      	lsrs	r3, r5, #16
 800049e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80004a2:	fb01 f00e 	mul.w	r0, r1, lr
 80004a6:	4298      	cmp	r0, r3
 80004a8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x260>
 80004ae:	eb1c 0303 	adds.w	r3, ip, r3
 80004b2:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 80004b6:	d22f      	bcs.n	8000518 <__udivmoddi4+0x2b8>
 80004b8:	4298      	cmp	r0, r3
 80004ba:	d92d      	bls.n	8000518 <__udivmoddi4+0x2b8>
 80004bc:	3902      	subs	r1, #2
 80004be:	4463      	add	r3, ip
 80004c0:	1a1b      	subs	r3, r3, r0
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004c8:	fb07 3310 	mls	r3, r7, r0, r3
 80004cc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004d0:	fb00 f30e 	mul.w	r3, r0, lr
 80004d4:	42ab      	cmp	r3, r5
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x28a>
 80004d8:	eb1c 0505 	adds.w	r5, ip, r5
 80004dc:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004e0:	d216      	bcs.n	8000510 <__udivmoddi4+0x2b0>
 80004e2:	42ab      	cmp	r3, r5
 80004e4:	d914      	bls.n	8000510 <__udivmoddi4+0x2b0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4465      	add	r5, ip
 80004ea:	1aed      	subs	r5, r5, r3
 80004ec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f0:	e738      	b.n	8000364 <__udivmoddi4+0x104>
 80004f2:	4631      	mov	r1, r6
 80004f4:	4630      	mov	r0, r6
 80004f6:	e707      	b.n	8000308 <__udivmoddi4+0xa8>
 80004f8:	4686      	mov	lr, r0
 80004fa:	e6e5      	b.n	80002c8 <__udivmoddi4+0x68>
 80004fc:	4618      	mov	r0, r3
 80004fe:	e6fa      	b.n	80002f6 <__udivmoddi4+0x96>
 8000500:	454b      	cmp	r3, r9
 8000502:	d2a9      	bcs.n	8000458 <__udivmoddi4+0x1f8>
 8000504:	ebb9 0802 	subs.w	r8, r9, r2
 8000508:	eb64 0e0c 	sbc.w	lr, r4, ip
 800050c:	3801      	subs	r0, #1
 800050e:	e7a3      	b.n	8000458 <__udivmoddi4+0x1f8>
 8000510:	4640      	mov	r0, r8
 8000512:	e7ea      	b.n	80004ea <__udivmoddi4+0x28a>
 8000514:	4620      	mov	r0, r4
 8000516:	e794      	b.n	8000442 <__udivmoddi4+0x1e2>
 8000518:	4641      	mov	r1, r8
 800051a:	e7d1      	b.n	80004c0 <__udivmoddi4+0x260>
 800051c:	46d0      	mov	r8, sl
 800051e:	e77b      	b.n	8000418 <__udivmoddi4+0x1b8>
 8000520:	3b02      	subs	r3, #2
 8000522:	4465      	add	r5, ip
 8000524:	e732      	b.n	800038c <__udivmoddi4+0x12c>
 8000526:	4608      	mov	r0, r1
 8000528:	e709      	b.n	800033e <__udivmoddi4+0xde>
 800052a:	4464      	add	r4, ip
 800052c:	3802      	subs	r0, #2
 800052e:	e742      	b.n	80003b6 <__udivmoddi4+0x156>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000538:	bf00      	nop
 800053a:	46bd      	mov	sp, r7
 800053c:	bc80      	pop	{r7}
 800053e:	4770      	bx	lr

08000540 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000548:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800054c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000550:	f023 0218 	bic.w	r2, r3, #24
 8000554:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	4313      	orrs	r3, r2
 800055c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000560:	bf00      	nop
 8000562:	370c      	adds	r7, #12
 8000564:	46bd      	mov	sp, r7
 8000566:	bc80      	pop	{r7}
 8000568:	4770      	bx	lr

0800056a <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800056a:	b480      	push	{r7}
 800056c:	b085      	sub	sp, #20
 800056e:	af00      	add	r7, sp, #0
 8000570:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000572:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000576:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000578:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	4313      	orrs	r3, r2
 8000580:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000582:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000586:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	4013      	ands	r3, r2
 800058c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800058e:	68fb      	ldr	r3, [r7, #12]
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	bc80      	pop	{r7}
 8000598:	4770      	bx	lr

0800059a <HAL_RTC_AlarmAEventCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800059a:	b580      	push	{r7, lr}
 800059c:	b082      	sub	sp, #8
 800059e:	af00      	add	r7, sp, #0
 80005a0:	6078      	str	r0, [r7, #4]
	// call ISR for handling calendar events
	calendar_AlarmA_ISR();
 80005a2:	f003 ff47 	bl	8004434 <calendar_AlarmA_ISR>
}
 80005a6:	bf00      	nop
 80005a8:	3708      	adds	r7, #8
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
	...

080005b0 <event_start>:

void event_start(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
	activate_led(GPIO_PIN_15);
 80005b4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80005b8:	f004 fd58 	bl	800506c <activate_led>
	// note: it is not recommended to send over serial while in ISR!!
	desktopAppSession_enqueueMessage("MESG", "EVENT START\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0");
 80005bc:	4903      	ldr	r1, [pc, #12]	; (80005cc <event_start+0x1c>)
 80005be:	4804      	ldr	r0, [pc, #16]	; (80005d0 <event_start+0x20>)
 80005c0:	f004 ff26 	bl	8005410 <desktopAppSession_enqueueMessage>
	desktopAppSession_update();
 80005c4:	f004 ff0c 	bl	80053e0 <desktopAppSession_update>
}
 80005c8:	bf00      	nop
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	08006dd0 	.word	0x08006dd0
 80005d0:	08006e14 	.word	0x08006e14

080005d4 <event_end>:

void event_end(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
	deactivate_led(GPIO_PIN_15);
 80005d8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80005dc:	f004 fd7a 	bl	80050d4 <deactivate_led>
	// note: it is not recommended to send over serial while in ISR!!
	desktopAppSession_enqueueMessage("MESG", "EVENT END\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0");
 80005e0:	4903      	ldr	r1, [pc, #12]	; (80005f0 <event_end+0x1c>)
 80005e2:	4804      	ldr	r0, [pc, #16]	; (80005f4 <event_end+0x20>)
 80005e4:	f004 ff14 	bl	8005410 <desktopAppSession_enqueueMessage>
	desktopAppSession_update();
 80005e8:	f004 fefa 	bl	80053e0 <desktopAppSession_update>
}
 80005ec:	bf00      	nop
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	08006e1c 	.word	0x08006e1c
 80005f4:	08006e14 	.word	0x08006e14

080005f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b09a      	sub	sp, #104	; 0x68
 80005fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005fe:	f000 fb67 	bl	8000cd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000602:	f000 f8b7 	bl	8000774 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000606:	f000 fa07 	bl	8000a18 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800060a:	f000 f9af 	bl	800096c <MX_USART2_UART_Init>
  MX_RTC_Init();
 800060e:	f000 f90f 	bl	8000830 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Boot CPU2 */
  HAL_PWREx_ReleaseCore(PWR_CORE_CPU2);
 8000612:	2001      	movs	r0, #1
 8000614:	f000 ff4c 	bl	80014b0 <HAL_PWREx_ReleaseCore>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // initialize the desktop communication module (doesn't establish connection!)
  desktopAppSession_init(&huart2);
 8000618:	4851      	ldr	r0, [pc, #324]	; (8000760 <main+0x168>)
 800061a:	f004 fe83 	bl	8005324 <desktopAppSession_init>

  // initialize calendar
  calendar_init(&hrtc);
 800061e:	4851      	ldr	r0, [pc, #324]	; (8000764 <main+0x16c>)
 8000620:	f003 fe0c 	bl	800423c <calendar_init>

  // set calendar time
  DateTime now = {
 8000624:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
 800062c:	809a      	strh	r2, [r3, #4]
		  .day = 0,
		  .hour = 0,
		  .minute = 0,
		  .second = 0
  };
  calendar_setDateTime(now);
 800062e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000632:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000636:	f003 fe83 	bl	8004340 <calendar_setDateTime>

  // start calendar
//  calendar_start();

  // begin listening for messages from desktop
  if (desktopAppSession_start() == SESSION_OKAY)
 800063a:	f004 fea9 	bl	8005390 <desktopAppSession_start>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d103      	bne.n	800064c <main+0x54>
  {
	  activate_led(GREEN_LED);
 8000644:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000648:	f004 fd10 	bl	800506c <activate_led>
  }

  char messageHeader[UART_PACKET_HEADER_SIZE];
  char messageBody[UART_PACKET_PAYLOAD_SIZE];
  enum AppActions commandCode;
  DateTime newDateTime = {0};
 800064c:	f107 0318 	add.w	r3, r7, #24
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	809a      	strh	r2, [r3, #4]
  while (1)
  {
	  // handle a calendar alarm event
	  calendar_update();
 8000656:	f003 fecf 	bl	80043f8 <calendar_update>

	  // try to open connection if not present
	  if (desktopAppSession_start() == SESSION_OKAY)
 800065a:	f004 fe99 	bl	8005390 <desktopAppSession_start>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d103      	bne.n	800066c <main+0x74>
	  {
		  activate_led(GREEN_LED);
 8000664:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000668:	f004 fd00 	bl	800506c <activate_led>
	  }

	  // if message present, handle message
	  if (desktopAppSession_update() != SESSION_OKAY)
 800066c:	f004 feb8 	bl	80053e0 <desktopAppSession_update>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d003      	beq.n	800067e <main+0x86>
	  {
		  activate_led(RED_LED);
 8000676:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800067a:	f004 fcf7 	bl	800506c <activate_led>
	  }

	  // get command if present
	  if (desktopAppSession_dequeueMessage(messageHeader, messageBody) == SESSION_OKAY)
 800067e:	f107 0220 	add.w	r2, r7, #32
 8000682:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000686:	4611      	mov	r1, r2
 8000688:	4618      	mov	r0, r3
 800068a:	f004 fedd 	bl	8005448 <desktopAppSession_dequeueMessage>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d1e0      	bne.n	8000656 <main+0x5e>
	  {
		  // execute command
		  commandCode = code_to_appActions(messageHeader);
 8000694:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000698:	4618      	mov	r0, r3
 800069a:	f004 fd3b 	bl	8005114 <code_to_appActions>
 800069e:	4603      	mov	r3, r0
 80006a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

		  // set date/time
		  if (commandCode == SET_CALENDAR_DATETIME)
 80006a4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d10e      	bne.n	80006ca <main+0xd2>
		  {
			  parseDateTime(&newDateTime, messageBody);
 80006ac:	f107 0220 	add.w	r2, r7, #32
 80006b0:	f107 0318 	add.w	r3, r7, #24
 80006b4:	4611      	mov	r1, r2
 80006b6:	4618      	mov	r0, r3
 80006b8:	f004 fd8a 	bl	80051d0 <parseDateTime>
			  calendar_setDateTime(newDateTime);
 80006bc:	f107 0318 	add.w	r3, r7, #24
 80006c0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006c4:	f003 fe3c 	bl	8004340 <calendar_setDateTime>
 80006c8:	e7c5      	b.n	8000656 <main+0x5e>
		  }

		  // get date/time
		  else if (commandCode == GET_CALENDAR_DATETIME)
 80006ca:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80006ce:	2b02      	cmp	r3, #2
 80006d0:	d117      	bne.n	8000702 <main+0x10a>
		  {
			  calendar_getDateTime(&newDateTime);
 80006d2:	f107 0318 	add.w	r3, r7, #24
 80006d6:	4618      	mov	r0, r3
 80006d8:	f003 fe52 	bl	8004380 <calendar_getDateTime>
			  formatDateTime(messageBody, &newDateTime);
 80006dc:	f107 0218 	add.w	r2, r7, #24
 80006e0:	f107 0320 	add.w	r3, r7, #32
 80006e4:	4611      	mov	r1, r2
 80006e6:	4618      	mov	r0, r3
 80006e8:	f004 fd9a 	bl	8005220 <formatDateTime>
			  memcpy(messageHeader, "ECHO", UART_PACKET_HEADER_SIZE*sizeof(char));
 80006ec:	4b1e      	ldr	r3, [pc, #120]	; (8000768 <main+0x170>)
 80006ee:	65fb      	str	r3, [r7, #92]	; 0x5c
			  desktopAppSession_enqueueMessage(messageHeader, messageBody);
 80006f0:	f107 0220 	add.w	r2, r7, #32
 80006f4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80006f8:	4611      	mov	r1, r2
 80006fa:	4618      	mov	r0, r3
 80006fc:	f004 fe88 	bl	8005410 <desktopAppSession_enqueueMessage>
 8000700:	e7a9      	b.n	8000656 <main+0x5e>
		  }

		  // add event
		  else if (commandCode == ADD_CALENDAR_EVENT)
 8000702:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000706:	2b03      	cmp	r3, #3
 8000708:	d116      	bne.n	8000738 <main+0x140>
		  {
			  CalendarEvent tempEvent = {0};
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
 8000712:	609a      	str	r2, [r3, #8]
 8000714:	60da      	str	r2, [r3, #12]
 8000716:	611a      	str	r2, [r3, #16]
			  parseEvent(&tempEvent, messageBody);
 8000718:	f107 0220 	add.w	r2, r7, #32
 800071c:	1d3b      	adds	r3, r7, #4
 800071e:	4611      	mov	r1, r2
 8000720:	4618      	mov	r0, r3
 8000722:	f004 fdb3 	bl	800528c <parseEvent>
			  tempEvent.start_callback = &(event_start);
 8000726:	4b11      	ldr	r3, [pc, #68]	; (800076c <main+0x174>)
 8000728:	613b      	str	r3, [r7, #16]
			  tempEvent.end_callback = &(event_end);
 800072a:	4b11      	ldr	r3, [pc, #68]	; (8000770 <main+0x178>)
 800072c:	617b      	str	r3, [r7, #20]
			  calendar_addEvent(&tempEvent);
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	4618      	mov	r0, r3
 8000732:	f003 fe47 	bl	80043c4 <calendar_addEvent>
 8000736:	e78e      	b.n	8000656 <main+0x5e>
		  }

		  // get/view event
		  else if (commandCode == GET_CALENDAR_EVENT)
 8000738:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800073c:	2b04      	cmp	r3, #4
 800073e:	d08a      	beq.n	8000656 <main+0x5e>
		  {

		  }

		  // remove event
		  else if (commandCode == REMOVE_CALENDAR_EVENT)
 8000740:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000744:	2b05      	cmp	r3, #5
 8000746:	d086      	beq.n	8000656 <main+0x5e>
		  {

		  }

		  // clear all events
		  else if (commandCode == CLEAR_CALENDAR_EVENTS)
 8000748:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800074c:	2b06      	cmp	r3, #6
 800074e:	d082      	beq.n	8000656 <main+0x5e>
		  {

		  }

		  // start calendar
		  else if (commandCode == START_CALENDAR)
 8000750:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000754:	2b07      	cmp	r3, #7
 8000756:	f47f af7e 	bne.w	8000656 <main+0x5e>
		  {
			  calendar_start();
 800075a:	f003 fd93 	bl	8004284 <calendar_start>
	  calendar_update();
 800075e:	e77a      	b.n	8000656 <main+0x5e>
 8000760:	200000cc 	.word	0x200000cc
 8000764:	20000094 	.word	0x20000094
 8000768:	4f484345 	.word	0x4f484345
 800076c:	080005b1 	.word	0x080005b1
 8000770:	080005d5 	.word	0x080005d5

08000774 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b09a      	sub	sp, #104	; 0x68
 8000778:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077a:	f107 0320 	add.w	r3, r7, #32
 800077e:	2248      	movs	r2, #72	; 0x48
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f005 f9d6 	bl	8005b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	605a      	str	r2, [r3, #4]
 8000790:	609a      	str	r2, [r3, #8]
 8000792:	60da      	str	r2, [r3, #12]
 8000794:	611a      	str	r2, [r3, #16]
 8000796:	615a      	str	r2, [r3, #20]
 8000798:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800079a:	f000 fe61 	bl	8001460 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800079e:	2000      	movs	r0, #0
 80007a0:	f7ff fece 	bl	8000540 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80007a4:	4b21      	ldr	r3, [pc, #132]	; (800082c <SystemClock_Config+0xb8>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80007ac:	4a1f      	ldr	r2, [pc, #124]	; (800082c <SystemClock_Config+0xb8>)
 80007ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80007b2:	6013      	str	r3, [r2, #0]
 80007b4:	4b1d      	ldr	r3, [pc, #116]	; (800082c <SystemClock_Config+0xb8>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80007bc:	603b      	str	r3, [r7, #0]
 80007be:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80007c0:	232c      	movs	r3, #44	; 0x2c
 80007c2:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007c4:	2381      	movs	r3, #129	; 0x81
 80007c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007c8:	2301      	movs	r3, #1
 80007ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80007cc:	2300      	movs	r3, #0
 80007ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007d0:	2360      	movs	r3, #96	; 0x60
 80007d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 80007d4:	2300      	movs	r3, #0
 80007d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007d8:	2301      	movs	r3, #1
 80007da:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007dc:	2300      	movs	r3, #0
 80007de:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e0:	f107 0320 	add.w	r3, r7, #32
 80007e4:	4618      	mov	r0, r3
 80007e6:	f001 f925 	bl	8001a34 <HAL_RCC_OscConfig>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80007f0:	f000 f91f 	bl	8000a32 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK2
 80007f4:	236f      	movs	r3, #111	; 0x6f
 80007f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007fc:	2300      	movs	r3, #0
 80007fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000800:	2300      	movs	r3, #0
 8000802:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000808:	2300      	movs	r3, #0
 800080a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 800080c:	2300      	movs	r3, #0
 800080e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000810:	1d3b      	adds	r3, r7, #4
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f001 fc8f 	bl	8002138 <HAL_RCC_ClockConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000820:	f000 f907 	bl	8000a32 <Error_Handler>
  }
}
 8000824:	bf00      	nop
 8000826:	3768      	adds	r7, #104	; 0x68
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	58000400 	.word	0x58000400

08000830 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b092      	sub	sp, #72	; 0x48
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000836:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	609a      	str	r2, [r3, #8]
 8000842:	60da      	str	r2, [r3, #12]
 8000844:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000846:	2300      	movs	r3, #0
 8000848:	633b      	str	r3, [r7, #48]	; 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 800084a:	1d3b      	adds	r3, r7, #4
 800084c:	222c      	movs	r2, #44	; 0x2c
 800084e:	2100      	movs	r1, #0
 8000850:	4618      	mov	r0, r3
 8000852:	f005 f96f 	bl	8005b34 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000856:	4b43      	ldr	r3, [pc, #268]	; (8000964 <MX_RTC_Init+0x134>)
 8000858:	4a43      	ldr	r2, [pc, #268]	; (8000968 <MX_RTC_Init+0x138>)
 800085a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800085c:	4b41      	ldr	r3, [pc, #260]	; (8000964 <MX_RTC_Init+0x134>)
 800085e:	2200      	movs	r2, #0
 8000860:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000862:	4b40      	ldr	r3, [pc, #256]	; (8000964 <MX_RTC_Init+0x134>)
 8000864:	227f      	movs	r2, #127	; 0x7f
 8000866:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000868:	4b3e      	ldr	r3, [pc, #248]	; (8000964 <MX_RTC_Init+0x134>)
 800086a:	22ff      	movs	r2, #255	; 0xff
 800086c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800086e:	4b3d      	ldr	r3, [pc, #244]	; (8000964 <MX_RTC_Init+0x134>)
 8000870:	2200      	movs	r2, #0
 8000872:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000874:	4b3b      	ldr	r3, [pc, #236]	; (8000964 <MX_RTC_Init+0x134>)
 8000876:	2200      	movs	r2, #0
 8000878:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800087a:	4b3a      	ldr	r3, [pc, #232]	; (8000964 <MX_RTC_Init+0x134>)
 800087c:	2200      	movs	r2, #0
 800087e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000880:	4b38      	ldr	r3, [pc, #224]	; (8000964 <MX_RTC_Init+0x134>)
 8000882:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000886:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000888:	4b36      	ldr	r3, [pc, #216]	; (8000964 <MX_RTC_Init+0x134>)
 800088a:	2200      	movs	r2, #0
 800088c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 800088e:	4b35      	ldr	r3, [pc, #212]	; (8000964 <MX_RTC_Init+0x134>)
 8000890:	2200      	movs	r2, #0
 8000892:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000894:	4833      	ldr	r0, [pc, #204]	; (8000964 <MX_RTC_Init+0x134>)
 8000896:	f002 f929 	bl	8002aec <HAL_RTC_Init>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80008a0:	f000 f8c7 	bl	8000a32 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80008a4:	2300      	movs	r3, #0
 80008a6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  sTime.Minutes = 0x0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  sTime.Seconds = 0x0;
 80008b0:	2300      	movs	r3, #0
 80008b2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80008b6:	2300      	movs	r3, #0
 80008b8:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80008ba:	2300      	movs	r3, #0
 80008bc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80008be:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80008c2:	2201      	movs	r2, #1
 80008c4:	4619      	mov	r1, r3
 80008c6:	4827      	ldr	r0, [pc, #156]	; (8000964 <MX_RTC_Init+0x134>)
 80008c8:	f002 f992 	bl	8002bf0 <HAL_RTC_SetTime>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_RTC_Init+0xa6>
  {
    Error_Handler();
 80008d2:	f000 f8ae 	bl	8000a32 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80008d6:	2301      	movs	r3, #1
 80008d8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 80008dc:	2301      	movs	r3, #1
 80008de:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sDate.Date = 0x1;
 80008e2:	2301      	movs	r3, #1
 80008e4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sDate.Year = 0x0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80008ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008f2:	2201      	movs	r2, #1
 80008f4:	4619      	mov	r1, r3
 80008f6:	481b      	ldr	r0, [pc, #108]	; (8000964 <MX_RTC_Init+0x134>)
 80008f8:	f002 fa78 	bl	8002dec <HAL_RTC_SetDate>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_RTC_Init+0xd6>
  {
    Error_Handler();
 8000902:	f000 f896 	bl	8000a32 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000906:	2300      	movs	r3, #0
 8000908:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 800090a:	2300      	movs	r3, #0
 800090c:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 800090e:	2300      	movs	r3, #0
 8000910:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000912:	2300      	movs	r3, #0
 8000914:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000916:	2300      	movs	r3, #0
 8000918:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800091a:	2300      	movs	r3, #0
 800091c:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800091e:	2300      	movs	r3, #0
 8000920:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000922:	2300      	movs	r3, #0
 8000924:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000926:	2300      	movs	r3, #0
 8000928:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 800092a:	2301      	movs	r3, #1
 800092c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8000930:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000934:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000936:	1d3b      	adds	r3, r7, #4
 8000938:	2201      	movs	r2, #1
 800093a:	4619      	mov	r1, r3
 800093c:	4809      	ldr	r0, [pc, #36]	; (8000964 <MX_RTC_Init+0x134>)
 800093e:	f002 fb29 	bl	8002f94 <HAL_RTC_SetAlarm_IT>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_RTC_Init+0x11c>
  {
    Error_Handler();
 8000948:	f000 f873 	bl	8000a32 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800094c:	2200      	movs	r2, #0
 800094e:	2100      	movs	r1, #0
 8000950:	202a      	movs	r0, #42	; 0x2a
 8000952:	f000 fb0a 	bl	8000f6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000956:	202a      	movs	r0, #42	; 0x2a
 8000958:	f000 fb21 	bl	8000f9e <HAL_NVIC_EnableIRQ>
  /* USER CODE END RTC_Init 2 */

}
 800095c:	bf00      	nop
 800095e:	3748      	adds	r7, #72	; 0x48
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20000094 	.word	0x20000094
 8000968:	40002800 	.word	0x40002800

0800096c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000970:	4b27      	ldr	r3, [pc, #156]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 8000972:	4a28      	ldr	r2, [pc, #160]	; (8000a14 <MX_USART2_UART_Init+0xa8>)
 8000974:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000976:	4b26      	ldr	r3, [pc, #152]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 8000978:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800097c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800097e:	4b24      	ldr	r3, [pc, #144]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000984:	4b22      	ldr	r3, [pc, #136]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 8000986:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800098a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800098c:	4b20      	ldr	r3, [pc, #128]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 800098e:	2200      	movs	r2, #0
 8000990:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000992:	4b1f      	ldr	r3, [pc, #124]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 8000994:	220c      	movs	r2, #12
 8000996:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000998:	4b1d      	ldr	r3, [pc, #116]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 800099a:	2200      	movs	r2, #0
 800099c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800099e:	4b1c      	ldr	r3, [pc, #112]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009a4:	4b1a      	ldr	r3, [pc, #104]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009aa:	4b19      	ldr	r3, [pc, #100]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80009b0:	4b17      	ldr	r3, [pc, #92]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 80009b2:	2230      	movs	r2, #48	; 0x30
 80009b4:	629a      	str	r2, [r3, #40]	; 0x28
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80009b6:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 80009b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009bc:	63da      	str	r2, [r3, #60]	; 0x3c
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80009be:	4b14      	ldr	r3, [pc, #80]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 80009c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009c4:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009c6:	4812      	ldr	r0, [pc, #72]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 80009c8:	f002 fd72 	bl	80034b0 <HAL_UART_Init>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80009d2:	f000 f82e 	bl	8000a32 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009d6:	2100      	movs	r1, #0
 80009d8:	480d      	ldr	r0, [pc, #52]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 80009da:	f003 fb66 	bl	80040aa <HAL_UARTEx_SetTxFifoThreshold>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80009e4:	f000 f825 	bl	8000a32 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009e8:	2100      	movs	r1, #0
 80009ea:	4809      	ldr	r0, [pc, #36]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 80009ec:	f003 fb9b 	bl	8004126 <HAL_UARTEx_SetRxFifoThreshold>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 80009f6:	f000 f81c 	bl	8000a32 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80009fa:	4805      	ldr	r0, [pc, #20]	; (8000a10 <MX_USART2_UART_Init+0xa4>)
 80009fc:	f003 fb1d 	bl	800403a <HAL_UARTEx_DisableFifoMode>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_USART2_UART_Init+0x9e>
  {
    Error_Handler();
 8000a06:	f000 f814 	bl	8000a32 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	200000cc 	.word	0x200000cc
 8000a14:	40004400 	.word	0x40004400

08000a18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1c:	2001      	movs	r0, #1
 8000a1e:	f7ff fda4 	bl	800056a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a22:	2004      	movs	r0, #4
 8000a24:	f7ff fda1 	bl	800056a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a28:	2002      	movs	r0, #2
 8000a2a:	f7ff fd9e 	bl	800056a <LL_AHB2_GRP1_EnableClock>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}

08000a32 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a32:	b480      	push	{r7}
 8000a34:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a36:	b672      	cpsid	i
}
 8000a38:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a3a:	e7fe      	b.n	8000a3a <Error_Handler+0x8>

08000a3c <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000a40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000a48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000a4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bc80      	pop	{r7}
 8000a5a:	4770      	bx	lr

08000a5c <LL_AHB2_GRP1_EnableClock>:
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b085      	sub	sp, #20
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000a64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a68:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000a74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a80:	68fb      	ldr	r3, [r7, #12]
}
 8000a82:	bf00      	nop
 8000a84:	3714      	adds	r7, #20
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bc80      	pop	{r7}
 8000a8a:	4770      	bx	lr

08000a8c <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b085      	sub	sp, #20
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000a94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a98:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000a9a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000aa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000aa8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4013      	ands	r3, r2
 8000aae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ab0:	68fb      	ldr	r3, [r7, #12]
}
 8000ab2:	bf00      	nop
 8000ab4:	3714      	adds	r7, #20
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bc80      	pop	{r7}
 8000aba:	4770      	bx	lr

08000abc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bc80      	pop	{r7}
 8000ac6:	4770      	bx	lr

08000ac8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b090      	sub	sp, #64	; 0x40
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ad0:	f107 0308 	add.w	r3, r7, #8
 8000ad4:	2238      	movs	r2, #56	; 0x38
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f005 f82b 	bl	8005b34 <memset>
  if(hrtc->Instance==RTC)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a0e      	ldr	r2, [pc, #56]	; (8000b1c <HAL_RTC_MspInit+0x54>)
 8000ae4:	4293      	cmp	r3, r2
 8000ae6:	d115      	bne.n	8000b14 <HAL_RTC_MspInit+0x4c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000ae8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000aec:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000aee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000af2:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000af4:	f107 0308 	add.w	r3, r7, #8
 8000af8:	4618      	mov	r0, r3
 8000afa:	f001 fedd 	bl	80028b8 <HAL_RCCEx_PeriphCLKConfig>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8000b04:	f7ff ff95 	bl	8000a32 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b08:	f7ff ff98 	bl	8000a3c <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000b0c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000b10:	f7ff ffbc 	bl	8000a8c <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000b14:	bf00      	nop
 8000b16:	3740      	adds	r7, #64	; 0x40
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40002800 	.word	0x40002800

08000b20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b096      	sub	sp, #88	; 0x58
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b38:	f107 030c 	add.w	r3, r7, #12
 8000b3c:	2238      	movs	r2, #56	; 0x38
 8000b3e:	2100      	movs	r1, #0
 8000b40:	4618      	mov	r0, r3
 8000b42:	f004 fff7 	bl	8005b34 <memset>
  if(huart->Instance==USART2)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a17      	ldr	r2, [pc, #92]	; (8000ba8 <HAL_UART_MspInit+0x88>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d126      	bne.n	8000b9e <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b50:	2302      	movs	r3, #2
 8000b52:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b54:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8000b58:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b5a:	f107 030c 	add.w	r3, r7, #12
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f001 feaa 	bl	80028b8 <HAL_RCCEx_PeriphCLKConfig>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b6a:	f7ff ff62 	bl	8000a32 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b6e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000b72:	f7ff ff8b 	bl	8000a8c <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b76:	2001      	movs	r0, #1
 8000b78:	f7ff ff70 	bl	8000a5c <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8000b7c:	230c      	movs	r3, #12
 8000b7e:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b80:	2302      	movs	r3, #2
 8000b82:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b84:	2300      	movs	r3, #0
 8000b86:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b8c:	2307      	movs	r3, #7
 8000b8e:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b90:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000b94:	4619      	mov	r1, r3
 8000b96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b9a:	f000 fa1b 	bl	8000fd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b9e:	bf00      	nop
 8000ba0:	3758      	adds	r7, #88	; 0x58
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	40004400 	.word	0x40004400

08000bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bb0:	e7fe      	b.n	8000bb0 <NMI_Handler+0x4>

08000bb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb6:	e7fe      	b.n	8000bb6 <HardFault_Handler+0x4>

08000bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bbc:	e7fe      	b.n	8000bbc <MemManage_Handler+0x4>

08000bbe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bc2:	e7fe      	b.n	8000bc2 <BusFault_Handler+0x4>

08000bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bc8:	e7fe      	b.n	8000bc8 <UsageFault_Handler+0x4>

08000bca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bc80      	pop	{r7}
 8000bd4:	4770      	bx	lr

08000bd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr

08000be2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000be2:	b480      	push	{r7}
 8000be4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bc80      	pop	{r7}
 8000bec:	4770      	bx	lr

08000bee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bf2:	f000 f8c7 	bl	8000d84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
	...

08000bfc <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000c00:	4802      	ldr	r0, [pc, #8]	; (8000c0c <RTC_Alarm_IRQHandler+0x10>)
 8000c02:	f002 fb2f 	bl	8003264 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20000094 	.word	0x20000094

08000c10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c18:	4a14      	ldr	r2, [pc, #80]	; (8000c6c <_sbrk+0x5c>)
 8000c1a:	4b15      	ldr	r3, [pc, #84]	; (8000c70 <_sbrk+0x60>)
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <_sbrk+0x64>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d102      	bne.n	8000c32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c2c:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <_sbrk+0x64>)
 8000c2e:	4a12      	ldr	r2, [pc, #72]	; (8000c78 <_sbrk+0x68>)
 8000c30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c32:	4b10      	ldr	r3, [pc, #64]	; (8000c74 <_sbrk+0x64>)
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4413      	add	r3, r2
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d207      	bcs.n	8000c50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c40:	f004 ff40 	bl	8005ac4 <__errno>
 8000c44:	4603      	mov	r3, r0
 8000c46:	220c      	movs	r2, #12
 8000c48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c4e:	e009      	b.n	8000c64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c50:	4b08      	ldr	r3, [pc, #32]	; (8000c74 <_sbrk+0x64>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c56:	4b07      	ldr	r3, [pc, #28]	; (8000c74 <_sbrk+0x64>)
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	4a05      	ldr	r2, [pc, #20]	; (8000c74 <_sbrk+0x64>)
 8000c60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c62:	68fb      	ldr	r3, [r7, #12]
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3718      	adds	r7, #24
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20008000 	.word	0x20008000
 8000c70:	00000400 	.word	0x00000400
 8000c74:	20000160 	.word	0x20000160
 8000c78:	20001a58 	.word	0x20001a58

08000c7c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c7c:	480d      	ldr	r0, [pc, #52]	; (8000cb4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c7e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c80:	f7ff fc58 	bl	8000534 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c84:	480c      	ldr	r0, [pc, #48]	; (8000cb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c86:	490d      	ldr	r1, [pc, #52]	; (8000cbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c88:	4a0d      	ldr	r2, [pc, #52]	; (8000cc0 <LoopForever+0xe>)
  movs r3, #0
 8000c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c8c:	e002      	b.n	8000c94 <LoopCopyDataInit>

08000c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c92:	3304      	adds	r3, #4

08000c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c98:	d3f9      	bcc.n	8000c8e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c9a:	4a0a      	ldr	r2, [pc, #40]	; (8000cc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c9c:	4c0a      	ldr	r4, [pc, #40]	; (8000cc8 <LoopForever+0x16>)
  movs r3, #0
 8000c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca0:	e001      	b.n	8000ca6 <LoopFillZerobss>

08000ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca4:	3204      	adds	r2, #4

08000ca6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ca8:	d3fb      	bcc.n	8000ca2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000caa:	f004 ff11 	bl	8005ad0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cae:	f7ff fca3 	bl	80005f8 <main>

08000cb2 <LoopForever>:

LoopForever:
    b LoopForever
 8000cb2:	e7fe      	b.n	8000cb2 <LoopForever>
  ldr   r0, =_estack
 8000cb4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000cb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cbc:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000cc0:	0800720c 	.word	0x0800720c
  ldr r2, =_sbss
 8000cc4:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000cc8:	20001a58 	.word	0x20001a58

08000ccc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ccc:	e7fe      	b.n	8000ccc <ADC_IRQHandler>
	...

08000cd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cda:	2003      	movs	r0, #3
 8000cdc:	f000 f93a 	bl	8000f54 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000ce0:	f001 fc0c 	bl	80024fc <HAL_RCC_GetHCLKFreq>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	4a09      	ldr	r2, [pc, #36]	; (8000d0c <HAL_Init+0x3c>)
 8000ce8:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cea:	2000      	movs	r0, #0
 8000cec:	f000 f810 	bl	8000d10 <HAL_InitTick>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d002      	beq.n	8000cfc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	71fb      	strb	r3, [r7, #7]
 8000cfa:	e001      	b.n	8000d00 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cfc:	f7ff fede 	bl	8000abc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d00:	79fb      	ldrb	r3, [r7, #7]
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000000 	.word	0x20000000

08000d10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d1c:	4b17      	ldr	r3, [pc, #92]	; (8000d7c <HAL_InitTick+0x6c>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d024      	beq.n	8000d6e <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d24:	f001 fbea 	bl	80024fc <HAL_RCC_GetHCLKFreq>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	4b14      	ldr	r3, [pc, #80]	; (8000d7c <HAL_InitTick+0x6c>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	4619      	mov	r1, r3
 8000d30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d34:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f000 f93c 	bl	8000fba <HAL_SYSTICK_Config>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d10f      	bne.n	8000d68 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2b0f      	cmp	r3, #15
 8000d4c:	d809      	bhi.n	8000d62 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	6879      	ldr	r1, [r7, #4]
 8000d52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d56:	f000 f908 	bl	8000f6a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d5a:	4a09      	ldr	r2, [pc, #36]	; (8000d80 <HAL_InitTick+0x70>)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6013      	str	r3, [r2, #0]
 8000d60:	e007      	b.n	8000d72 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
 8000d64:	73fb      	strb	r3, [r7, #15]
 8000d66:	e004      	b.n	8000d72 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	73fb      	strb	r3, [r7, #15]
 8000d6c:	e001      	b.n	8000d72 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3710      	adds	r7, #16
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	20000008 	.word	0x20000008
 8000d80:	20000004 	.word	0x20000004

08000d84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d88:	4b05      	ldr	r3, [pc, #20]	; (8000da0 <HAL_IncTick+0x1c>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	4b05      	ldr	r3, [pc, #20]	; (8000da4 <HAL_IncTick+0x20>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4413      	add	r3, r2
 8000d94:	4a03      	ldr	r2, [pc, #12]	; (8000da4 <HAL_IncTick+0x20>)
 8000d96:	6013      	str	r3, [r2, #0]
}
 8000d98:	bf00      	nop
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bc80      	pop	{r7}
 8000d9e:	4770      	bx	lr
 8000da0:	20000008 	.word	0x20000008
 8000da4:	20000164 	.word	0x20000164

08000da8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  return uwTick;
 8000dac:	4b02      	ldr	r3, [pc, #8]	; (8000db8 <HAL_GetTick+0x10>)
 8000dae:	681b      	ldr	r3, [r3, #0]
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bc80      	pop	{r7}
 8000db6:	4770      	bx	lr
 8000db8:	20000164 	.word	0x20000164

08000dbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	f003 0307 	and.w	r3, r3, #7
 8000dca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dcc:	4b0c      	ldr	r3, [pc, #48]	; (8000e00 <__NVIC_SetPriorityGrouping+0x44>)
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dd2:	68ba      	ldr	r2, [r7, #8]
 8000dd4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dd8:	4013      	ands	r3, r2
 8000dda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000de4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000de8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dee:	4a04      	ldr	r2, [pc, #16]	; (8000e00 <__NVIC_SetPriorityGrouping+0x44>)
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	60d3      	str	r3, [r2, #12]
}
 8000df4:	bf00      	nop
 8000df6:	3714      	adds	r7, #20
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc80      	pop	{r7}
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e08:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <__NVIC_GetPriorityGrouping+0x18>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	f003 0307 	and.w	r3, r3, #7
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bc80      	pop	{r7}
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	db0b      	blt.n	8000e4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	f003 021f 	and.w	r2, r3, #31
 8000e38:	4906      	ldr	r1, [pc, #24]	; (8000e54 <__NVIC_EnableIRQ+0x34>)
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	095b      	lsrs	r3, r3, #5
 8000e40:	2001      	movs	r0, #1
 8000e42:	fa00 f202 	lsl.w	r2, r0, r2
 8000e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	e000e100 	.word	0xe000e100

08000e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	6039      	str	r1, [r7, #0]
 8000e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db0a      	blt.n	8000e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	490c      	ldr	r1, [pc, #48]	; (8000ea4 <__NVIC_SetPriority+0x4c>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e80:	e00a      	b.n	8000e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4908      	ldr	r1, [pc, #32]	; (8000ea8 <__NVIC_SetPriority+0x50>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	3b04      	subs	r3, #4
 8000e90:	0112      	lsls	r2, r2, #4
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	440b      	add	r3, r1
 8000e96:	761a      	strb	r2, [r3, #24]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000e100 	.word	0xe000e100
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	; 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	f1c3 0307 	rsb	r3, r3, #7
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	bf28      	it	cs
 8000eca:	2304      	movcs	r3, #4
 8000ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	d902      	bls.n	8000edc <NVIC_EncodePriority+0x30>
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3b03      	subs	r3, #3
 8000eda:	e000      	b.n	8000ede <NVIC_EncodePriority+0x32>
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	43da      	mvns	r2, r3
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	401a      	ands	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	43d9      	mvns	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f04:	4313      	orrs	r3, r2
         );
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	; 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3b01      	subs	r3, #1
 8000f1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f20:	d301      	bcc.n	8000f26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f22:	2301      	movs	r3, #1
 8000f24:	e00f      	b.n	8000f46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f26:	4a0a      	ldr	r2, [pc, #40]	; (8000f50 <SysTick_Config+0x40>)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	3b01      	subs	r3, #1
 8000f2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f2e:	210f      	movs	r1, #15
 8000f30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f34:	f7ff ff90 	bl	8000e58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f38:	4b05      	ldr	r3, [pc, #20]	; (8000f50 <SysTick_Config+0x40>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f3e:	4b04      	ldr	r3, [pc, #16]	; (8000f50 <SysTick_Config+0x40>)
 8000f40:	2207      	movs	r2, #7
 8000f42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f44:	2300      	movs	r3, #0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	e000e010 	.word	0xe000e010

08000f54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f7ff ff2d 	bl	8000dbc <__NVIC_SetPriorityGrouping>
}
 8000f62:	bf00      	nop
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}

08000f6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f6a:	b580      	push	{r7, lr}
 8000f6c:	b086      	sub	sp, #24
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	4603      	mov	r3, r0
 8000f72:	60b9      	str	r1, [r7, #8]
 8000f74:	607a      	str	r2, [r7, #4]
 8000f76:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f78:	f7ff ff44 	bl	8000e04 <__NVIC_GetPriorityGrouping>
 8000f7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	68b9      	ldr	r1, [r7, #8]
 8000f82:	6978      	ldr	r0, [r7, #20]
 8000f84:	f7ff ff92 	bl	8000eac <NVIC_EncodePriority>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f8e:	4611      	mov	r1, r2
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff ff61 	bl	8000e58 <__NVIC_SetPriority>
}
 8000f96:	bf00      	nop
 8000f98:	3718      	adds	r7, #24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b082      	sub	sp, #8
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff ff37 	bl	8000e20 <__NVIC_EnableIRQ>
}
 8000fb2:	bf00      	nop
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b082      	sub	sp, #8
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f7ff ffa4 	bl	8000f10 <SysTick_Config>
 8000fc8:	4603      	mov	r3, r0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
	...

08000fd4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b087      	sub	sp, #28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fe2:	e140      	b.n	8001266 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	2101      	movs	r1, #1
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	f000 8132 	beq.w	8001260 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f003 0303 	and.w	r3, r3, #3
 8001004:	2b01      	cmp	r3, #1
 8001006:	d005      	beq.n	8001014 <HAL_GPIO_Init+0x40>
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f003 0303 	and.w	r3, r3, #3
 8001010:	2b02      	cmp	r3, #2
 8001012:	d130      	bne.n	8001076 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	2203      	movs	r2, #3
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	43db      	mvns	r3, r3
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	4013      	ands	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	68da      	ldr	r2, [r3, #12]
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	4313      	orrs	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800104a:	2201      	movs	r2, #1
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	43db      	mvns	r3, r3
 8001054:	693a      	ldr	r2, [r7, #16]
 8001056:	4013      	ands	r3, r2
 8001058:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	091b      	lsrs	r3, r3, #4
 8001060:	f003 0201 	and.w	r2, r3, #1
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	fa02 f303 	lsl.w	r3, r2, r3
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	4313      	orrs	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f003 0303 	and.w	r3, r3, #3
 800107e:	2b03      	cmp	r3, #3
 8001080:	d017      	beq.n	80010b2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	68db      	ldr	r3, [r3, #12]
 8001086:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	2203      	movs	r2, #3
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	43db      	mvns	r3, r3
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	4013      	ands	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	689a      	ldr	r2, [r3, #8]
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f003 0303 	and.w	r3, r3, #3
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	d123      	bne.n	8001106 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	08da      	lsrs	r2, r3, #3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	3208      	adds	r2, #8
 80010c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	f003 0307 	and.w	r3, r3, #7
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	220f      	movs	r2, #15
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	43db      	mvns	r3, r3
 80010dc:	693a      	ldr	r2, [r7, #16]
 80010de:	4013      	ands	r3, r2
 80010e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	691a      	ldr	r2, [r3, #16]
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	f003 0307 	and.w	r3, r3, #7
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	08da      	lsrs	r2, r3, #3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3208      	adds	r2, #8
 8001100:	6939      	ldr	r1, [r7, #16]
 8001102:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	2203      	movs	r2, #3
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43db      	mvns	r3, r3
 8001118:	693a      	ldr	r2, [r7, #16]
 800111a:	4013      	ands	r3, r2
 800111c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f003 0203 	and.w	r2, r3, #3
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	4313      	orrs	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001142:	2b00      	cmp	r3, #0
 8001144:	f000 808c 	beq.w	8001260 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001148:	4a4e      	ldr	r2, [pc, #312]	; (8001284 <HAL_GPIO_Init+0x2b0>)
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	089b      	lsrs	r3, r3, #2
 800114e:	3302      	adds	r3, #2
 8001150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001154:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	f003 0303 	and.w	r3, r3, #3
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	2207      	movs	r2, #7
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	43db      	mvns	r3, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4013      	ands	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001172:	d00d      	beq.n	8001190 <HAL_GPIO_Init+0x1bc>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a44      	ldr	r2, [pc, #272]	; (8001288 <HAL_GPIO_Init+0x2b4>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d007      	beq.n	800118c <HAL_GPIO_Init+0x1b8>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a43      	ldr	r2, [pc, #268]	; (800128c <HAL_GPIO_Init+0x2b8>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d101      	bne.n	8001188 <HAL_GPIO_Init+0x1b4>
 8001184:	2302      	movs	r3, #2
 8001186:	e004      	b.n	8001192 <HAL_GPIO_Init+0x1be>
 8001188:	2307      	movs	r3, #7
 800118a:	e002      	b.n	8001192 <HAL_GPIO_Init+0x1be>
 800118c:	2301      	movs	r3, #1
 800118e:	e000      	b.n	8001192 <HAL_GPIO_Init+0x1be>
 8001190:	2300      	movs	r3, #0
 8001192:	697a      	ldr	r2, [r7, #20]
 8001194:	f002 0203 	and.w	r2, r2, #3
 8001198:	0092      	lsls	r2, r2, #2
 800119a:	4093      	lsls	r3, r2
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	4313      	orrs	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011a2:	4938      	ldr	r1, [pc, #224]	; (8001284 <HAL_GPIO_Init+0x2b0>)
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	089b      	lsrs	r3, r3, #2
 80011a8:	3302      	adds	r3, #2
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80011b0:	4b37      	ldr	r3, [pc, #220]	; (8001290 <HAL_GPIO_Init+0x2bc>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4013      	ands	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011d4:	4a2e      	ldr	r2, [pc, #184]	; (8001290 <HAL_GPIO_Init+0x2bc>)
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80011da:	4b2d      	ldr	r3, [pc, #180]	; (8001290 <HAL_GPIO_Init+0x2bc>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	43db      	mvns	r3, r3
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	4013      	ands	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d003      	beq.n	80011fe <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011fe:	4a24      	ldr	r2, [pc, #144]	; (8001290 <HAL_GPIO_Init+0x2bc>)
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8001204:	4b22      	ldr	r3, [pc, #136]	; (8001290 <HAL_GPIO_Init+0x2bc>)
 8001206:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800120a:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	43db      	mvns	r3, r3
 8001210:	693a      	ldr	r2, [r7, #16]
 8001212:	4013      	ands	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800121e:	2b00      	cmp	r3, #0
 8001220:	d003      	beq.n	800122a <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	4313      	orrs	r3, r2
 8001228:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800122a:	4a19      	ldr	r2, [pc, #100]	; (8001290 <HAL_GPIO_Init+0x2bc>)
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8001232:	4b17      	ldr	r3, [pc, #92]	; (8001290 <HAL_GPIO_Init+0x2bc>)
 8001234:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001238:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	43db      	mvns	r3, r3
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	4013      	ands	r3, r2
 8001242:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800124c:	2b00      	cmp	r3, #0
 800124e:	d003      	beq.n	8001258 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	4313      	orrs	r3, r2
 8001256:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8001258:	4a0d      	ldr	r2, [pc, #52]	; (8001290 <HAL_GPIO_Init+0x2bc>)
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	3301      	adds	r3, #1
 8001264:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	fa22 f303 	lsr.w	r3, r2, r3
 8001270:	2b00      	cmp	r3, #0
 8001272:	f47f aeb7 	bne.w	8000fe4 <HAL_GPIO_Init+0x10>
  }
}
 8001276:	bf00      	nop
 8001278:	bf00      	nop
 800127a:	371c      	adds	r7, #28
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	40010000 	.word	0x40010000
 8001288:	48000400 	.word	0x48000400
 800128c:	48000800 	.word	0x48000800
 8001290:	58000800 	.word	0x58000800

08001294 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001294:	b480      	push	{r7}
 8001296:	b087      	sub	sp, #28
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800129e:	2300      	movs	r3, #0
 80012a0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80012a2:	e0af      	b.n	8001404 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80012a4:	2201      	movs	r2, #1
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	683a      	ldr	r2, [r7, #0]
 80012ae:	4013      	ands	r3, r2
 80012b0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	f000 80a2 	beq.w	80013fe <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80012ba:	4a59      	ldr	r2, [pc, #356]	; (8001420 <HAL_GPIO_DeInit+0x18c>)
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	089b      	lsrs	r3, r3, #2
 80012c0:	3302      	adds	r3, #2
 80012c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	f003 0303 	and.w	r3, r3, #3
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	2207      	movs	r2, #7
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	4013      	ands	r3, r2
 80012da:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80012e2:	d00d      	beq.n	8001300 <HAL_GPIO_DeInit+0x6c>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a4f      	ldr	r2, [pc, #316]	; (8001424 <HAL_GPIO_DeInit+0x190>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d007      	beq.n	80012fc <HAL_GPIO_DeInit+0x68>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	4a4e      	ldr	r2, [pc, #312]	; (8001428 <HAL_GPIO_DeInit+0x194>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d101      	bne.n	80012f8 <HAL_GPIO_DeInit+0x64>
 80012f4:	2302      	movs	r3, #2
 80012f6:	e004      	b.n	8001302 <HAL_GPIO_DeInit+0x6e>
 80012f8:	2307      	movs	r3, #7
 80012fa:	e002      	b.n	8001302 <HAL_GPIO_DeInit+0x6e>
 80012fc:	2301      	movs	r3, #1
 80012fe:	e000      	b.n	8001302 <HAL_GPIO_DeInit+0x6e>
 8001300:	2300      	movs	r3, #0
 8001302:	697a      	ldr	r2, [r7, #20]
 8001304:	f002 0203 	and.w	r2, r2, #3
 8001308:	0092      	lsls	r2, r2, #2
 800130a:	4093      	lsls	r3, r2
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	429a      	cmp	r2, r3
 8001310:	d136      	bne.n	8001380 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8001312:	4b46      	ldr	r3, [pc, #280]	; (800142c <HAL_GPIO_DeInit+0x198>)
 8001314:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	43db      	mvns	r3, r3
 800131c:	4943      	ldr	r1, [pc, #268]	; (800142c <HAL_GPIO_DeInit+0x198>)
 800131e:	4013      	ands	r3, r2
 8001320:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8001324:	4b41      	ldr	r3, [pc, #260]	; (800142c <HAL_GPIO_DeInit+0x198>)
 8001326:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	43db      	mvns	r3, r3
 800132e:	493f      	ldr	r1, [pc, #252]	; (800142c <HAL_GPIO_DeInit+0x198>)
 8001330:	4013      	ands	r3, r2
 8001332:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8001336:	4b3d      	ldr	r3, [pc, #244]	; (800142c <HAL_GPIO_DeInit+0x198>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	43db      	mvns	r3, r3
 800133e:	493b      	ldr	r1, [pc, #236]	; (800142c <HAL_GPIO_DeInit+0x198>)
 8001340:	4013      	ands	r3, r2
 8001342:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8001344:	4b39      	ldr	r3, [pc, #228]	; (800142c <HAL_GPIO_DeInit+0x198>)
 8001346:	685a      	ldr	r2, [r3, #4]
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	43db      	mvns	r3, r3
 800134c:	4937      	ldr	r1, [pc, #220]	; (800142c <HAL_GPIO_DeInit+0x198>)
 800134e:	4013      	ands	r3, r2
 8001350:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	f003 0303 	and.w	r3, r3, #3
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	2207      	movs	r2, #7
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001362:	4a2f      	ldr	r2, [pc, #188]	; (8001420 <HAL_GPIO_DeInit+0x18c>)
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	089b      	lsrs	r3, r3, #2
 8001368:	3302      	adds	r3, #2
 800136a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	43da      	mvns	r2, r3
 8001372:	482b      	ldr	r0, [pc, #172]	; (8001420 <HAL_GPIO_DeInit+0x18c>)
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	089b      	lsrs	r3, r3, #2
 8001378:	400a      	ands	r2, r1
 800137a:	3302      	adds	r3, #2
 800137c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	2103      	movs	r1, #3
 800138a:	fa01 f303 	lsl.w	r3, r1, r3
 800138e:	431a      	orrs	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	08da      	lsrs	r2, r3, #3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3208      	adds	r2, #8
 800139c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	f003 0307 	and.w	r3, r3, #7
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	220f      	movs	r2, #15
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	43db      	mvns	r3, r3
 80013b0:	697a      	ldr	r2, [r7, #20]
 80013b2:	08d2      	lsrs	r2, r2, #3
 80013b4:	4019      	ands	r1, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	3208      	adds	r2, #8
 80013ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	689a      	ldr	r2, [r3, #8]
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	2103      	movs	r1, #3
 80013c8:	fa01 f303 	lsl.w	r3, r1, r3
 80013cc:	43db      	mvns	r3, r3
 80013ce:	401a      	ands	r2, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	685a      	ldr	r2, [r3, #4]
 80013d8:	2101      	movs	r1, #1
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	fa01 f303 	lsl.w	r3, r1, r3
 80013e0:	43db      	mvns	r3, r3
 80013e2:	401a      	ands	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	68da      	ldr	r2, [r3, #12]
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	2103      	movs	r1, #3
 80013f2:	fa01 f303 	lsl.w	r3, r1, r3
 80013f6:	43db      	mvns	r3, r3
 80013f8:	401a      	ands	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	60da      	str	r2, [r3, #12]
    }

    position++;
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	3301      	adds	r3, #1
 8001402:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001404:	683a      	ldr	r2, [r7, #0]
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	fa22 f303 	lsr.w	r3, r2, r3
 800140c:	2b00      	cmp	r3, #0
 800140e:	f47f af49 	bne.w	80012a4 <HAL_GPIO_DeInit+0x10>
  }
}
 8001412:	bf00      	nop
 8001414:	bf00      	nop
 8001416:	371c      	adds	r7, #28
 8001418:	46bd      	mov	sp, r7
 800141a:	bc80      	pop	{r7}
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	40010000 	.word	0x40010000
 8001424:	48000400 	.word	0x48000400
 8001428:	48000800 	.word	0x48000800
 800142c:	58000800 	.word	0x58000800

08001430 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	460b      	mov	r3, r1
 800143a:	807b      	strh	r3, [r7, #2]
 800143c:	4613      	mov	r3, r2
 800143e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001440:	787b      	ldrb	r3, [r7, #1]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d003      	beq.n	800144e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001446:	887a      	ldrh	r2, [r7, #2]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800144c:	e002      	b.n	8001454 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800144e:	887a      	ldrh	r2, [r7, #2]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr
	...

08001460 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001464:	4b04      	ldr	r3, [pc, #16]	; (8001478 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a03      	ldr	r2, [pc, #12]	; (8001478 <HAL_PWR_EnableBkUpAccess+0x18>)
 800146a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800146e:	6013      	str	r3, [r2, #0]
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr
 8001478:	58000400 	.word	0x58000400

0800147c <LL_PWR_EnableBootC2>:
  *         refer to function @ref LL_PWR_IsActiveFlag_C2BOOTS().
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8001480:	4b04      	ldr	r3, [pc, #16]	; (8001494 <LL_PWR_EnableBootC2+0x18>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	4a03      	ldr	r2, [pc, #12]	; (8001494 <LL_PWR_EnableBootC2+0x18>)
 8001486:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800148a:	60d3      	str	r3, [r2, #12]
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr
 8001494:	58000400 	.word	0x58000400

08001498 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800149c:	4b03      	ldr	r3, [pc, #12]	; (80014ac <HAL_PWREx_GetVoltageRange+0x14>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bc80      	pop	{r7}
 80014aa:	4770      	bx	lr
 80014ac:	58000400 	.word	0x58000400

080014b0 <HAL_PWREx_ReleaseCore>:
  *             This parameter can be one of the following values:
  *             @arg PWR_CORE_CPU2: Release the CPU2 from holding.
  * @retval None
  */
void HAL_PWREx_ReleaseCore(uint32_t CPU)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_CORE_HOLD_RELEASE(CPU));

  LL_PWR_EnableBootC2();
 80014b8:	f7ff ffe0 	bl	800147c <LL_PWR_EnableBootC2>
}
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <LL_PWR_IsEnabledBkUpAccess>:
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80014c8:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014d4:	d101      	bne.n	80014da <LL_PWR_IsEnabledBkUpAccess+0x16>
 80014d6:	2301      	movs	r3, #1
 80014d8:	e000      	b.n	80014dc <LL_PWR_IsEnabledBkUpAccess+0x18>
 80014da:	2300      	movs	r3, #0
}
 80014dc:	4618      	mov	r0, r3
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr
 80014e4:	58000400 	.word	0x58000400

080014e8 <LL_RCC_HSE_EnableTcxo>:
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80014ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80014f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014fa:	6013      	str	r3, [r2, #0]
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	bc80      	pop	{r7}
 8001502:	4770      	bx	lr

08001504 <LL_RCC_HSE_DisableTcxo>:
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001508:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001512:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001516:	6013      	str	r3, [r2, #0]
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr

08001520 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001524:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800152e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001532:	d101      	bne.n	8001538 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001534:	2301      	movs	r3, #1
 8001536:	e000      	b.n	800153a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001538:	2300      	movs	r3, #0
}
 800153a:	4618      	mov	r0, r3
 800153c:	46bd      	mov	sp, r7
 800153e:	bc80      	pop	{r7}
 8001540:	4770      	bx	lr

08001542 <LL_RCC_HSE_Enable>:
{
 8001542:	b480      	push	{r7}
 8001544:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001546:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001554:	6013      	str	r3, [r2, #0]
}
 8001556:	bf00      	nop
 8001558:	46bd      	mov	sp, r7
 800155a:	bc80      	pop	{r7}
 800155c:	4770      	bx	lr

0800155e <LL_RCC_HSE_Disable>:
{
 800155e:	b480      	push	{r7}
 8001560:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001562:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800156c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001570:	6013      	str	r3, [r2, #0]
}
 8001572:	bf00      	nop
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr

0800157a <LL_RCC_HSE_IsReady>:
{
 800157a:	b480      	push	{r7}
 800157c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800157e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001588:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800158c:	d101      	bne.n	8001592 <LL_RCC_HSE_IsReady+0x18>
 800158e:	2301      	movs	r3, #1
 8001590:	e000      	b.n	8001594 <LL_RCC_HSE_IsReady+0x1a>
 8001592:	2300      	movs	r3, #0
}
 8001594:	4618      	mov	r0, r3
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr

0800159c <LL_RCC_HSI_Enable>:
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80015a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80015aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015ae:	6013      	str	r3, [r2, #0]
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bc80      	pop	{r7}
 80015b6:	4770      	bx	lr

080015b8 <LL_RCC_HSI_Disable>:
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80015bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80015c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80015ca:	6013      	str	r3, [r2, #0]
}
 80015cc:	bf00      	nop
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr

080015d4 <LL_RCC_HSI_IsReady>:
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80015d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015e6:	d101      	bne.n	80015ec <LL_RCC_HSI_IsReady+0x18>
 80015e8:	2301      	movs	r3, #1
 80015ea:	e000      	b.n	80015ee <LL_RCC_HSI_IsReady+0x1a>
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc80      	pop	{r7}
 80015f4:	4770      	bx	lr

080015f6 <LL_RCC_HSI_SetCalibTrimming>:
{
 80015f6:	b480      	push	{r7}
 80015f8:	b083      	sub	sp, #12
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80015fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	061b      	lsls	r3, r3, #24
 800160c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001610:	4313      	orrs	r3, r2
 8001612:	604b      	str	r3, [r1, #4]
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr

0800161e <LL_RCC_LSE_IsReady>:
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001622:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	2b02      	cmp	r3, #2
 8001630:	d101      	bne.n	8001636 <LL_RCC_LSE_IsReady+0x18>
 8001632:	2301      	movs	r3, #1
 8001634:	e000      	b.n	8001638 <LL_RCC_LSE_IsReady+0x1a>
 8001636:	2300      	movs	r3, #0
}
 8001638:	4618      	mov	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr

08001640 <LL_RCC_LSI_Enable>:
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001644:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001648:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800164c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr

08001660 <LL_RCC_LSI_Disable>:
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001664:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001668:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800166c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001670:	f023 0301 	bic.w	r3, r3, #1
 8001674:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr

08001680 <LL_RCC_LSI_IsReady>:
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8001684:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001688:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	2b02      	cmp	r3, #2
 8001692:	d101      	bne.n	8001698 <LL_RCC_LSI_IsReady+0x18>
 8001694:	2301      	movs	r3, #1
 8001696:	e000      	b.n	800169a <LL_RCC_LSI_IsReady+0x1a>
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	46bd      	mov	sp, r7
 800169e:	bc80      	pop	{r7}
 80016a0:	4770      	bx	lr

080016a2 <LL_RCC_MSI_Enable>:
{
 80016a2:	b480      	push	{r7}
 80016a4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80016a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	6013      	str	r3, [r2, #0]
}
 80016b6:	bf00      	nop
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bc80      	pop	{r7}
 80016bc:	4770      	bx	lr

080016be <LL_RCC_MSI_Disable>:
{
 80016be:	b480      	push	{r7}
 80016c0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80016c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016cc:	f023 0301 	bic.w	r3, r3, #1
 80016d0:	6013      	str	r3, [r2, #0]
}
 80016d2:	bf00      	nop
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bc80      	pop	{r7}
 80016d8:	4770      	bx	lr

080016da <LL_RCC_MSI_IsReady>:
{
 80016da:	b480      	push	{r7}
 80016dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80016de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0302 	and.w	r3, r3, #2
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d101      	bne.n	80016f0 <LL_RCC_MSI_IsReady+0x16>
 80016ec:	2301      	movs	r3, #1
 80016ee:	e000      	b.n	80016f2 <LL_RCC_MSI_IsReady+0x18>
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bc80      	pop	{r7}
 80016f8:	4770      	bx	lr

080016fa <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 80016fa:	b480      	push	{r7}
 80016fc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80016fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0308 	and.w	r3, r3, #8
 8001708:	2b08      	cmp	r3, #8
 800170a:	d101      	bne.n	8001710 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800170c:	2301      	movs	r3, #1
 800170e:	e000      	b.n	8001712 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	46bd      	mov	sp, r7
 8001716:	bc80      	pop	{r7}
 8001718:	4770      	bx	lr

0800171a <LL_RCC_MSI_GetRange>:
{
 800171a:	b480      	push	{r7}
 800171c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800171e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001728:	4618      	mov	r0, r3
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr

08001730 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001734:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001738:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800173c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8001740:	4618      	mov	r0, r3
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr

08001748 <LL_RCC_MSI_SetCalibTrimming>:
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001750:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	021b      	lsls	r3, r3, #8
 800175e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001762:	4313      	orrs	r3, r2
 8001764:	604b      	str	r3, [r1, #4]
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr

08001770 <LL_RCC_SetSysClkSource>:
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001778:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	f023 0203 	bic.w	r2, r3, #3
 8001782:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4313      	orrs	r3, r2
 800178a:	608b      	str	r3, [r1, #8]
}
 800178c:	bf00      	nop
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr

08001796 <LL_RCC_GetSysClkSource>:
{
 8001796:	b480      	push	{r7}
 8001798:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800179a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	f003 030c 	and.w	r3, r3, #12
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bc80      	pop	{r7}
 80017aa:	4770      	bx	lr

080017ac <LL_RCC_SetAHBPrescaler>:
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80017b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	608b      	str	r3, [r1, #8]
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr

080017d2 <LL_C2_RCC_SetAHBPrescaler>:
{
 80017d2:	b480      	push	{r7}
 80017d4:	b083      	sub	sp, #12
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80017da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017de:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80017e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr

080017fc <LL_RCC_SetAHB3Prescaler>:
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001804:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001808:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800180c:	f023 020f 	bic.w	r2, r3, #15
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	091b      	lsrs	r3, r3, #4
 8001814:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001818:	4313      	orrs	r3, r2
 800181a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800181e:	bf00      	nop
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	bc80      	pop	{r7}
 8001826:	4770      	bx	lr

08001828 <LL_RCC_SetAPB1Prescaler>:
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001830:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800183a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4313      	orrs	r3, r2
 8001842:	608b      	str	r3, [r1, #8]
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	bc80      	pop	{r7}
 800184c:	4770      	bx	lr

0800184e <LL_RCC_SetAPB2Prescaler>:
{
 800184e:	b480      	push	{r7}
 8001850:	b083      	sub	sp, #12
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001856:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001860:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4313      	orrs	r3, r2
 8001868:	608b      	str	r3, [r1, #8]
}
 800186a:	bf00      	nop
 800186c:	370c      	adds	r7, #12
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr

08001874 <LL_RCC_GetAHBPrescaler>:
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001878:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001882:	4618      	mov	r0, r3
 8001884:	46bd      	mov	sp, r7
 8001886:	bc80      	pop	{r7}
 8001888:	4770      	bx	lr

0800188a <LL_RCC_GetAHB3Prescaler>:
{
 800188a:	b480      	push	{r7}
 800188c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800188e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001892:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001896:	011b      	lsls	r3, r3, #4
 8001898:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800189c:	4618      	mov	r0, r3
 800189e:	46bd      	mov	sp, r7
 80018a0:	bc80      	pop	{r7}
 80018a2:	4770      	bx	lr

080018a4 <LL_RCC_GetAPB1Prescaler>:
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80018a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr

080018ba <LL_RCC_GetAPB2Prescaler>:
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80018be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr

080018d0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80018d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018e2:	6013      	str	r3, [r2, #0]
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80018f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80018fe:	6013      	str	r3, [r2, #0]
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr

08001908 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800190c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001916:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800191a:	d101      	bne.n	8001920 <LL_RCC_PLL_IsReady+0x18>
 800191c:	2301      	movs	r3, #1
 800191e:	e000      	b.n	8001922 <LL_RCC_PLL_IsReady+0x1a>
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr

0800192a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800192a:	b480      	push	{r7}
 800192c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800192e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	0a1b      	lsrs	r3, r3, #8
 8001936:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800193a:	4618      	mov	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr

08001942 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001942:	b480      	push	{r7}
 8001944:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001946:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8001950:	4618      	mov	r0, r3
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr

08001958 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800195c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001966:	4618      	mov	r0, r3
 8001968:	46bd      	mov	sp, r7
 800196a:	bc80      	pop	{r7}
 800196c:	4770      	bx	lr

0800196e <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800196e:	b480      	push	{r7}
 8001970:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001972:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	f003 0303 	and.w	r3, r3, #3
}
 800197c:	4618      	mov	r0, r3
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr

08001984 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001988:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001992:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001996:	d101      	bne.n	800199c <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001998:	2301      	movs	r3, #1
 800199a:	e000      	b.n	800199e <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr

080019a6 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80019aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019ae:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80019b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80019ba:	d101      	bne.n	80019c0 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80019bc:	2301      	movs	r3, #1
 80019be:	e000      	b.n	80019c2 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr

080019ca <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80019ca:	b480      	push	{r7}
 80019cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80019ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019d2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80019d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019de:	d101      	bne.n	80019e4 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80019e0:	2301      	movs	r3, #1
 80019e2:	e000      	b.n	80019e6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr

080019ee <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80019f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001a00:	d101      	bne.n	8001a06 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001a02:	2301      	movs	r3, #1
 8001a04:	e000      	b.n	8001a08 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001a06:	2300      	movs	r3, #0
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr

08001a10 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001a14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a1e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001a22:	d101      	bne.n	8001a28 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001a24:	2301      	movs	r3, #1
 8001a26:	e000      	b.n	8001a2a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bc80      	pop	{r7}
 8001a30:	4770      	bx	lr
	...

08001a34 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b088      	sub	sp, #32
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e36f      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a46:	f7ff fea6 	bl	8001796 <LL_RCC_GetSysClkSource>
 8001a4a:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a4c:	f7ff ff8f 	bl	800196e <LL_RCC_PLL_GetMainSource>
 8001a50:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0320 	and.w	r3, r3, #32
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	f000 80c4 	beq.w	8001be8 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d005      	beq.n	8001a72 <HAL_RCC_OscConfig+0x3e>
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	2b0c      	cmp	r3, #12
 8001a6a:	d176      	bne.n	8001b5a <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d173      	bne.n	8001b5a <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a1b      	ldr	r3, [r3, #32]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e353      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0308 	and.w	r3, r3, #8
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d005      	beq.n	8001a9c <HAL_RCC_OscConfig+0x68>
 8001a90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a9a:	e006      	b.n	8001aaa <HAL_RCC_OscConfig+0x76>
 8001a9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001aa4:	091b      	lsrs	r3, r3, #4
 8001aa6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d222      	bcs.n	8001af4 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f000 fd5a 	bl	800256c <RCC_SetFlashLatencyFromMSIRange>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e331      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ac2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001acc:	f043 0308 	orr.w	r3, r3, #8
 8001ad0:	6013      	str	r3, [r2, #0]
 8001ad2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff fe2b 	bl	8001748 <LL_RCC_MSI_SetCalibTrimming>
 8001af2:	e021      	b.n	8001b38 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001af4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001afe:	f043 0308 	orr.w	r3, r3, #8
 8001b02:	6013      	str	r3, [r2, #0]
 8001b04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b12:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b16:	4313      	orrs	r3, r2
 8001b18:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff fe12 	bl	8001748 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f000 fd1f 	bl	800256c <RCC_SetFlashLatencyFromMSIRange>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e2f6      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001b38:	f000 fce0 	bl	80024fc <HAL_RCC_GetHCLKFreq>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	4aa7      	ldr	r2, [pc, #668]	; (8001ddc <HAL_RCC_OscConfig+0x3a8>)
 8001b40:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8001b42:	4ba7      	ldr	r3, [pc, #668]	; (8001de0 <HAL_RCC_OscConfig+0x3ac>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff f8e2 	bl	8000d10 <HAL_InitTick>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8001b50:	7cfb      	ldrb	r3, [r7, #19]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d047      	beq.n	8001be6 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8001b56:	7cfb      	ldrb	r3, [r7, #19]
 8001b58:	e2e5      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a1b      	ldr	r3, [r3, #32]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d02c      	beq.n	8001bbc <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b62:	f7ff fd9e 	bl	80016a2 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b66:	f7ff f91f 	bl	8000da8 <HAL_GetTick>
 8001b6a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001b6c:	e008      	b.n	8001b80 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b6e:	f7ff f91b 	bl	8000da8 <HAL_GetTick>
 8001b72:	4602      	mov	r2, r0
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d901      	bls.n	8001b80 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	e2d2      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001b80:	f7ff fdab 	bl	80016da <LL_RCC_MSI_IsReady>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d0f1      	beq.n	8001b6e <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b94:	f043 0308 	orr.w	r3, r3, #8
 8001b98:	6013      	str	r3, [r2, #0]
 8001b9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ba8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bac:	4313      	orrs	r3, r2
 8001bae:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff fdc7 	bl	8001748 <LL_RCC_MSI_SetCalibTrimming>
 8001bba:	e015      	b.n	8001be8 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001bbc:	f7ff fd7f 	bl	80016be <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001bc0:	f7ff f8f2 	bl	8000da8 <HAL_GetTick>
 8001bc4:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bc8:	f7ff f8ee 	bl	8000da8 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e2a5      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001bda:	f7ff fd7e 	bl	80016da <LL_RCC_MSI_IsReady>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d1f1      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x194>
 8001be4:	e000      	b.n	8001be8 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001be6:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d058      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	2b08      	cmp	r3, #8
 8001bf8:	d005      	beq.n	8001c06 <HAL_RCC_OscConfig+0x1d2>
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	2b0c      	cmp	r3, #12
 8001bfe:	d108      	bne.n	8001c12 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	2b03      	cmp	r3, #3
 8001c04:	d105      	bne.n	8001c12 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d14b      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e289      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8001c12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c24:	4313      	orrs	r3, r2
 8001c26:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c30:	d102      	bne.n	8001c38 <HAL_RCC_OscConfig+0x204>
 8001c32:	f7ff fc86 	bl	8001542 <LL_RCC_HSE_Enable>
 8001c36:	e00d      	b.n	8001c54 <HAL_RCC_OscConfig+0x220>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8001c40:	d104      	bne.n	8001c4c <HAL_RCC_OscConfig+0x218>
 8001c42:	f7ff fc51 	bl	80014e8 <LL_RCC_HSE_EnableTcxo>
 8001c46:	f7ff fc7c 	bl	8001542 <LL_RCC_HSE_Enable>
 8001c4a:	e003      	b.n	8001c54 <HAL_RCC_OscConfig+0x220>
 8001c4c:	f7ff fc87 	bl	800155e <LL_RCC_HSE_Disable>
 8001c50:	f7ff fc58 	bl	8001504 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d012      	beq.n	8001c82 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5c:	f7ff f8a4 	bl	8000da8 <HAL_GetTick>
 8001c60:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8001c62:	e008      	b.n	8001c76 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c64:	f7ff f8a0 	bl	8000da8 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b64      	cmp	r3, #100	; 0x64
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e257      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001c76:	f7ff fc80 	bl	800157a <LL_RCC_HSE_IsReady>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d0f1      	beq.n	8001c64 <HAL_RCC_OscConfig+0x230>
 8001c80:	e011      	b.n	8001ca6 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c82:	f7ff f891 	bl	8000da8 <HAL_GetTick>
 8001c86:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001c88:	e008      	b.n	8001c9c <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c8a:	f7ff f88d 	bl	8000da8 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b64      	cmp	r3, #100	; 0x64
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e244      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001c9c:	f7ff fc6d 	bl	800157a <LL_RCC_HSE_IsReady>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1f1      	bne.n	8001c8a <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d046      	beq.n	8001d40 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	2b04      	cmp	r3, #4
 8001cb6:	d005      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x290>
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	2b0c      	cmp	r3, #12
 8001cbc:	d10e      	bne.n	8001cdc <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d10b      	bne.n	8001cdc <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	691b      	ldr	r3, [r3, #16]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d101      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e22a      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	695b      	ldr	r3, [r3, #20]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff fc8e 	bl	80015f6 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001cda:	e031      	b.n	8001d40 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d019      	beq.n	8001d18 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ce4:	f7ff fc5a 	bl	800159c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce8:	f7ff f85e 	bl	8000da8 <HAL_GetTick>
 8001cec:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001cee:	e008      	b.n	8001d02 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf0:	f7ff f85a 	bl	8000da8 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e211      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001d02:	f7ff fc67 	bl	80015d4 <LL_RCC_HSI_IsReady>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d0f1      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	695b      	ldr	r3, [r3, #20]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fc70 	bl	80015f6 <LL_RCC_HSI_SetCalibTrimming>
 8001d16:	e013      	b.n	8001d40 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d18:	f7ff fc4e 	bl	80015b8 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d1c:	f7ff f844 	bl	8000da8 <HAL_GetTick>
 8001d20:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d24:	f7ff f840 	bl	8000da8 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e1f7      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001d36:	f7ff fc4d 	bl	80015d4 <LL_RCC_HSI_IsReady>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1f1      	bne.n	8001d24 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0308 	and.w	r3, r3, #8
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d06e      	beq.n	8001e2a <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d056      	beq.n	8001e02 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8001d54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d5c:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	69da      	ldr	r2, [r3, #28]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	f003 0310 	and.w	r3, r3, #16
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d031      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d006      	beq.n	8001d84 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d101      	bne.n	8001d84 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e1d0      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d013      	beq.n	8001db6 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8001d8e:	f7ff fc67 	bl	8001660 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001d92:	f7ff f809 	bl	8000da8 <HAL_GetTick>
 8001d96:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d9a:	f7ff f805 	bl	8000da8 <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b11      	cmp	r3, #17
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e1bc      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001dac:	f7ff fc68 	bl	8001680 <LL_RCC_LSI_IsReady>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1f1      	bne.n	8001d9a <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001db6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dbe:	f023 0210 	bic.w	r2, r3, #16
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dd0:	f7ff fc36 	bl	8001640 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dd4:	f7fe ffe8 	bl	8000da8 <HAL_GetTick>
 8001dd8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8001dda:	e00c      	b.n	8001df6 <HAL_RCC_OscConfig+0x3c2>
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001de4:	f7fe ffe0 	bl	8000da8 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b11      	cmp	r3, #17
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e197      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001df6:	f7ff fc43 	bl	8001680 <LL_RCC_LSI_IsReady>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d0f1      	beq.n	8001de4 <HAL_RCC_OscConfig+0x3b0>
 8001e00:	e013      	b.n	8001e2a <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e02:	f7ff fc2d 	bl	8001660 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e06:	f7fe ffcf 	bl	8000da8 <HAL_GetTick>
 8001e0a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001e0c:	e008      	b.n	8001e20 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e0e:	f7fe ffcb 	bl	8000da8 <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b11      	cmp	r3, #17
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e182      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001e20:	f7ff fc2e 	bl	8001680 <LL_RCC_LSI_IsReady>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1f1      	bne.n	8001e0e <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0304 	and.w	r3, r3, #4
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 80d8 	beq.w	8001fe8 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001e38:	f7ff fb44 	bl	80014c4 <LL_PWR_IsEnabledBkUpAccess>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d113      	bne.n	8001e6a <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001e42:	f7ff fb0d 	bl	8001460 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e46:	f7fe ffaf 	bl	8000da8 <HAL_GetTick>
 8001e4a:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e4e:	f7fe ffab 	bl	8000da8 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e162      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001e60:	f7ff fb30 	bl	80014c4 <LL_PWR_IsEnabledBkUpAccess>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d0f1      	beq.n	8001e4e <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d07b      	beq.n	8001f6a <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	2b85      	cmp	r3, #133	; 0x85
 8001e78:	d003      	beq.n	8001e82 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	2b05      	cmp	r3, #5
 8001e80:	d109      	bne.n	8001e96 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001e82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e8a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e8e:	f043 0304 	orr.w	r3, r3, #4
 8001e92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e96:	f7fe ff87 	bl	8000da8 <HAL_GetTick>
 8001e9a:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ea4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ea8:	f043 0301 	orr.w	r3, r3, #1
 8001eac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001eb0:	e00a      	b.n	8001ec8 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb2:	f7fe ff79 	bl	8000da8 <HAL_GetTick>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d901      	bls.n	8001ec8 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e12e      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001ec8:	f7ff fba9 	bl	800161e <LL_RCC_LSE_IsReady>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d0ef      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	2b81      	cmp	r3, #129	; 0x81
 8001ed8:	d003      	beq.n	8001ee2 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	2b85      	cmp	r3, #133	; 0x85
 8001ee0:	d121      	bne.n	8001f26 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee2:	f7fe ff61 	bl	8000da8 <HAL_GetTick>
 8001ee6:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001ee8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ef0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ef8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001efc:	e00a      	b.n	8001f14 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001efe:	f7fe ff53 	bl	8000da8 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e108      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001f14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d0ec      	beq.n	8001efe <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001f24:	e060      	b.n	8001fe8 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f26:	f7fe ff3f 	bl	8000da8 <HAL_GetTick>
 8001f2a:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001f2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f34:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001f3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001f40:	e00a      	b.n	8001f58 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f42:	f7fe ff31 	bl	8000da8 <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d901      	bls.n	8001f58 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8001f54:	2303      	movs	r3, #3
 8001f56:	e0e6      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001f58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1ec      	bne.n	8001f42 <HAL_RCC_OscConfig+0x50e>
 8001f68:	e03e      	b.n	8001fe8 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f6a:	f7fe ff1d 	bl	8000da8 <HAL_GetTick>
 8001f6e:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001f70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f78:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001f80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001f84:	e00a      	b.n	8001f9c <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f86:	f7fe ff0f 	bl	8000da8 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e0c4      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001f9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fa4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d1ec      	bne.n	8001f86 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fac:	f7fe fefc 	bl	8000da8 <HAL_GetTick>
 8001fb0:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001fb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001fbe:	f023 0301 	bic.w	r3, r3, #1
 8001fc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001fc6:	e00a      	b.n	8001fde <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fc8:	f7fe feee 	bl	8000da8 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e0a3      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001fde:	f7ff fb1e 	bl	800161e <LL_RCC_LSE_IsReady>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d1ef      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	f000 8099 	beq.w	8002124 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	2b0c      	cmp	r3, #12
 8001ff6:	d06c      	beq.n	80020d2 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d14b      	bne.n	8002098 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002000:	f7ff fc74 	bl	80018ec <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002004:	f7fe fed0 	bl	8000da8 <HAL_GetTick>
 8002008:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800200c:	f7fe fecc 	bl	8000da8 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b0a      	cmp	r3, #10
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e083      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 800201e:	f7ff fc73 	bl	8001908 <LL_RCC_PLL_IsReady>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d1f1      	bne.n	800200c <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002028:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	4b40      	ldr	r3, [pc, #256]	; (8002130 <HAL_RCC_OscConfig+0x6fc>)
 8002030:	4013      	ands	r3, r2
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800203a:	4311      	orrs	r1, r2
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002040:	0212      	lsls	r2, r2, #8
 8002042:	4311      	orrs	r1, r2
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002048:	4311      	orrs	r1, r2
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800204e:	4311      	orrs	r1, r2
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002054:	430a      	orrs	r2, r1
 8002056:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800205a:	4313      	orrs	r3, r2
 800205c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800205e:	f7ff fc37 	bl	80018d0 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002062:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800206c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002070:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002072:	f7fe fe99 	bl	8000da8 <HAL_GetTick>
 8002076:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8002078:	e008      	b.n	800208c <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800207a:	f7fe fe95 	bl	8000da8 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b0a      	cmp	r3, #10
 8002086:	d901      	bls.n	800208c <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e04c      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 800208c:	f7ff fc3c 	bl	8001908 <LL_RCC_PLL_IsReady>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d0f1      	beq.n	800207a <HAL_RCC_OscConfig+0x646>
 8002096:	e045      	b.n	8002124 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002098:	f7ff fc28 	bl	80018ec <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209c:	f7fe fe84 	bl	8000da8 <HAL_GetTick>
 80020a0:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80020a2:	e008      	b.n	80020b6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020a4:	f7fe fe80 	bl	8000da8 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b0a      	cmp	r3, #10
 80020b0:	d901      	bls.n	80020b6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e037      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80020b6:	f7ff fc27 	bl	8001908 <LL_RCC_PLL_IsReady>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1f1      	bne.n	80020a4 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80020c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020c4:	68da      	ldr	r2, [r3, #12]
 80020c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020ca:	4b1a      	ldr	r3, [pc, #104]	; (8002134 <HAL_RCC_OscConfig+0x700>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	60cb      	str	r3, [r1, #12]
 80020d0:	e028      	b.n	8002124 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d101      	bne.n	80020de <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e023      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	f003 0203 	and.w	r2, r3, #3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d115      	bne.n	8002120 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020fe:	429a      	cmp	r2, r3
 8002100:	d10e      	bne.n	8002120 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800210c:	021b      	lsls	r3, r3, #8
 800210e:	429a      	cmp	r2, r3
 8002110:	d106      	bne.n	8002120 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211c:	429a      	cmp	r2, r3
 800211e:	d001      	beq.n	8002124 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e000      	b.n	8002126 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3720      	adds	r7, #32
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	11c1808c 	.word	0x11c1808c
 8002134:	eefefffc 	.word	0xeefefffc

08002138 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e12c      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800214c:	4b98      	ldr	r3, [pc, #608]	; (80023b0 <HAL_RCC_ClockConfig+0x278>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0307 	and.w	r3, r3, #7
 8002154:	683a      	ldr	r2, [r7, #0]
 8002156:	429a      	cmp	r2, r3
 8002158:	d91b      	bls.n	8002192 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800215a:	4b95      	ldr	r3, [pc, #596]	; (80023b0 <HAL_RCC_ClockConfig+0x278>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f023 0207 	bic.w	r2, r3, #7
 8002162:	4993      	ldr	r1, [pc, #588]	; (80023b0 <HAL_RCC_ClockConfig+0x278>)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	4313      	orrs	r3, r2
 8002168:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800216a:	f7fe fe1d 	bl	8000da8 <HAL_GetTick>
 800216e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002170:	e008      	b.n	8002184 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002172:	f7fe fe19 	bl	8000da8 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e110      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002184:	4b8a      	ldr	r3, [pc, #552]	; (80023b0 <HAL_RCC_ClockConfig+0x278>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0307 	and.w	r3, r3, #7
 800218c:	683a      	ldr	r2, [r7, #0]
 800218e:	429a      	cmp	r2, r3
 8002190:	d1ef      	bne.n	8002172 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d016      	beq.n	80021cc <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff fb02 	bl	80017ac <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80021a8:	f7fe fdfe 	bl	8000da8 <HAL_GetTick>
 80021ac:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80021b0:	f7fe fdfa 	bl	8000da8 <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e0f1      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80021c2:	f7ff fbdf 	bl	8001984 <LL_RCC_IsActiveFlag_HPRE>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d0f1      	beq.n	80021b0 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0320 	and.w	r3, r3, #32
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d016      	beq.n	8002206 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	695b      	ldr	r3, [r3, #20]
 80021dc:	4618      	mov	r0, r3
 80021de:	f7ff faf8 	bl	80017d2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80021e2:	f7fe fde1 	bl	8000da8 <HAL_GetTick>
 80021e6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80021e8:	e008      	b.n	80021fc <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80021ea:	f7fe fddd 	bl	8000da8 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d901      	bls.n	80021fc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e0d4      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80021fc:	f7ff fbd3 	bl	80019a6 <LL_RCC_IsActiveFlag_C2HPRE>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d0f1      	beq.n	80021ea <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800220e:	2b00      	cmp	r3, #0
 8002210:	d016      	beq.n	8002240 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff faf0 	bl	80017fc <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800221c:	f7fe fdc4 	bl	8000da8 <HAL_GetTick>
 8002220:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002222:	e008      	b.n	8002236 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002224:	f7fe fdc0 	bl	8000da8 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e0b7      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002236:	f7ff fbc8 	bl	80019ca <LL_RCC_IsActiveFlag_SHDHPRE>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d0f1      	beq.n	8002224 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0304 	and.w	r3, r3, #4
 8002248:	2b00      	cmp	r3, #0
 800224a:	d016      	beq.n	800227a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff fae9 	bl	8001828 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002256:	f7fe fda7 	bl	8000da8 <HAL_GetTick>
 800225a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800225c:	e008      	b.n	8002270 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800225e:	f7fe fda3 	bl	8000da8 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d901      	bls.n	8002270 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e09a      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002270:	f7ff fbbd 	bl	80019ee <LL_RCC_IsActiveFlag_PPRE1>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d0f1      	beq.n	800225e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0308 	and.w	r3, r3, #8
 8002282:	2b00      	cmp	r3, #0
 8002284:	d017      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	00db      	lsls	r3, r3, #3
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff fade 	bl	800184e <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002292:	f7fe fd89 	bl	8000da8 <HAL_GetTick>
 8002296:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002298:	e008      	b.n	80022ac <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800229a:	f7fe fd85 	bl	8000da8 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d901      	bls.n	80022ac <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e07c      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80022ac:	f7ff fbb0 	bl	8001a10 <LL_RCC_IsActiveFlag_PPRE2>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d0f1      	beq.n	800229a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d043      	beq.n	800234a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d106      	bne.n	80022d8 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80022ca:	f7ff f956 	bl	800157a <LL_RCC_HSE_IsReady>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d11e      	bne.n	8002312 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e066      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2b03      	cmp	r3, #3
 80022de:	d106      	bne.n	80022ee <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80022e0:	f7ff fb12 	bl	8001908 <LL_RCC_PLL_IsReady>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d113      	bne.n	8002312 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e05b      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d106      	bne.n	8002304 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80022f6:	f7ff f9f0 	bl	80016da <LL_RCC_MSI_IsReady>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d108      	bne.n	8002312 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e050      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002304:	f7ff f966 	bl	80015d4 <LL_RCC_HSI_IsReady>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d101      	bne.n	8002312 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e049      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff fa2a 	bl	8001770 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800231c:	f7fe fd44 	bl	8000da8 <HAL_GetTick>
 8002320:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002322:	e00a      	b.n	800233a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002324:	f7fe fd40 	bl	8000da8 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002332:	4293      	cmp	r3, r2
 8002334:	d901      	bls.n	800233a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e035      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800233a:	f7ff fa2c 	bl	8001796 <LL_RCC_GetSysClkSource>
 800233e:	4602      	mov	r2, r0
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	429a      	cmp	r2, r3
 8002348:	d1ec      	bne.n	8002324 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800234a:	4b19      	ldr	r3, [pc, #100]	; (80023b0 <HAL_RCC_ClockConfig+0x278>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	429a      	cmp	r2, r3
 8002356:	d21b      	bcs.n	8002390 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002358:	4b15      	ldr	r3, [pc, #84]	; (80023b0 <HAL_RCC_ClockConfig+0x278>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f023 0207 	bic.w	r2, r3, #7
 8002360:	4913      	ldr	r1, [pc, #76]	; (80023b0 <HAL_RCC_ClockConfig+0x278>)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	4313      	orrs	r3, r2
 8002366:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002368:	f7fe fd1e 	bl	8000da8 <HAL_GetTick>
 800236c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800236e:	e008      	b.n	8002382 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002370:	f7fe fd1a 	bl	8000da8 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b02      	cmp	r3, #2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e011      	b.n	80023a6 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002382:	4b0b      	ldr	r3, [pc, #44]	; (80023b0 <HAL_RCC_ClockConfig+0x278>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	429a      	cmp	r2, r3
 800238e:	d1ef      	bne.n	8002370 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002390:	f000 f8b4 	bl	80024fc <HAL_RCC_GetHCLKFreq>
 8002394:	4603      	mov	r3, r0
 8002396:	4a07      	ldr	r2, [pc, #28]	; (80023b4 <HAL_RCC_ClockConfig+0x27c>)
 8002398:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 800239a:	4b07      	ldr	r3, [pc, #28]	; (80023b8 <HAL_RCC_ClockConfig+0x280>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fe fcb6 	bl	8000d10 <HAL_InitTick>
 80023a4:	4603      	mov	r3, r0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	58004000 	.word	0x58004000
 80023b4:	20000000 	.word	0x20000000
 80023b8:	20000004 	.word	0x20000004

080023bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023bc:	b590      	push	{r4, r7, lr}
 80023be:	b087      	sub	sp, #28
 80023c0:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80023c2:	2300      	movs	r3, #0
 80023c4:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80023c6:	2300      	movs	r3, #0
 80023c8:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023ca:	f7ff f9e4 	bl	8001796 <LL_RCC_GetSysClkSource>
 80023ce:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023d0:	f7ff facd 	bl	800196e <LL_RCC_PLL_GetMainSource>
 80023d4:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d005      	beq.n	80023e8 <HAL_RCC_GetSysClockFreq+0x2c>
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	2b0c      	cmp	r3, #12
 80023e0:	d139      	bne.n	8002456 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d136      	bne.n	8002456 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80023e8:	f7ff f987 	bl	80016fa <LL_RCC_MSI_IsEnabledRangeSelect>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d115      	bne.n	800241e <HAL_RCC_GetSysClockFreq+0x62>
 80023f2:	f7ff f982 	bl	80016fa <LL_RCC_MSI_IsEnabledRangeSelect>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d106      	bne.n	800240a <HAL_RCC_GetSysClockFreq+0x4e>
 80023fc:	f7ff f98d 	bl	800171a <LL_RCC_MSI_GetRange>
 8002400:	4603      	mov	r3, r0
 8002402:	0a1b      	lsrs	r3, r3, #8
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	e005      	b.n	8002416 <HAL_RCC_GetSysClockFreq+0x5a>
 800240a:	f7ff f991 	bl	8001730 <LL_RCC_MSI_GetRangeAfterStandby>
 800240e:	4603      	mov	r3, r0
 8002410:	0a1b      	lsrs	r3, r3, #8
 8002412:	f003 030f 	and.w	r3, r3, #15
 8002416:	4a36      	ldr	r2, [pc, #216]	; (80024f0 <HAL_RCC_GetSysClockFreq+0x134>)
 8002418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800241c:	e014      	b.n	8002448 <HAL_RCC_GetSysClockFreq+0x8c>
 800241e:	f7ff f96c 	bl	80016fa <LL_RCC_MSI_IsEnabledRangeSelect>
 8002422:	4603      	mov	r3, r0
 8002424:	2b01      	cmp	r3, #1
 8002426:	d106      	bne.n	8002436 <HAL_RCC_GetSysClockFreq+0x7a>
 8002428:	f7ff f977 	bl	800171a <LL_RCC_MSI_GetRange>
 800242c:	4603      	mov	r3, r0
 800242e:	091b      	lsrs	r3, r3, #4
 8002430:	f003 030f 	and.w	r3, r3, #15
 8002434:	e005      	b.n	8002442 <HAL_RCC_GetSysClockFreq+0x86>
 8002436:	f7ff f97b 	bl	8001730 <LL_RCC_MSI_GetRangeAfterStandby>
 800243a:	4603      	mov	r3, r0
 800243c:	091b      	lsrs	r3, r3, #4
 800243e:	f003 030f 	and.w	r3, r3, #15
 8002442:	4a2b      	ldr	r2, [pc, #172]	; (80024f0 <HAL_RCC_GetSysClockFreq+0x134>)
 8002444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002448:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d115      	bne.n	800247c <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002454:	e012      	b.n	800247c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	2b04      	cmp	r3, #4
 800245a:	d102      	bne.n	8002462 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800245c:	4b25      	ldr	r3, [pc, #148]	; (80024f4 <HAL_RCC_GetSysClockFreq+0x138>)
 800245e:	617b      	str	r3, [r7, #20]
 8002460:	e00c      	b.n	800247c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	2b08      	cmp	r3, #8
 8002466:	d109      	bne.n	800247c <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002468:	f7ff f85a 	bl	8001520 <LL_RCC_HSE_IsEnabledDiv2>
 800246c:	4603      	mov	r3, r0
 800246e:	2b01      	cmp	r3, #1
 8002470:	d102      	bne.n	8002478 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002472:	4b20      	ldr	r3, [pc, #128]	; (80024f4 <HAL_RCC_GetSysClockFreq+0x138>)
 8002474:	617b      	str	r3, [r7, #20]
 8002476:	e001      	b.n	800247c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002478:	4b1f      	ldr	r3, [pc, #124]	; (80024f8 <HAL_RCC_GetSysClockFreq+0x13c>)
 800247a:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800247c:	f7ff f98b 	bl	8001796 <LL_RCC_GetSysClkSource>
 8002480:	4603      	mov	r3, r0
 8002482:	2b0c      	cmp	r3, #12
 8002484:	d12f      	bne.n	80024e6 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002486:	f7ff fa72 	bl	800196e <LL_RCC_PLL_GetMainSource>
 800248a:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2b02      	cmp	r3, #2
 8002490:	d003      	beq.n	800249a <HAL_RCC_GetSysClockFreq+0xde>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2b03      	cmp	r3, #3
 8002496:	d003      	beq.n	80024a0 <HAL_RCC_GetSysClockFreq+0xe4>
 8002498:	e00d      	b.n	80024b6 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800249a:	4b16      	ldr	r3, [pc, #88]	; (80024f4 <HAL_RCC_GetSysClockFreq+0x138>)
 800249c:	60fb      	str	r3, [r7, #12]
        break;
 800249e:	e00d      	b.n	80024bc <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80024a0:	f7ff f83e 	bl	8001520 <LL_RCC_HSE_IsEnabledDiv2>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d102      	bne.n	80024b0 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80024aa:	4b12      	ldr	r3, [pc, #72]	; (80024f4 <HAL_RCC_GetSysClockFreq+0x138>)
 80024ac:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80024ae:	e005      	b.n	80024bc <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80024b0:	4b11      	ldr	r3, [pc, #68]	; (80024f8 <HAL_RCC_GetSysClockFreq+0x13c>)
 80024b2:	60fb      	str	r3, [r7, #12]
        break;
 80024b4:	e002      	b.n	80024bc <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	60fb      	str	r3, [r7, #12]
        break;
 80024ba:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80024bc:	f7ff fa35 	bl	800192a <LL_RCC_PLL_GetN>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	fb03 f402 	mul.w	r4, r3, r2
 80024c8:	f7ff fa46 	bl	8001958 <LL_RCC_PLL_GetDivider>
 80024cc:	4603      	mov	r3, r0
 80024ce:	091b      	lsrs	r3, r3, #4
 80024d0:	3301      	adds	r3, #1
 80024d2:	fbb4 f4f3 	udiv	r4, r4, r3
 80024d6:	f7ff fa34 	bl	8001942 <LL_RCC_PLL_GetR>
 80024da:	4603      	mov	r3, r0
 80024dc:	0f5b      	lsrs	r3, r3, #29
 80024de:	3301      	adds	r3, #1
 80024e0:	fbb4 f3f3 	udiv	r3, r4, r3
 80024e4:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80024e6:	697b      	ldr	r3, [r7, #20]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	371c      	adds	r7, #28
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd90      	pop	{r4, r7, pc}
 80024f0:	08006fe4 	.word	0x08006fe4
 80024f4:	00f42400 	.word	0x00f42400
 80024f8:	01e84800 	.word	0x01e84800

080024fc <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024fc:	b598      	push	{r3, r4, r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002500:	f7ff ff5c 	bl	80023bc <HAL_RCC_GetSysClockFreq>
 8002504:	4604      	mov	r4, r0
 8002506:	f7ff f9b5 	bl	8001874 <LL_RCC_GetAHBPrescaler>
 800250a:	4603      	mov	r3, r0
 800250c:	091b      	lsrs	r3, r3, #4
 800250e:	f003 030f 	and.w	r3, r3, #15
 8002512:	4a03      	ldr	r2, [pc, #12]	; (8002520 <HAL_RCC_GetHCLKFreq+0x24>)
 8002514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002518:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800251c:	4618      	mov	r0, r3
 800251e:	bd98      	pop	{r3, r4, r7, pc}
 8002520:	08006f84 	.word	0x08006f84

08002524 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002524:	b598      	push	{r3, r4, r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002528:	f7ff ffe8 	bl	80024fc <HAL_RCC_GetHCLKFreq>
 800252c:	4604      	mov	r4, r0
 800252e:	f7ff f9b9 	bl	80018a4 <LL_RCC_GetAPB1Prescaler>
 8002532:	4603      	mov	r3, r0
 8002534:	0a1b      	lsrs	r3, r3, #8
 8002536:	4a03      	ldr	r2, [pc, #12]	; (8002544 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800253c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002540:	4618      	mov	r0, r3
 8002542:	bd98      	pop	{r3, r4, r7, pc}
 8002544:	08006fc4 	.word	0x08006fc4

08002548 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002548:	b598      	push	{r3, r4, r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800254c:	f7ff ffd6 	bl	80024fc <HAL_RCC_GetHCLKFreq>
 8002550:	4604      	mov	r4, r0
 8002552:	f7ff f9b2 	bl	80018ba <LL_RCC_GetAPB2Prescaler>
 8002556:	4603      	mov	r3, r0
 8002558:	0adb      	lsrs	r3, r3, #11
 800255a:	4a03      	ldr	r2, [pc, #12]	; (8002568 <HAL_RCC_GetPCLK2Freq+0x20>)
 800255c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002560:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002564:	4618      	mov	r0, r3
 8002566:	bd98      	pop	{r3, r4, r7, pc}
 8002568:	08006fc4 	.word	0x08006fc4

0800256c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800256c:	b590      	push	{r4, r7, lr}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	091b      	lsrs	r3, r3, #4
 8002578:	f003 030f 	and.w	r3, r3, #15
 800257c:	4a10      	ldr	r2, [pc, #64]	; (80025c0 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800257e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002582:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8002584:	f7ff f981 	bl	800188a <LL_RCC_GetAHB3Prescaler>
 8002588:	4603      	mov	r3, r0
 800258a:	091b      	lsrs	r3, r3, #4
 800258c:	f003 030f 	and.w	r3, r3, #15
 8002590:	4a0c      	ldr	r2, [pc, #48]	; (80025c4 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8002592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	fbb2 f3f3 	udiv	r3, r2, r3
 800259c:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	4a09      	ldr	r2, [pc, #36]	; (80025c8 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80025a2:	fba2 2303 	umull	r2, r3, r2, r3
 80025a6:	0c9c      	lsrs	r4, r3, #18
 80025a8:	f7fe ff76 	bl	8001498 <HAL_PWREx_GetVoltageRange>
 80025ac:	4603      	mov	r3, r0
 80025ae:	4619      	mov	r1, r3
 80025b0:	4620      	mov	r0, r4
 80025b2:	f000 f80b 	bl	80025cc <RCC_SetFlashLatency>
 80025b6:	4603      	mov	r3, r0
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3714      	adds	r7, #20
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd90      	pop	{r4, r7, pc}
 80025c0:	08006fe4 	.word	0x08006fe4
 80025c4:	08006f84 	.word	0x08006f84
 80025c8:	431bde83 	.word	0x431bde83

080025cc <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08e      	sub	sp, #56	; 0x38
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80025d6:	4a3a      	ldr	r2, [pc, #232]	; (80026c0 <RCC_SetFlashLatency+0xf4>)
 80025d8:	f107 0320 	add.w	r3, r7, #32
 80025dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025e0:	6018      	str	r0, [r3, #0]
 80025e2:	3304      	adds	r3, #4
 80025e4:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80025e6:	4a37      	ldr	r2, [pc, #220]	; (80026c4 <RCC_SetFlashLatency+0xf8>)
 80025e8:	f107 0318 	add.w	r3, r7, #24
 80025ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025f0:	6018      	str	r0, [r3, #0]
 80025f2:	3304      	adds	r3, #4
 80025f4:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80025f6:	4a34      	ldr	r2, [pc, #208]	; (80026c8 <RCC_SetFlashLatency+0xfc>)
 80025f8:	f107 030c 	add.w	r3, r7, #12
 80025fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80025fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002602:	2300      	movs	r3, #0
 8002604:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800260c:	d11b      	bne.n	8002646 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800260e:	2300      	movs	r3, #0
 8002610:	633b      	str	r3, [r7, #48]	; 0x30
 8002612:	e014      	b.n	800263e <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	3338      	adds	r3, #56	; 0x38
 800261a:	443b      	add	r3, r7
 800261c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002620:	461a      	mov	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4293      	cmp	r3, r2
 8002626:	d807      	bhi.n	8002638 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	3338      	adds	r3, #56	; 0x38
 800262e:	443b      	add	r3, r7
 8002630:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002634:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002636:	e021      	b.n	800267c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800263a:	3301      	adds	r3, #1
 800263c:	633b      	str	r3, [r7, #48]	; 0x30
 800263e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002640:	2b02      	cmp	r3, #2
 8002642:	d9e7      	bls.n	8002614 <RCC_SetFlashLatency+0x48>
 8002644:	e01a      	b.n	800267c <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002646:	2300      	movs	r3, #0
 8002648:	62fb      	str	r3, [r7, #44]	; 0x2c
 800264a:	e014      	b.n	8002676 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800264c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	3338      	adds	r3, #56	; 0x38
 8002652:	443b      	add	r3, r7
 8002654:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8002658:	461a      	mov	r2, r3
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4293      	cmp	r3, r2
 800265e:	d807      	bhi.n	8002670 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	3338      	adds	r3, #56	; 0x38
 8002666:	443b      	add	r3, r7
 8002668:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800266c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800266e:	e005      	b.n	800267c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002672:	3301      	adds	r3, #1
 8002674:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002678:	2b02      	cmp	r3, #2
 800267a:	d9e7      	bls.n	800264c <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800267c:	4b13      	ldr	r3, [pc, #76]	; (80026cc <RCC_SetFlashLatency+0x100>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f023 0207 	bic.w	r2, r3, #7
 8002684:	4911      	ldr	r1, [pc, #68]	; (80026cc <RCC_SetFlashLatency+0x100>)
 8002686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002688:	4313      	orrs	r3, r2
 800268a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800268c:	f7fe fb8c 	bl	8000da8 <HAL_GetTick>
 8002690:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002692:	e008      	b.n	80026a6 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002694:	f7fe fb88 	bl	8000da8 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e007      	b.n	80026b6 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80026a6:	4b09      	ldr	r3, [pc, #36]	; (80026cc <RCC_SetFlashLatency+0x100>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d1ef      	bne.n	8002694 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3738      	adds	r7, #56	; 0x38
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	08006e60 	.word	0x08006e60
 80026c4:	08006e68 	.word	0x08006e68
 80026c8:	08006e70 	.word	0x08006e70
 80026cc:	58004000 	.word	0x58004000

080026d0 <LL_RCC_LSE_IsReady>:
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80026d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d101      	bne.n	80026e8 <LL_RCC_LSE_IsReady+0x18>
 80026e4:	2301      	movs	r3, #1
 80026e6:	e000      	b.n	80026ea <LL_RCC_LSE_IsReady+0x1a>
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bc80      	pop	{r7}
 80026f0:	4770      	bx	lr

080026f2 <LL_RCC_SetUSARTClockSource>:
{
 80026f2:	b480      	push	{r7}
 80026f4:	b083      	sub	sp, #12
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80026fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	0c1b      	lsrs	r3, r3, #16
 8002706:	43db      	mvns	r3, r3
 8002708:	401a      	ands	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	b29b      	uxth	r3, r3
 800270e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002712:	4313      	orrs	r3, r2
 8002714:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	bc80      	pop	{r7}
 8002720:	4770      	bx	lr

08002722 <LL_RCC_SetI2SClockSource>:
{
 8002722:	b480      	push	{r7}
 8002724:	b083      	sub	sp, #12
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800272a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800272e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002732:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002736:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4313      	orrs	r3, r2
 800273e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr

0800274c <LL_RCC_SetLPUARTClockSource>:
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002754:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002758:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800275c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002760:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4313      	orrs	r3, r2
 8002768:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800276c:	bf00      	nop
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr

08002776 <LL_RCC_SetI2CClockSource>:
{
 8002776:	b480      	push	{r7}
 8002778:	b083      	sub	sp, #12
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800277e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002782:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	091b      	lsrs	r3, r3, #4
 800278a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800278e:	43db      	mvns	r3, r3
 8002790:	401a      	ands	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800279a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800279e:	4313      	orrs	r3, r2
 80027a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bc80      	pop	{r7}
 80027ac:	4770      	bx	lr

080027ae <LL_RCC_SetLPTIMClockSource>:
{
 80027ae:	b480      	push	{r7}
 80027b0:	b083      	sub	sp, #12
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80027b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	0c1b      	lsrs	r3, r3, #16
 80027c2:	041b      	lsls	r3, r3, #16
 80027c4:	43db      	mvns	r3, r3
 80027c6:	401a      	ands	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	041b      	lsls	r3, r3, #16
 80027cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027d0:	4313      	orrs	r3, r2
 80027d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80027d6:	bf00      	nop
 80027d8:	370c      	adds	r7, #12
 80027da:	46bd      	mov	sp, r7
 80027dc:	bc80      	pop	{r7}
 80027de:	4770      	bx	lr

080027e0 <LL_RCC_SetRNGClockSource>:
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80027e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80027f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr

0800280a <LL_RCC_SetADCClockSource>:
{
 800280a:	b480      	push	{r7}
 800280c:	b083      	sub	sp, #12
 800280e:	af00      	add	r7, sp, #0
 8002810:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002812:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800281a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800281e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4313      	orrs	r3, r2
 8002826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800282a:	bf00      	nop
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	bc80      	pop	{r7}
 8002832:	4770      	bx	lr

08002834 <LL_RCC_SetRTCClockSource>:
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800283c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002840:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002844:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002848:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4313      	orrs	r3, r2
 8002850:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002854:	bf00      	nop
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	bc80      	pop	{r7}
 800285c:	4770      	bx	lr

0800285e <LL_RCC_GetRTCClockSource>:
{
 800285e:	b480      	push	{r7}
 8002860:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002862:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002866:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800286a:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800286e:	4618      	mov	r0, r3
 8002870:	46bd      	mov	sp, r7
 8002872:	bc80      	pop	{r7}
 8002874:	4770      	bx	lr

08002876 <LL_RCC_ForceBackupDomainReset>:
{
 8002876:	b480      	push	{r7}
 8002878:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800287a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800287e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002882:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002886:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800288a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800288e:	bf00      	nop
 8002890:	46bd      	mov	sp, r7
 8002892:	bc80      	pop	{r7}
 8002894:	4770      	bx	lr

08002896 <LL_RCC_ReleaseBackupDomainReset>:
{
 8002896:	b480      	push	{r7}
 8002898:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800289a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800289e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80028ae:	bf00      	nop
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bc80      	pop	{r7}
 80028b4:	4770      	bx	lr
	...

080028b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80028c0:	2300      	movs	r3, #0
 80028c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80028c4:	2300      	movs	r3, #0
 80028c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80028c8:	2300      	movs	r3, #0
 80028ca:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d058      	beq.n	800298a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80028d8:	f7fe fdc2 	bl	8001460 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028dc:	f7fe fa64 	bl	8000da8 <HAL_GetTick>
 80028e0:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80028e2:	e009      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028e4:	f7fe fa60 	bl	8000da8 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d902      	bls.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	74fb      	strb	r3, [r7, #19]
        break;
 80028f6:	e006      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80028f8:	4b7b      	ldr	r3, [pc, #492]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002900:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002904:	d1ee      	bne.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8002906:	7cfb      	ldrb	r3, [r7, #19]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d13c      	bne.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800290c:	f7ff ffa7 	bl	800285e <LL_RCC_GetRTCClockSource>
 8002910:	4602      	mov	r2, r0
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002916:	429a      	cmp	r2, r3
 8002918:	d00f      	beq.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800291a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800291e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002922:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002926:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002928:	f7ff ffa5 	bl	8002876 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800292c:	f7ff ffb3 	bl	8002896 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002930:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	f003 0302 	and.w	r3, r3, #2
 8002940:	2b00      	cmp	r3, #0
 8002942:	d014      	beq.n	800296e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7fe fa30 	bl	8000da8 <HAL_GetTick>
 8002948:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800294a:	e00b      	b.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800294c:	f7fe fa2c 	bl	8000da8 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	f241 3288 	movw	r2, #5000	; 0x1388
 800295a:	4293      	cmp	r3, r2
 800295c:	d902      	bls.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	74fb      	strb	r3, [r7, #19]
            break;
 8002962:	e004      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8002964:	f7ff feb4 	bl	80026d0 <LL_RCC_LSE_IsReady>
 8002968:	4603      	mov	r3, r0
 800296a:	2b01      	cmp	r3, #1
 800296c:	d1ee      	bne.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800296e:	7cfb      	ldrb	r3, [r7, #19]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d105      	bne.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff ff5b 	bl	8002834 <LL_RCC_SetRTCClockSource>
 800297e:	e004      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002980:	7cfb      	ldrb	r3, [r7, #19]
 8002982:	74bb      	strb	r3, [r7, #18]
 8002984:	e001      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002986:	7cfb      	ldrb	r3, [r7, #19]
 8002988:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b00      	cmp	r3, #0
 8002994:	d004      	beq.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff fea9 	bl	80026f2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0302 	and.w	r3, r3, #2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d004      	beq.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7ff fe9e 	bl	80026f2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0320 	and.w	r3, r3, #32
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d004      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7ff fec0 	bl	800274c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d004      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff fee6 	bl	80027ae <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d004      	beq.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff fedb 	bl	80027ae <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d004      	beq.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff fed0 	bl	80027ae <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d004      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff fea9 	bl	8002776 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d004      	beq.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff fe9e 	bl	8002776 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d004      	beq.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff fe93 	bl	8002776 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0310 	and.w	r3, r3, #16
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d011      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff fe5e 	bl	8002722 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a6e:	d107      	bne.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8002a70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a7e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d010      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff fea5 	bl	80027e0 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d107      	bne.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002a9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002aa8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002aac:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d011      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff fea3 	bl	800280a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002acc:	d107      	bne.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002ace:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ad8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002adc:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8002ade:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3718      	adds	r7, #24
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	58000400 	.word	0x58000400

08002aec <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d071      	beq.n	8002be2 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d106      	bne.n	8002b18 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f7fd ffd8 	bl	8000ac8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2202      	movs	r2, #2
 8002b1c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002b20:	4b32      	ldr	r3, [pc, #200]	; (8002bec <HAL_RTC_Init+0x100>)
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	f003 0310 	and.w	r3, r3, #16
 8002b28:	2b10      	cmp	r3, #16
 8002b2a:	d051      	beq.n	8002bd0 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b2c:	4b2f      	ldr	r3, [pc, #188]	; (8002bec <HAL_RTC_Init+0x100>)
 8002b2e:	22ca      	movs	r2, #202	; 0xca
 8002b30:	625a      	str	r2, [r3, #36]	; 0x24
 8002b32:	4b2e      	ldr	r3, [pc, #184]	; (8002bec <HAL_RTC_Init+0x100>)
 8002b34:	2253      	movs	r2, #83	; 0x53
 8002b36:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f000 fbe3 	bl	8003304 <RTC_EnterInitMode>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8002b42:	7bfb      	ldrb	r3, [r7, #15]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d13f      	bne.n	8002bc8 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8002b48:	4b28      	ldr	r3, [pc, #160]	; (8002bec <HAL_RTC_Init+0x100>)
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	4a27      	ldr	r2, [pc, #156]	; (8002bec <HAL_RTC_Init+0x100>)
 8002b4e:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8002b52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b56:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8002b58:	4b24      	ldr	r3, [pc, #144]	; (8002bec <HAL_RTC_Init+0x100>)
 8002b5a:	699a      	ldr	r2, [r3, #24]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6859      	ldr	r1, [r3, #4]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	4319      	orrs	r1, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	430b      	orrs	r3, r1
 8002b6c:	491f      	ldr	r1, [pc, #124]	; (8002bec <HAL_RTC_Init+0x100>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68da      	ldr	r2, [r3, #12]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	041b      	lsls	r3, r3, #16
 8002b7c:	491b      	ldr	r1, [pc, #108]	; (8002bec <HAL_RTC_Init+0x100>)
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8002b82:	4b1a      	ldr	r3, [pc, #104]	; (8002bec <HAL_RTC_Init+0x100>)
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b92:	430b      	orrs	r3, r1
 8002b94:	4915      	ldr	r1, [pc, #84]	; (8002bec <HAL_RTC_Init+0x100>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f000 fbe6 	bl	800336c <RTC_ExitInitMode>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 8002ba4:	7bfb      	ldrb	r3, [r7, #15]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d10e      	bne.n	8002bc8 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 8002baa:	4b10      	ldr	r3, [pc, #64]	; (8002bec <HAL_RTC_Init+0x100>)
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a19      	ldr	r1, [r3, #32]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	69db      	ldr	r3, [r3, #28]
 8002bba:	4319      	orrs	r1, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	695b      	ldr	r3, [r3, #20]
 8002bc0:	430b      	orrs	r3, r1
 8002bc2:	490a      	ldr	r1, [pc, #40]	; (8002bec <HAL_RTC_Init+0x100>)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002bc8:	4b08      	ldr	r3, [pc, #32]	; (8002bec <HAL_RTC_Init+0x100>)
 8002bca:	22ff      	movs	r2, #255	; 0xff
 8002bcc:	625a      	str	r2, [r3, #36]	; 0x24
 8002bce:	e001      	b.n	8002bd4 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002bd4:	7bfb      	ldrb	r3, [r7, #15]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d103      	bne.n	8002be2 <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 8002be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3710      	adds	r7, #16
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40002800 	.word	0x40002800

08002bf0 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002bf0:	b590      	push	{r4, r7, lr}
 8002bf2:	b087      	sub	sp, #28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d101      	bne.n	8002c0a <HAL_RTC_SetTime+0x1a>
 8002c06:	2302      	movs	r3, #2
 8002c08:	e088      	b.n	8002d1c <HAL_RTC_SetTime+0x12c>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2202      	movs	r2, #2
 8002c16:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002c1a:	4b42      	ldr	r3, [pc, #264]	; (8002d24 <HAL_RTC_SetTime+0x134>)
 8002c1c:	22ca      	movs	r2, #202	; 0xca
 8002c1e:	625a      	str	r2, [r3, #36]	; 0x24
 8002c20:	4b40      	ldr	r3, [pc, #256]	; (8002d24 <HAL_RTC_SetTime+0x134>)
 8002c22:	2253      	movs	r2, #83	; 0x53
 8002c24:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f000 fb6c 	bl	8003304 <RTC_EnterInitMode>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8002c30:	7cfb      	ldrb	r3, [r7, #19]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d15e      	bne.n	8002cf4 <HAL_RTC_SetTime+0x104>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8002c36:	4b3b      	ldr	r3, [pc, #236]	; (8002d24 <HAL_RTC_SetTime+0x134>)
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c42:	d057      	beq.n	8002cf4 <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d125      	bne.n	8002c96 <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8002c4a:	4b36      	ldr	r3, [pc, #216]	; (8002d24 <HAL_RTC_SetTime+0x134>)
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d102      	bne.n	8002c5c <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f000 fbc1 	bl	80033e8 <RTC_ByteToBcd2>
 8002c66:	4603      	mov	r3, r0
 8002c68:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	785b      	ldrb	r3, [r3, #1]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f000 fbba 	bl	80033e8 <RTC_ByteToBcd2>
 8002c74:	4603      	mov	r3, r0
 8002c76:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002c78:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	789b      	ldrb	r3, [r3, #2]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f000 fbb2 	bl	80033e8 <RTC_ByteToBcd2>
 8002c84:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002c86:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	78db      	ldrb	r3, [r3, #3]
 8002c8e:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002c90:	4313      	orrs	r3, r2
 8002c92:	617b      	str	r3, [r7, #20]
 8002c94:	e017      	b.n	8002cc6 <HAL_RTC_SetTime+0xd6>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8002c96:	4b23      	ldr	r3, [pc, #140]	; (8002d24 <HAL_RTC_SetTime+0x134>)
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d102      	bne.n	8002ca8 <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	785b      	ldrb	r3, [r3, #1]
 8002cb2:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002cb4:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002cb6:	68ba      	ldr	r2, [r7, #8]
 8002cb8:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002cba:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	78db      	ldrb	r3, [r3, #3]
 8002cc0:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8002cc6:	4a17      	ldr	r2, [pc, #92]	; (8002d24 <HAL_RTC_SetTime+0x134>)
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002cce:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002cd2:	6013      	str	r3, [r2, #0]
      
      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8002cd4:	4b13      	ldr	r3, [pc, #76]	; (8002d24 <HAL_RTC_SetTime+0x134>)
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	4a12      	ldr	r2, [pc, #72]	; (8002d24 <HAL_RTC_SetTime+0x134>)
 8002cda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cde:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8002ce0:	4b10      	ldr	r3, [pc, #64]	; (8002d24 <HAL_RTC_SetTime+0x134>)
 8002ce2:	699a      	ldr	r2, [r3, #24]
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	68d9      	ldr	r1, [r3, #12]
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	691b      	ldr	r3, [r3, #16]
 8002cec:	430b      	orrs	r3, r1
 8002cee:	490d      	ldr	r1, [pc, #52]	; (8002d24 <HAL_RTC_SetTime+0x134>)
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	618b      	str	r3, [r1, #24]
    }
  }

  /* Exit Initialization mode */
  status = RTC_ExitInitMode(hrtc);
 8002cf4:	68f8      	ldr	r0, [r7, #12]
 8002cf6:	f000 fb39 	bl	800336c <RTC_ExitInitMode>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	74fb      	strb	r3, [r7, #19]


  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002cfe:	4b09      	ldr	r3, [pc, #36]	; (8002d24 <HAL_RTC_SetTime+0x134>)
 8002d00:	22ff      	movs	r2, #255	; 0xff
 8002d02:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8002d04:	7cfb      	ldrb	r3, [r7, #19]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d103      	bne.n	8002d12 <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 8002d1a:	7cfb      	ldrb	r3, [r7, #19]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	371c      	adds	r7, #28
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd90      	pop	{r4, r7, pc}
 8002d24:	40002800 	.word	0x40002800

08002d28 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = READ_REG(RTC->SSR);
 8002d34:	4b2c      	ldr	r3, [pc, #176]	; (8002de8 <HAL_RTC_GetTime+0xc0>)
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8002d3c:	4b2a      	ldr	r3, [pc, #168]	; (8002de8 <HAL_RTC_GetTime+0xc0>)
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d48:	d049      	beq.n	8002dde <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field*/
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 8002d4a:	4b27      	ldr	r3, [pc, #156]	; (8002de8 <HAL_RTC_GetTime+0xc0>)
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 8002d56:	4b24      	ldr	r3, [pc, #144]	; (8002de8 <HAL_RTC_GetTime+0xc0>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002d5e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002d62:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	0c1b      	lsrs	r3, r3, #16
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d6e:	b2da      	uxtb	r2, r3
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	0a1b      	lsrs	r3, r3, #8
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d7e:	b2da      	uxtb	r2, r3
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	0d9b      	lsrs	r3, r3, #22
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	b2da      	uxtb	r2, r3
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d11a      	bne.n	8002dde <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f000 fb3a 	bl	8003426 <RTC_Bcd2ToByte>
 8002db2:	4603      	mov	r3, r0
 8002db4:	461a      	mov	r2, r3
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	785b      	ldrb	r3, [r3, #1]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f000 fb31 	bl	8003426 <RTC_Bcd2ToByte>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	789b      	ldrb	r3, [r3, #2]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f000 fb28 	bl	8003426 <RTC_Bcd2ToByte>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	461a      	mov	r2, r3
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 8002dde:	2300      	movs	r3, #0
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3718      	adds	r7, #24
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	40002800 	.word	0x40002800

08002dec <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002dec:	b590      	push	{r4, r7, lr}
 8002dee:	b087      	sub	sp, #28
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d101      	bne.n	8002e06 <HAL_RTC_SetDate+0x1a>
 8002e02:	2302      	movs	r3, #2
 8002e04:	e071      	b.n	8002eea <HAL_RTC_SetDate+0xfe>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2202      	movs	r2, #2
 8002e12:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d10e      	bne.n	8002e3a <HAL_RTC_SetDate+0x4e>
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	785b      	ldrb	r3, [r3, #1]
 8002e20:	f003 0310 	and.w	r3, r3, #16
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d008      	beq.n	8002e3a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	785b      	ldrb	r3, [r3, #1]
 8002e2c:	f023 0310 	bic.w	r3, r3, #16
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	330a      	adds	r3, #10
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d11c      	bne.n	8002e7a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	78db      	ldrb	r3, [r3, #3]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f000 facf 	bl	80033e8 <RTC_ByteToBcd2>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	785b      	ldrb	r3, [r3, #1]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f000 fac8 	bl	80033e8 <RTC_ByteToBcd2>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002e5c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	789b      	ldrb	r3, [r3, #2]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f000 fac0 	bl	80033e8 <RTC_ByteToBcd2>
 8002e68:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002e6a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002e74:	4313      	orrs	r3, r2
 8002e76:	617b      	str	r3, [r7, #20]
 8002e78:	e00e      	b.n	8002e98 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	78db      	ldrb	r3, [r3, #3]
 8002e7e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	785b      	ldrb	r3, [r3, #1]
 8002e84:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002e86:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8002e88:	68ba      	ldr	r2, [r7, #8]
 8002e8a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002e8c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002e94:	4313      	orrs	r3, r2
 8002e96:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002e98:	4b16      	ldr	r3, [pc, #88]	; (8002ef4 <HAL_RTC_SetDate+0x108>)
 8002e9a:	22ca      	movs	r2, #202	; 0xca
 8002e9c:	625a      	str	r2, [r3, #36]	; 0x24
 8002e9e:	4b15      	ldr	r3, [pc, #84]	; (8002ef4 <HAL_RTC_SetDate+0x108>)
 8002ea0:	2253      	movs	r2, #83	; 0x53
 8002ea2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 fa2d 	bl	8003304 <RTC_EnterInitMode>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8002eae:	7cfb      	ldrb	r3, [r7, #19]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d10b      	bne.n	8002ecc <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8002eb4:	4a0f      	ldr	r2, [pc, #60]	; (8002ef4 <HAL_RTC_SetDate+0x108>)
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002ebc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002ec0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f000 fa52 	bl	800336c <RTC_ExitInitMode>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ecc:	4b09      	ldr	r3, [pc, #36]	; (8002ef4 <HAL_RTC_SetDate+0x108>)
 8002ece:	22ff      	movs	r2, #255	; 0xff
 8002ed0:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8002ed2:	7cfb      	ldrb	r3, [r7, #19]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d103      	bne.n	8002ee0 <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 8002ee8:	7cfb      	ldrb	r3, [r7, #19]
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	371c      	adds	r7, #28
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd90      	pop	{r4, r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	40002800 	.word	0x40002800

08002ef8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 8002f04:	4b22      	ldr	r3, [pc, #136]	; (8002f90 <HAL_RTC_GetDate+0x98>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002f0c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002f10:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	0c1b      	lsrs	r3, r3, #16
 8002f16:	b2da      	uxtb	r2, r3
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	0a1b      	lsrs	r3, r3, #8
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	f003 031f 	and.w	r3, r3, #31
 8002f26:	b2da      	uxtb	r2, r3
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f34:	b2da      	uxtb	r2, r3
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	0b5b      	lsrs	r3, r3, #13
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	f003 0307 	and.w	r3, r3, #7
 8002f44:	b2da      	uxtb	r2, r3
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d11a      	bne.n	8002f86 <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	78db      	ldrb	r3, [r3, #3]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f000 fa66 	bl	8003426 <RTC_Bcd2ToByte>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	785b      	ldrb	r3, [r3, #1]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f000 fa5d 	bl	8003426 <RTC_Bcd2ToByte>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	461a      	mov	r2, r3
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	789b      	ldrb	r3, [r3, #2]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f000 fa54 	bl	8003426 <RTC_Bcd2ToByte>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	461a      	mov	r2, r3
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3718      	adds	r7, #24
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	40002800 	.word	0x40002800

08002f94 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002f94:	b590      	push	{r4, r7, lr}
 8002f96:	b087      	sub	sp, #28
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d101      	bne.n	8002fb2 <HAL_RTC_SetAlarm_IT+0x1e>
 8002fae:	2302      	movs	r3, #2
 8002fb0:	e0f3      	b.n	800319a <HAL_RTC_SetAlarm_IT+0x206>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2202      	movs	r2, #2
 8002fbe:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8002fc2:	4b78      	ldr	r3, [pc, #480]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fca:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fd2:	d06a      	beq.n	80030aa <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d13a      	bne.n	8003050 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8002fda:	4b72      	ldr	r3, [pc, #456]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d102      	bne.n	8002fec <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	695b      	ldr	r3, [r3, #20]
 8002ff0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f000 f9f5 	bl	80033e8 <RTC_ByteToBcd2>
 8002ffe:	4603      	mov	r3, r0
 8003000:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	785b      	ldrb	r3, [r3, #1]
 8003006:	4618      	mov	r0, r3
 8003008:	f000 f9ee 	bl	80033e8 <RTC_ByteToBcd2>
 800300c:	4603      	mov	r3, r0
 800300e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003010:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	789b      	ldrb	r3, [r3, #2]
 8003016:	4618      	mov	r0, r3
 8003018:	f000 f9e6 	bl	80033e8 <RTC_ByteToBcd2>
 800301c:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800301e:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	78db      	ldrb	r3, [r3, #3]
 8003026:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003028:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003032:	4618      	mov	r0, r3
 8003034:	f000 f9d8 	bl	80033e8 <RTC_ByteToBcd2>
 8003038:	4603      	mov	r3, r0
 800303a:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800303c:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003044:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800304a:	4313      	orrs	r3, r2
 800304c:	617b      	str	r3, [r7, #20]
 800304e:	e02c      	b.n	80030aa <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 8003058:	d00d      	beq.n	8003076 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003062:	d008      	beq.n	8003076 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003064:	4b4f      	ldr	r3, [pc, #316]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800306c:	2b00      	cmp	r3, #0
 800306e:	d102      	bne.n	8003076 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	2200      	movs	r2, #0
 8003074:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	785b      	ldrb	r3, [r3, #1]
 8003080:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003082:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003084:	68ba      	ldr	r2, [r7, #8]
 8003086:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003088:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	78db      	ldrb	r3, [r3, #3]
 800308e:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003090:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003098:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800309a:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80030a0:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80030a6:	4313      	orrs	r3, r2
 80030a8:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80030aa:	4b3e      	ldr	r3, [pc, #248]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 80030ac:	22ca      	movs	r2, #202	; 0xca
 80030ae:	625a      	str	r2, [r3, #36]	; 0x24
 80030b0:	4b3c      	ldr	r3, [pc, #240]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 80030b2:	2253      	movs	r2, #83	; 0x53
 80030b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030be:	d12c      	bne.n	800311a <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80030c0:	4b38      	ldr	r3, [pc, #224]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 80030c2:	699b      	ldr	r3, [r3, #24]
 80030c4:	4a37      	ldr	r2, [pc, #220]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 80030c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80030ca:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80030cc:	4b35      	ldr	r3, [pc, #212]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 80030ce:	2201      	movs	r2, #1
 80030d0:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030d8:	d107      	bne.n	80030ea <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	699a      	ldr	r2, [r3, #24]
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	69db      	ldr	r3, [r3, #28]
 80030e2:	4930      	ldr	r1, [pc, #192]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	644b      	str	r3, [r1, #68]	; 0x44
 80030e8:	e006      	b.n	80030f8 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80030ea:	4a2e      	ldr	r2, [pc, #184]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80030f0:	4a2c      	ldr	r2, [pc, #176]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80030f8:	4a2a      	ldr	r2, [pc, #168]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003104:	f043 0201 	orr.w	r2, r3, #1
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800310c:	4b25      	ldr	r3, [pc, #148]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 800310e:	699b      	ldr	r3, [r3, #24]
 8003110:	4a24      	ldr	r2, [pc, #144]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003112:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 8003116:	6193      	str	r3, [r2, #24]
 8003118:	e02b      	b.n	8003172 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800311a:	4b22      	ldr	r3, [pc, #136]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	4a21      	ldr	r2, [pc, #132]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003120:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8003124:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003126:	4b1f      	ldr	r3, [pc, #124]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003128:	2202      	movs	r2, #2
 800312a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003132:	d107      	bne.n	8003144 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	699a      	ldr	r2, [r3, #24]
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	69db      	ldr	r3, [r3, #28]
 800313c:	4919      	ldr	r1, [pc, #100]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 800313e:	4313      	orrs	r3, r2
 8003140:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003142:	e006      	b.n	8003152 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8003144:	4a17      	ldr	r2, [pc, #92]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800314a:	4a16      	ldr	r2, [pc, #88]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8003152:	4a14      	ldr	r2, [pc, #80]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315e:	f043 0202 	orr.w	r2, r3, #2
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003166:	4b0f      	ldr	r3, [pc, #60]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003168:	699b      	ldr	r3, [r3, #24]
 800316a:	4a0e      	ldr	r2, [pc, #56]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 800316c:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8003170:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003172:	4b0d      	ldr	r3, [pc, #52]	; (80031a8 <HAL_RTC_SetAlarm_IT+0x214>)
 8003174:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003178:	4a0b      	ldr	r2, [pc, #44]	; (80031a8 <HAL_RTC_SetAlarm_IT+0x214>)
 800317a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800317e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003182:	4b08      	ldr	r3, [pc, #32]	; (80031a4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003184:	22ff      	movs	r2, #255	; 0xff
 8003186:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8003198:	2300      	movs	r3, #0
}
 800319a:	4618      	mov	r0, r3
 800319c:	371c      	adds	r7, #28
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd90      	pop	{r4, r7, pc}
 80031a2:	bf00      	nop
 80031a4:	40002800 	.word	0x40002800
 80031a8:	58000800 	.word	0x58000800

080031ac <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d101      	bne.n	80031c4 <HAL_RTC_DeactivateAlarm+0x18>
 80031c0:	2302      	movs	r3, #2
 80031c2:	e048      	b.n	8003256 <HAL_RTC_DeactivateAlarm+0xaa>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2202      	movs	r2, #2
 80031d0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80031d4:	4b22      	ldr	r3, [pc, #136]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 80031d6:	22ca      	movs	r2, #202	; 0xca
 80031d8:	625a      	str	r2, [r3, #36]	; 0x24
 80031da:	4b21      	ldr	r3, [pc, #132]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 80031dc:	2253      	movs	r2, #83	; 0x53
 80031de:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031e6:	d115      	bne.n	8003214 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80031e8:	4b1d      	ldr	r3, [pc, #116]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 80031ea:	699b      	ldr	r3, [r3, #24]
 80031ec:	4a1c      	ldr	r2, [pc, #112]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 80031ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031f2:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80031f4:	4b1a      	ldr	r3, [pc, #104]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 80031f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f8:	4a19      	ldr	r2, [pc, #100]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 80031fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80031fe:	6453      	str	r3, [r2, #68]	; 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003204:	f023 0201 	bic.w	r2, r3, #1
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800320c:	4b14      	ldr	r3, [pc, #80]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 800320e:	2201      	movs	r2, #1
 8003210:	65da      	str	r2, [r3, #92]	; 0x5c
 8003212:	e014      	b.n	800323e <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003214:	4b12      	ldr	r3, [pc, #72]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	4a11      	ldr	r2, [pc, #68]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 800321a:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800321e:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8003220:	4b0f      	ldr	r3, [pc, #60]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 8003222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003224:	4a0e      	ldr	r2, [pc, #56]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 8003226:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800322a:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003230:	f023 0202 	bic.w	r2, r3, #2
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003238:	4b09      	ldr	r3, [pc, #36]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 800323a:	2202      	movs	r2, #2
 800323c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800323e:	4b08      	ldr	r3, [pc, #32]	; (8003260 <HAL_RTC_DeactivateAlarm+0xb4>)
 8003240:	22ff      	movs	r2, #255	; 0xff
 8003242:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	bc80      	pop	{r7}
 800325e:	4770      	bx	lr
 8003260:	40002800 	.word	0x40002800

08003264 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800326c:	4b11      	ldr	r3, [pc, #68]	; (80032b4 <HAL_RTC_AlarmIRQHandler+0x50>)
 800326e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003274:	4013      	ands	r3, r2
 8003276:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d005      	beq.n	800328e <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003282:	4b0c      	ldr	r3, [pc, #48]	; (80032b4 <HAL_RTC_AlarmIRQHandler+0x50>)
 8003284:	2201      	movs	r2, #1
 8003286:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f7fd f986 	bl	800059a <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b00      	cmp	r3, #0
 8003296:	d005      	beq.n	80032a4 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003298:	4b06      	ldr	r3, [pc, #24]	; (80032b4 <HAL_RTC_AlarmIRQHandler+0x50>)
 800329a:	2202      	movs	r2, #2
 800329c:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f8dc 	bl	800345c <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 80032ac:	bf00      	nop
 80032ae:	3710      	adds	r7, #16
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	40002800 	.word	0x40002800

080032b8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80032c0:	4b0f      	ldr	r3, [pc, #60]	; (8003300 <HAL_RTC_WaitForSynchro+0x48>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	4a0e      	ldr	r2, [pc, #56]	; (8003300 <HAL_RTC_WaitForSynchro+0x48>)
 80032c6:	f023 0320 	bic.w	r3, r3, #32
 80032ca:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80032cc:	f7fd fd6c 	bl	8000da8 <HAL_GetTick>
 80032d0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80032d2:	e009      	b.n	80032e8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80032d4:	f7fd fd68 	bl	8000da8 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032e2:	d901      	bls.n	80032e8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e006      	b.n	80032f6 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80032e8:	4b05      	ldr	r3, [pc, #20]	; (8003300 <HAL_RTC_WaitForSynchro+0x48>)
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	f003 0320 	and.w	r3, r3, #32
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d0ef      	beq.n	80032d4 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	40002800 	.word	0x40002800

08003304 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800330c:	2300      	movs	r3, #0
 800330e:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8003310:	4b15      	ldr	r3, [pc, #84]	; (8003368 <RTC_EnterInitMode+0x64>)
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003318:	2b00      	cmp	r3, #0
 800331a:	d120      	bne.n	800335e <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800331c:	4b12      	ldr	r3, [pc, #72]	; (8003368 <RTC_EnterInitMode+0x64>)
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	4a11      	ldr	r2, [pc, #68]	; (8003368 <RTC_EnterInitMode+0x64>)
 8003322:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003326:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8003328:	f7fd fd3e 	bl	8000da8 <HAL_GetTick>
 800332c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800332e:	e00d      	b.n	800334c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003330:	f7fd fd3a 	bl	8000da8 <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800333e:	d905      	bls.n	800334c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2203      	movs	r2, #3
 8003348:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800334c:	4b06      	ldr	r3, [pc, #24]	; (8003368 <RTC_EnterInitMode+0x64>)
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003354:	2b00      	cmp	r3, #0
 8003356:	d102      	bne.n	800335e <RTC_EnterInitMode+0x5a>
 8003358:	7bfb      	ldrb	r3, [r7, #15]
 800335a:	2b03      	cmp	r3, #3
 800335c:	d1e8      	bne.n	8003330 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800335e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003360:	4618      	mov	r0, r3
 8003362:	3710      	adds	r7, #16
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	40002800 	.word	0x40002800

0800336c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003374:	2300      	movs	r3, #0
 8003376:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003378:	4b1a      	ldr	r3, [pc, #104]	; (80033e4 <RTC_ExitInitMode+0x78>)
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	4a19      	ldr	r2, [pc, #100]	; (80033e4 <RTC_ExitInitMode+0x78>)
 800337e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003382:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003384:	4b17      	ldr	r3, [pc, #92]	; (80033e4 <RTC_ExitInitMode+0x78>)
 8003386:	699b      	ldr	r3, [r3, #24]
 8003388:	f003 0320 	and.w	r3, r3, #32
 800338c:	2b00      	cmp	r3, #0
 800338e:	d10c      	bne.n	80033aa <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f7ff ff91 	bl	80032b8 <HAL_RTC_WaitForSynchro>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d01e      	beq.n	80033da <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2203      	movs	r2, #3
 80033a0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	73fb      	strb	r3, [r7, #15]
 80033a8:	e017      	b.n	80033da <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80033aa:	4b0e      	ldr	r3, [pc, #56]	; (80033e4 <RTC_ExitInitMode+0x78>)
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	4a0d      	ldr	r2, [pc, #52]	; (80033e4 <RTC_ExitInitMode+0x78>)
 80033b0:	f023 0320 	bic.w	r3, r3, #32
 80033b4:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f7ff ff7e 	bl	80032b8 <HAL_RTC_WaitForSynchro>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d005      	beq.n	80033ce <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2203      	movs	r2, #3
 80033c6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80033ce:	4b05      	ldr	r3, [pc, #20]	; (80033e4 <RTC_ExitInitMode+0x78>)
 80033d0:	699b      	ldr	r3, [r3, #24]
 80033d2:	4a04      	ldr	r2, [pc, #16]	; (80033e4 <RTC_ExitInitMode+0x78>)
 80033d4:	f043 0320 	orr.w	r3, r3, #32
 80033d8:	6193      	str	r3, [r2, #24]
  }

  return status;
 80033da:	7bfb      	ldrb	r3, [r7, #15]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	40002800 	.word	0x40002800

080033e8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	4603      	mov	r3, r0
 80033f0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80033f2:	2300      	movs	r3, #0
 80033f4:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80033f6:	79fb      	ldrb	r3, [r7, #7]
 80033f8:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80033fa:	e005      	b.n	8003408 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	3301      	adds	r3, #1
 8003400:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8003402:	7afb      	ldrb	r3, [r7, #11]
 8003404:	3b0a      	subs	r3, #10
 8003406:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8003408:	7afb      	ldrb	r3, [r7, #11]
 800340a:	2b09      	cmp	r3, #9
 800340c:	d8f6      	bhi.n	80033fc <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	b2db      	uxtb	r3, r3
 8003412:	011b      	lsls	r3, r3, #4
 8003414:	b2da      	uxtb	r2, r3
 8003416:	7afb      	ldrb	r3, [r7, #11]
 8003418:	4313      	orrs	r3, r2
 800341a:	b2db      	uxtb	r3, r3
}
 800341c:	4618      	mov	r0, r3
 800341e:	3714      	adds	r7, #20
 8003420:	46bd      	mov	sp, r7
 8003422:	bc80      	pop	{r7}
 8003424:	4770      	bx	lr

08003426 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003426:	b480      	push	{r7}
 8003428:	b085      	sub	sp, #20
 800342a:	af00      	add	r7, sp, #0
 800342c:	4603      	mov	r3, r0
 800342e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 8003430:	79fb      	ldrb	r3, [r7, #7]
 8003432:	091b      	lsrs	r3, r3, #4
 8003434:	b2db      	uxtb	r3, r3
 8003436:	461a      	mov	r2, r3
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	005b      	lsls	r3, r3, #1
 8003440:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	b2da      	uxtb	r2, r3
 8003446:	79fb      	ldrb	r3, [r7, #7]
 8003448:	f003 030f 	and.w	r3, r3, #15
 800344c:	b2db      	uxtb	r3, r3
 800344e:	4413      	add	r3, r2
 8003450:	b2db      	uxtb	r3, r3
}
 8003452:	4618      	mov	r0, r3
 8003454:	3714      	adds	r7, #20
 8003456:	46bd      	mov	sp, r7
 8003458:	bc80      	pop	{r7}
 800345a:	4770      	bx	lr

0800345c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	bc80      	pop	{r7}
 800346c:	4770      	bx	lr

0800346e <LL_RCC_GetUSARTClockSource>:
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8003476:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800347a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	401a      	ands	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	041b      	lsls	r3, r3, #16
 8003486:	4313      	orrs	r3, r2
}
 8003488:	4618      	mov	r0, r3
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	bc80      	pop	{r7}
 8003490:	4770      	bx	lr

08003492 <LL_RCC_GetLPUARTClockSource>:
{
 8003492:	b480      	push	{r7}
 8003494:	b083      	sub	sp, #12
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800349a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800349e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4013      	ands	r3, r2
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	370c      	adds	r7, #12
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bc80      	pop	{r7}
 80034ae:	4770      	bx	lr

080034b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d101      	bne.n	80034c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e042      	b.n	8003548 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d106      	bne.n	80034da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f7fd fb23 	bl	8000b20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2224      	movs	r2, #36	; 0x24
 80034de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f022 0201 	bic.w	r2, r2, #1
 80034f0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 f976 	bl	80037e4 <UART_SetConfig>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d101      	bne.n	8003502 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e022      	b.n	8003548 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003506:	2b00      	cmp	r3, #0
 8003508:	d002      	beq.n	8003510 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f000 fbde 	bl	8003ccc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	685a      	ldr	r2, [r3, #4]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800351e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689a      	ldr	r2, [r3, #8]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800352e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f042 0201 	orr.w	r2, r2, #1
 800353e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f000 fc64 	bl	8003e0e <UART_CheckIdleState>
 8003546:	4603      	mov	r3, r0
}
 8003548:	4618      	mov	r0, r3
 800354a:	3708      	adds	r7, #8
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b08a      	sub	sp, #40	; 0x28
 8003554:	af02      	add	r7, sp, #8
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	603b      	str	r3, [r7, #0]
 800355c:	4613      	mov	r3, r2
 800355e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003566:	2b20      	cmp	r3, #32
 8003568:	d173      	bne.n	8003652 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d002      	beq.n	8003576 <HAL_UART_Transmit+0x26>
 8003570:	88fb      	ldrh	r3, [r7, #6]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e06c      	b.n	8003654 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2200      	movs	r2, #0
 800357e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2221      	movs	r2, #33	; 0x21
 8003586:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800358a:	f7fd fc0d 	bl	8000da8 <HAL_GetTick>
 800358e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	88fa      	ldrh	r2, [r7, #6]
 8003594:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	88fa      	ldrh	r2, [r7, #6]
 800359c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035a8:	d108      	bne.n	80035bc <HAL_UART_Transmit+0x6c>
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	691b      	ldr	r3, [r3, #16]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d104      	bne.n	80035bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80035b2:	2300      	movs	r3, #0
 80035b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	61bb      	str	r3, [r7, #24]
 80035ba:	e003      	b.n	80035c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035c0:	2300      	movs	r3, #0
 80035c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80035c4:	e02c      	b.n	8003620 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	9300      	str	r3, [sp, #0]
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	2200      	movs	r2, #0
 80035ce:	2180      	movs	r1, #128	; 0x80
 80035d0:	68f8      	ldr	r0, [r7, #12]
 80035d2:	f000 fc6a 	bl	8003eaa <UART_WaitOnFlagUntilTimeout>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d001      	beq.n	80035e0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e039      	b.n	8003654 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10b      	bne.n	80035fe <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	881b      	ldrh	r3, [r3, #0]
 80035ea:	461a      	mov	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035f4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	3302      	adds	r3, #2
 80035fa:	61bb      	str	r3, [r7, #24]
 80035fc:	e007      	b.n	800360e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	781a      	ldrb	r2, [r3, #0]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	3301      	adds	r3, #1
 800360c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003614:	b29b      	uxth	r3, r3
 8003616:	3b01      	subs	r3, #1
 8003618:	b29a      	uxth	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003626:	b29b      	uxth	r3, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1cc      	bne.n	80035c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	2200      	movs	r2, #0
 8003634:	2140      	movs	r1, #64	; 0x40
 8003636:	68f8      	ldr	r0, [r7, #12]
 8003638:	f000 fc37 	bl	8003eaa <UART_WaitOnFlagUntilTimeout>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d001      	beq.n	8003646 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e006      	b.n	8003654 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2220      	movs	r2, #32
 800364a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800364e:	2300      	movs	r3, #0
 8003650:	e000      	b.n	8003654 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8003652:	2302      	movs	r3, #2
  }
}
 8003654:	4618      	mov	r0, r3
 8003656:	3720      	adds	r7, #32
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b08a      	sub	sp, #40	; 0x28
 8003660:	af02      	add	r7, sp, #8
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	603b      	str	r3, [r7, #0]
 8003668:	4613      	mov	r3, r2
 800366a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003672:	2b20      	cmp	r3, #32
 8003674:	f040 80b1 	bne.w	80037da <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d002      	beq.n	8003684 <HAL_UART_Receive+0x28>
 800367e:	88fb      	ldrh	r3, [r7, #6]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d101      	bne.n	8003688 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e0a9      	b.n	80037dc <HAL_UART_Receive+0x180>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2222      	movs	r2, #34	; 0x22
 8003694:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2200      	movs	r2, #0
 800369c:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800369e:	f7fd fb83 	bl	8000da8 <HAL_GetTick>
 80036a2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	88fa      	ldrh	r2, [r7, #6]
 80036a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	88fa      	ldrh	r2, [r7, #6]
 80036b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036bc:	d10e      	bne.n	80036dc <HAL_UART_Receive+0x80>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d105      	bne.n	80036d2 <HAL_UART_Receive+0x76>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f240 12ff 	movw	r2, #511	; 0x1ff
 80036cc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80036d0:	e02d      	b.n	800372e <HAL_UART_Receive+0xd2>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	22ff      	movs	r2, #255	; 0xff
 80036d6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80036da:	e028      	b.n	800372e <HAL_UART_Receive+0xd2>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d10d      	bne.n	8003700 <HAL_UART_Receive+0xa4>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d104      	bne.n	80036f6 <HAL_UART_Receive+0x9a>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	22ff      	movs	r2, #255	; 0xff
 80036f0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80036f4:	e01b      	b.n	800372e <HAL_UART_Receive+0xd2>
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	227f      	movs	r2, #127	; 0x7f
 80036fa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80036fe:	e016      	b.n	800372e <HAL_UART_Receive+0xd2>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003708:	d10d      	bne.n	8003726 <HAL_UART_Receive+0xca>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d104      	bne.n	800371c <HAL_UART_Receive+0xc0>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	227f      	movs	r2, #127	; 0x7f
 8003716:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800371a:	e008      	b.n	800372e <HAL_UART_Receive+0xd2>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	223f      	movs	r2, #63	; 0x3f
 8003720:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8003724:	e003      	b.n	800372e <HAL_UART_Receive+0xd2>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8003734:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800373e:	d108      	bne.n	8003752 <HAL_UART_Receive+0xf6>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d104      	bne.n	8003752 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003748:	2300      	movs	r3, #0
 800374a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	61bb      	str	r3, [r7, #24]
 8003750:	e003      	b.n	800375a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003756:	2300      	movs	r3, #0
 8003758:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800375a:	e032      	b.n	80037c2 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	9300      	str	r3, [sp, #0]
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	2200      	movs	r2, #0
 8003764:	2120      	movs	r1, #32
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f000 fb9f 	bl	8003eaa <UART_WaitOnFlagUntilTimeout>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d001      	beq.n	8003776 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e032      	b.n	80037dc <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d10c      	bne.n	8003796 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003782:	b29a      	uxth	r2, r3
 8003784:	8a7b      	ldrh	r3, [r7, #18]
 8003786:	4013      	ands	r3, r2
 8003788:	b29a      	uxth	r2, r3
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	3302      	adds	r3, #2
 8003792:	61bb      	str	r3, [r7, #24]
 8003794:	e00c      	b.n	80037b0 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379c:	b2da      	uxtb	r2, r3
 800379e:	8a7b      	ldrh	r3, [r7, #18]
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	4013      	ands	r3, r2
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	3301      	adds	r3, #1
 80037ae:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	3b01      	subs	r3, #1
 80037ba:	b29a      	uxth	r2, r3
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1c6      	bne.n	800375c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2220      	movs	r2, #32
 80037d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 80037d6:	2300      	movs	r3, #0
 80037d8:	e000      	b.n	80037dc <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 80037da:	2302      	movs	r3, #2
  }
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3720      	adds	r7, #32
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037e8:	b08c      	sub	sp, #48	; 0x30
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037ee:	2300      	movs	r3, #0
 80037f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	689a      	ldr	r2, [r3, #8]
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	431a      	orrs	r2, r3
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	431a      	orrs	r2, r3
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	69db      	ldr	r3, [r3, #28]
 8003808:	4313      	orrs	r3, r2
 800380a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	4b94      	ldr	r3, [pc, #592]	; (8003a64 <UART_SetConfig+0x280>)
 8003814:	4013      	ands	r3, r2
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	6812      	ldr	r2, [r2, #0]
 800381a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800381c:	430b      	orrs	r3, r1
 800381e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	68da      	ldr	r2, [r3, #12]
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a89      	ldr	r2, [pc, #548]	; (8003a68 <UART_SetConfig+0x284>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d004      	beq.n	8003850 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	6a1b      	ldr	r3, [r3, #32]
 800384a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800384c:	4313      	orrs	r3, r2
 800384e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800385a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	6812      	ldr	r2, [r2, #0]
 8003862:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003864:	430b      	orrs	r3, r1
 8003866:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800386e:	f023 010f 	bic.w	r1, r3, #15
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	430a      	orrs	r2, r1
 800387c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a7a      	ldr	r2, [pc, #488]	; (8003a6c <UART_SetConfig+0x288>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d127      	bne.n	80038d8 <UART_SetConfig+0xf4>
 8003888:	2003      	movs	r0, #3
 800388a:	f7ff fdf0 	bl	800346e <LL_RCC_GetUSARTClockSource>
 800388e:	4603      	mov	r3, r0
 8003890:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8003894:	2b03      	cmp	r3, #3
 8003896:	d81b      	bhi.n	80038d0 <UART_SetConfig+0xec>
 8003898:	a201      	add	r2, pc, #4	; (adr r2, 80038a0 <UART_SetConfig+0xbc>)
 800389a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389e:	bf00      	nop
 80038a0:	080038b1 	.word	0x080038b1
 80038a4:	080038c1 	.word	0x080038c1
 80038a8:	080038b9 	.word	0x080038b9
 80038ac:	080038c9 	.word	0x080038c9
 80038b0:	2301      	movs	r3, #1
 80038b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038b6:	e080      	b.n	80039ba <UART_SetConfig+0x1d6>
 80038b8:	2302      	movs	r3, #2
 80038ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038be:	e07c      	b.n	80039ba <UART_SetConfig+0x1d6>
 80038c0:	2304      	movs	r3, #4
 80038c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038c6:	e078      	b.n	80039ba <UART_SetConfig+0x1d6>
 80038c8:	2308      	movs	r3, #8
 80038ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038ce:	e074      	b.n	80039ba <UART_SetConfig+0x1d6>
 80038d0:	2310      	movs	r3, #16
 80038d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038d6:	e070      	b.n	80039ba <UART_SetConfig+0x1d6>
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a64      	ldr	r2, [pc, #400]	; (8003a70 <UART_SetConfig+0x28c>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d138      	bne.n	8003954 <UART_SetConfig+0x170>
 80038e2:	200c      	movs	r0, #12
 80038e4:	f7ff fdc3 	bl	800346e <LL_RCC_GetUSARTClockSource>
 80038e8:	4603      	mov	r3, r0
 80038ea:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80038ee:	2b0c      	cmp	r3, #12
 80038f0:	d82c      	bhi.n	800394c <UART_SetConfig+0x168>
 80038f2:	a201      	add	r2, pc, #4	; (adr r2, 80038f8 <UART_SetConfig+0x114>)
 80038f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f8:	0800392d 	.word	0x0800392d
 80038fc:	0800394d 	.word	0x0800394d
 8003900:	0800394d 	.word	0x0800394d
 8003904:	0800394d 	.word	0x0800394d
 8003908:	0800393d 	.word	0x0800393d
 800390c:	0800394d 	.word	0x0800394d
 8003910:	0800394d 	.word	0x0800394d
 8003914:	0800394d 	.word	0x0800394d
 8003918:	08003935 	.word	0x08003935
 800391c:	0800394d 	.word	0x0800394d
 8003920:	0800394d 	.word	0x0800394d
 8003924:	0800394d 	.word	0x0800394d
 8003928:	08003945 	.word	0x08003945
 800392c:	2300      	movs	r3, #0
 800392e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003932:	e042      	b.n	80039ba <UART_SetConfig+0x1d6>
 8003934:	2302      	movs	r3, #2
 8003936:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800393a:	e03e      	b.n	80039ba <UART_SetConfig+0x1d6>
 800393c:	2304      	movs	r3, #4
 800393e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003942:	e03a      	b.n	80039ba <UART_SetConfig+0x1d6>
 8003944:	2308      	movs	r3, #8
 8003946:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800394a:	e036      	b.n	80039ba <UART_SetConfig+0x1d6>
 800394c:	2310      	movs	r3, #16
 800394e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003952:	e032      	b.n	80039ba <UART_SetConfig+0x1d6>
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a43      	ldr	r2, [pc, #268]	; (8003a68 <UART_SetConfig+0x284>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d12a      	bne.n	80039b4 <UART_SetConfig+0x1d0>
 800395e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003962:	f7ff fd96 	bl	8003492 <LL_RCC_GetLPUARTClockSource>
 8003966:	4603      	mov	r3, r0
 8003968:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800396c:	d01a      	beq.n	80039a4 <UART_SetConfig+0x1c0>
 800396e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003972:	d81b      	bhi.n	80039ac <UART_SetConfig+0x1c8>
 8003974:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003978:	d00c      	beq.n	8003994 <UART_SetConfig+0x1b0>
 800397a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800397e:	d815      	bhi.n	80039ac <UART_SetConfig+0x1c8>
 8003980:	2b00      	cmp	r3, #0
 8003982:	d003      	beq.n	800398c <UART_SetConfig+0x1a8>
 8003984:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003988:	d008      	beq.n	800399c <UART_SetConfig+0x1b8>
 800398a:	e00f      	b.n	80039ac <UART_SetConfig+0x1c8>
 800398c:	2300      	movs	r3, #0
 800398e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003992:	e012      	b.n	80039ba <UART_SetConfig+0x1d6>
 8003994:	2302      	movs	r3, #2
 8003996:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800399a:	e00e      	b.n	80039ba <UART_SetConfig+0x1d6>
 800399c:	2304      	movs	r3, #4
 800399e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039a2:	e00a      	b.n	80039ba <UART_SetConfig+0x1d6>
 80039a4:	2308      	movs	r3, #8
 80039a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039aa:	e006      	b.n	80039ba <UART_SetConfig+0x1d6>
 80039ac:	2310      	movs	r3, #16
 80039ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039b2:	e002      	b.n	80039ba <UART_SetConfig+0x1d6>
 80039b4:	2310      	movs	r3, #16
 80039b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a2a      	ldr	r2, [pc, #168]	; (8003a68 <UART_SetConfig+0x284>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	f040 80a4 	bne.w	8003b0e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80039c6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80039ca:	2b08      	cmp	r3, #8
 80039cc:	d823      	bhi.n	8003a16 <UART_SetConfig+0x232>
 80039ce:	a201      	add	r2, pc, #4	; (adr r2, 80039d4 <UART_SetConfig+0x1f0>)
 80039d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d4:	080039f9 	.word	0x080039f9
 80039d8:	08003a17 	.word	0x08003a17
 80039dc:	08003a01 	.word	0x08003a01
 80039e0:	08003a17 	.word	0x08003a17
 80039e4:	08003a07 	.word	0x08003a07
 80039e8:	08003a17 	.word	0x08003a17
 80039ec:	08003a17 	.word	0x08003a17
 80039f0:	08003a17 	.word	0x08003a17
 80039f4:	08003a0f 	.word	0x08003a0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039f8:	f7fe fd94 	bl	8002524 <HAL_RCC_GetPCLK1Freq>
 80039fc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80039fe:	e010      	b.n	8003a22 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a00:	4b1c      	ldr	r3, [pc, #112]	; (8003a74 <UART_SetConfig+0x290>)
 8003a02:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003a04:	e00d      	b.n	8003a22 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a06:	f7fe fcd9 	bl	80023bc <HAL_RCC_GetSysClockFreq>
 8003a0a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003a0c:	e009      	b.n	8003a22 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a12:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003a14:	e005      	b.n	8003a22 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8003a16:	2300      	movs	r3, #0
 8003a18:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003a20:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f000 8137 	beq.w	8003c98 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2e:	4a12      	ldr	r2, [pc, #72]	; (8003a78 <UART_SetConfig+0x294>)
 8003a30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a34:	461a      	mov	r2, r3
 8003a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a38:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a3c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	685a      	ldr	r2, [r3, #4]
 8003a42:	4613      	mov	r3, r2
 8003a44:	005b      	lsls	r3, r3, #1
 8003a46:	4413      	add	r3, r2
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d305      	bcc.n	8003a5a <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d910      	bls.n	8003a7c <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003a60:	e11a      	b.n	8003c98 <UART_SetConfig+0x4b4>
 8003a62:	bf00      	nop
 8003a64:	cfff69f3 	.word	0xcfff69f3
 8003a68:	40008000 	.word	0x40008000
 8003a6c:	40013800 	.word	0x40013800
 8003a70:	40004400 	.word	0x40004400
 8003a74:	00f42400 	.word	0x00f42400
 8003a78:	08007024 	.word	0x08007024
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7e:	2200      	movs	r2, #0
 8003a80:	60bb      	str	r3, [r7, #8]
 8003a82:	60fa      	str	r2, [r7, #12]
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a88:	4a8e      	ldr	r2, [pc, #568]	; (8003cc4 <UART_SetConfig+0x4e0>)
 8003a8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	2200      	movs	r2, #0
 8003a92:	603b      	str	r3, [r7, #0]
 8003a94:	607a      	str	r2, [r7, #4]
 8003a96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a9a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003a9e:	f7fc fbc7 	bl	8000230 <__aeabi_uldivmod>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	4610      	mov	r0, r2
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	f04f 0200 	mov.w	r2, #0
 8003aae:	f04f 0300 	mov.w	r3, #0
 8003ab2:	020b      	lsls	r3, r1, #8
 8003ab4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003ab8:	0202      	lsls	r2, r0, #8
 8003aba:	6979      	ldr	r1, [r7, #20]
 8003abc:	6849      	ldr	r1, [r1, #4]
 8003abe:	0849      	lsrs	r1, r1, #1
 8003ac0:	2000      	movs	r0, #0
 8003ac2:	460c      	mov	r4, r1
 8003ac4:	4605      	mov	r5, r0
 8003ac6:	eb12 0804 	adds.w	r8, r2, r4
 8003aca:	eb43 0905 	adc.w	r9, r3, r5
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	469a      	mov	sl, r3
 8003ad6:	4693      	mov	fp, r2
 8003ad8:	4652      	mov	r2, sl
 8003ada:	465b      	mov	r3, fp
 8003adc:	4640      	mov	r0, r8
 8003ade:	4649      	mov	r1, r9
 8003ae0:	f7fc fba6 	bl	8000230 <__aeabi_uldivmod>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	4613      	mov	r3, r2
 8003aea:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003af2:	d308      	bcc.n	8003b06 <UART_SetConfig+0x322>
 8003af4:	6a3b      	ldr	r3, [r7, #32]
 8003af6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003afa:	d204      	bcs.n	8003b06 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	6a3a      	ldr	r2, [r7, #32]
 8003b02:	60da      	str	r2, [r3, #12]
 8003b04:	e0c8      	b.n	8003c98 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003b0c:	e0c4      	b.n	8003c98 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b16:	d167      	bne.n	8003be8 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8003b18:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	d828      	bhi.n	8003b72 <UART_SetConfig+0x38e>
 8003b20:	a201      	add	r2, pc, #4	; (adr r2, 8003b28 <UART_SetConfig+0x344>)
 8003b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b26:	bf00      	nop
 8003b28:	08003b4d 	.word	0x08003b4d
 8003b2c:	08003b55 	.word	0x08003b55
 8003b30:	08003b5d 	.word	0x08003b5d
 8003b34:	08003b73 	.word	0x08003b73
 8003b38:	08003b63 	.word	0x08003b63
 8003b3c:	08003b73 	.word	0x08003b73
 8003b40:	08003b73 	.word	0x08003b73
 8003b44:	08003b73 	.word	0x08003b73
 8003b48:	08003b6b 	.word	0x08003b6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b4c:	f7fe fcea 	bl	8002524 <HAL_RCC_GetPCLK1Freq>
 8003b50:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003b52:	e014      	b.n	8003b7e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b54:	f7fe fcf8 	bl	8002548 <HAL_RCC_GetPCLK2Freq>
 8003b58:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003b5a:	e010      	b.n	8003b7e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b5c:	4b5a      	ldr	r3, [pc, #360]	; (8003cc8 <UART_SetConfig+0x4e4>)
 8003b5e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003b60:	e00d      	b.n	8003b7e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b62:	f7fe fc2b 	bl	80023bc <HAL_RCC_GetSysClockFreq>
 8003b66:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003b68:	e009      	b.n	8003b7e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b6e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003b70:	e005      	b.n	8003b7e <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8003b72:	2300      	movs	r3, #0
 8003b74:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003b7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f000 8089 	beq.w	8003c98 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8a:	4a4e      	ldr	r2, [pc, #312]	; (8003cc4 <UART_SetConfig+0x4e0>)
 8003b8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b90:	461a      	mov	r2, r3
 8003b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b94:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b98:	005a      	lsls	r2, r3, #1
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	085b      	lsrs	r3, r3, #1
 8003ba0:	441a      	add	r2, r3
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003baa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bac:	6a3b      	ldr	r3, [r7, #32]
 8003bae:	2b0f      	cmp	r3, #15
 8003bb0:	d916      	bls.n	8003be0 <UART_SetConfig+0x3fc>
 8003bb2:	6a3b      	ldr	r3, [r7, #32]
 8003bb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bb8:	d212      	bcs.n	8003be0 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003bba:	6a3b      	ldr	r3, [r7, #32]
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	f023 030f 	bic.w	r3, r3, #15
 8003bc2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003bc4:	6a3b      	ldr	r3, [r7, #32]
 8003bc6:	085b      	lsrs	r3, r3, #1
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	f003 0307 	and.w	r3, r3, #7
 8003bce:	b29a      	uxth	r2, r3
 8003bd0:	8bfb      	ldrh	r3, [r7, #30]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	8bfa      	ldrh	r2, [r7, #30]
 8003bdc:	60da      	str	r2, [r3, #12]
 8003bde:	e05b      	b.n	8003c98 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003be6:	e057      	b.n	8003c98 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003be8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003bec:	2b08      	cmp	r3, #8
 8003bee:	d828      	bhi.n	8003c42 <UART_SetConfig+0x45e>
 8003bf0:	a201      	add	r2, pc, #4	; (adr r2, 8003bf8 <UART_SetConfig+0x414>)
 8003bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf6:	bf00      	nop
 8003bf8:	08003c1d 	.word	0x08003c1d
 8003bfc:	08003c25 	.word	0x08003c25
 8003c00:	08003c2d 	.word	0x08003c2d
 8003c04:	08003c43 	.word	0x08003c43
 8003c08:	08003c33 	.word	0x08003c33
 8003c0c:	08003c43 	.word	0x08003c43
 8003c10:	08003c43 	.word	0x08003c43
 8003c14:	08003c43 	.word	0x08003c43
 8003c18:	08003c3b 	.word	0x08003c3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c1c:	f7fe fc82 	bl	8002524 <HAL_RCC_GetPCLK1Freq>
 8003c20:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c22:	e014      	b.n	8003c4e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c24:	f7fe fc90 	bl	8002548 <HAL_RCC_GetPCLK2Freq>
 8003c28:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c2a:	e010      	b.n	8003c4e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c2c:	4b26      	ldr	r3, [pc, #152]	; (8003cc8 <UART_SetConfig+0x4e4>)
 8003c2e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c30:	e00d      	b.n	8003c4e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c32:	f7fe fbc3 	bl	80023bc <HAL_RCC_GetSysClockFreq>
 8003c36:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c38:	e009      	b.n	8003c4e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c3e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c40:	e005      	b.n	8003c4e <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003c4c:	bf00      	nop
    }

    if (pclk != 0U)
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d021      	beq.n	8003c98 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c58:	4a1a      	ldr	r2, [pc, #104]	; (8003cc4 <UART_SetConfig+0x4e0>)
 8003c5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c5e:	461a      	mov	r2, r3
 8003c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c62:	fbb3 f2f2 	udiv	r2, r3, r2
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	085b      	lsrs	r3, r3, #1
 8003c6c:	441a      	add	r2, r3
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c76:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c78:	6a3b      	ldr	r3, [r7, #32]
 8003c7a:	2b0f      	cmp	r3, #15
 8003c7c:	d909      	bls.n	8003c92 <UART_SetConfig+0x4ae>
 8003c7e:	6a3b      	ldr	r3, [r7, #32]
 8003c80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c84:	d205      	bcs.n	8003c92 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c86:	6a3b      	ldr	r3, [r7, #32]
 8003c88:	b29a      	uxth	r2, r3
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	60da      	str	r2, [r3, #12]
 8003c90:	e002      	b.n	8003c98 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	2200      	movs	r2, #0
 8003cac:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003cb4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3730      	adds	r7, #48	; 0x30
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cc2:	bf00      	nop
 8003cc4:	08007024 	.word	0x08007024
 8003cc8:	00f42400 	.word	0x00f42400

08003ccc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cd8:	f003 0301 	and.w	r3, r3, #1
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00a      	beq.n	8003cf6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00a      	beq.n	8003d18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	430a      	orrs	r2, r1
 8003d16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1c:	f003 0304 	and.w	r3, r3, #4
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00a      	beq.n	8003d3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	430a      	orrs	r2, r1
 8003d38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d3e:	f003 0308 	and.w	r3, r3, #8
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00a      	beq.n	8003d5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d60:	f003 0310 	and.w	r3, r3, #16
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00a      	beq.n	8003d7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d82:	f003 0320 	and.w	r3, r3, #32
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00a      	beq.n	8003da0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d01a      	beq.n	8003de2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	430a      	orrs	r2, r1
 8003dc0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dca:	d10a      	bne.n	8003de2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	430a      	orrs	r2, r1
 8003de0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d00a      	beq.n	8003e04 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	430a      	orrs	r2, r1
 8003e02:	605a      	str	r2, [r3, #4]
  }
}
 8003e04:	bf00      	nop
 8003e06:	370c      	adds	r7, #12
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bc80      	pop	{r7}
 8003e0c:	4770      	bx	lr

08003e0e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b086      	sub	sp, #24
 8003e12:	af02      	add	r7, sp, #8
 8003e14:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e1e:	f7fc ffc3 	bl	8000da8 <HAL_GetTick>
 8003e22:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0308 	and.w	r3, r3, #8
 8003e2e:	2b08      	cmp	r3, #8
 8003e30:	d10e      	bne.n	8003e50 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e32:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e36:	9300      	str	r3, [sp, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f000 f832 	bl	8003eaa <UART_WaitOnFlagUntilTimeout>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e028      	b.n	8003ea2 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0304 	and.w	r3, r3, #4
 8003e5a:	2b04      	cmp	r3, #4
 8003e5c:	d10e      	bne.n	8003e7c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e5e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e62:	9300      	str	r3, [sp, #0]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 f81c 	bl	8003eaa <UART_WaitOnFlagUntilTimeout>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e012      	b.n	8003ea2 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2220      	movs	r2, #32
 8003e80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003ea0:	2300      	movs	r3, #0
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3710      	adds	r7, #16
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b09c      	sub	sp, #112	; 0x70
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	60f8      	str	r0, [r7, #12]
 8003eb2:	60b9      	str	r1, [r7, #8]
 8003eb4:	603b      	str	r3, [r7, #0]
 8003eb6:	4613      	mov	r3, r2
 8003eb8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003eba:	e0a9      	b.n	8004010 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ebc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ebe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ec2:	f000 80a5 	beq.w	8004010 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ec6:	f7fc ff6f 	bl	8000da8 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d302      	bcc.n	8003edc <UART_WaitOnFlagUntilTimeout+0x32>
 8003ed6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d140      	bne.n	8003f5e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ee4:	e853 3f00 	ldrex	r3, [r3]
 8003ee8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003eea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003eec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ef0:	667b      	str	r3, [r7, #100]	; 0x64
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003efa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003efc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003f00:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003f02:	e841 2300 	strex	r3, r2, [r1]
 8003f06:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003f08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1e6      	bne.n	8003edc <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	3308      	adds	r3, #8
 8003f14:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f18:	e853 3f00 	ldrex	r3, [r3]
 8003f1c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f20:	f023 0301 	bic.w	r3, r3, #1
 8003f24:	663b      	str	r3, [r7, #96]	; 0x60
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	3308      	adds	r3, #8
 8003f2c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003f2e:	64ba      	str	r2, [r7, #72]	; 0x48
 8003f30:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f32:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003f34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f36:	e841 2300 	strex	r3, r2, [r1]
 8003f3a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003f3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1e5      	bne.n	8003f0e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2220      	movs	r2, #32
 8003f46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2220      	movs	r2, #32
 8003f4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

        return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e069      	b.n	8004032 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d051      	beq.n	8004010 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	69db      	ldr	r3, [r3, #28]
 8003f72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f7a:	d149      	bne.n	8004010 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f84:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f8e:	e853 3f00 	ldrex	r3, [r3]
 8003f92:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f96:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003f9a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fa4:	637b      	str	r3, [r7, #52]	; 0x34
 8003fa6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003faa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003fac:	e841 2300 	strex	r3, r2, [r1]
 8003fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d1e6      	bne.n	8003f86 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	3308      	adds	r3, #8
 8003fbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	e853 3f00 	ldrex	r3, [r3]
 8003fc6:	613b      	str	r3, [r7, #16]
   return(result);
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	f023 0301 	bic.w	r3, r3, #1
 8003fce:	66bb      	str	r3, [r7, #104]	; 0x68
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	3308      	adds	r3, #8
 8003fd6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003fd8:	623a      	str	r2, [r7, #32]
 8003fda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fdc:	69f9      	ldr	r1, [r7, #28]
 8003fde:	6a3a      	ldr	r2, [r7, #32]
 8003fe0:	e841 2300 	strex	r3, r2, [r1]
 8003fe4:	61bb      	str	r3, [r7, #24]
   return(result);
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d1e5      	bne.n	8003fb8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2220      	movs	r2, #32
 8003ff0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2220      	movs	r2, #32
 8003ff8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2220      	movs	r2, #32
 8004000:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	e010      	b.n	8004032 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	69da      	ldr	r2, [r3, #28]
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	4013      	ands	r3, r2
 800401a:	68ba      	ldr	r2, [r7, #8]
 800401c:	429a      	cmp	r2, r3
 800401e:	bf0c      	ite	eq
 8004020:	2301      	moveq	r3, #1
 8004022:	2300      	movne	r3, #0
 8004024:	b2db      	uxtb	r3, r3
 8004026:	461a      	mov	r2, r3
 8004028:	79fb      	ldrb	r3, [r7, #7]
 800402a:	429a      	cmp	r2, r3
 800402c:	f43f af46 	beq.w	8003ebc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004030:	2300      	movs	r3, #0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3770      	adds	r7, #112	; 0x70
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}

0800403a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800403a:	b480      	push	{r7}
 800403c:	b085      	sub	sp, #20
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004048:	2b01      	cmp	r3, #1
 800404a:	d101      	bne.n	8004050 <HAL_UARTEx_DisableFifoMode+0x16>
 800404c:	2302      	movs	r3, #2
 800404e:	e027      	b.n	80040a0 <HAL_UARTEx_DisableFifoMode+0x66>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2224      	movs	r2, #36	; 0x24
 800405c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0201 	bic.w	r2, r2, #1
 8004076:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800407e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2220      	movs	r2, #32
 8004092:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800409e:	2300      	movs	r3, #0
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3714      	adds	r7, #20
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bc80      	pop	{r7}
 80040a8:	4770      	bx	lr

080040aa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80040aa:	b580      	push	{r7, lr}
 80040ac:	b084      	sub	sp, #16
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
 80040b2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d101      	bne.n	80040c2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80040be:	2302      	movs	r3, #2
 80040c0:	e02d      	b.n	800411e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2224      	movs	r2, #36	; 0x24
 80040ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 0201 	bic.w	r2, r2, #1
 80040e8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	683a      	ldr	r2, [r7, #0]
 80040fa:	430a      	orrs	r2, r1
 80040fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 f850 	bl	80041a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2220      	movs	r2, #32
 8004110:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3710      	adds	r7, #16
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}

08004126 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004126:	b580      	push	{r7, lr}
 8004128:	b084      	sub	sp, #16
 800412a:	af00      	add	r7, sp, #0
 800412c:	6078      	str	r0, [r7, #4]
 800412e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004136:	2b01      	cmp	r3, #1
 8004138:	d101      	bne.n	800413e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800413a:	2302      	movs	r3, #2
 800413c:	e02d      	b.n	800419a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2224      	movs	r2, #36	; 0x24
 800414a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f022 0201 	bic.w	r2, r2, #1
 8004164:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	430a      	orrs	r2, r1
 8004178:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 f812 	bl	80041a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68fa      	ldr	r2, [r7, #12]
 8004186:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2220      	movs	r2, #32
 800418c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
	...

080041a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b085      	sub	sp, #20
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d108      	bne.n	80041c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80041c4:	e031      	b.n	800422a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80041c6:	2308      	movs	r3, #8
 80041c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80041ca:	2308      	movs	r3, #8
 80041cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	0e5b      	lsrs	r3, r3, #25
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	0f5b      	lsrs	r3, r3, #29
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	f003 0307 	and.w	r3, r3, #7
 80041ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80041ee:	7bbb      	ldrb	r3, [r7, #14]
 80041f0:	7b3a      	ldrb	r2, [r7, #12]
 80041f2:	4910      	ldr	r1, [pc, #64]	; (8004234 <UARTEx_SetNbDataToProcess+0x90>)
 80041f4:	5c8a      	ldrb	r2, [r1, r2]
 80041f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80041fa:	7b3a      	ldrb	r2, [r7, #12]
 80041fc:	490e      	ldr	r1, [pc, #56]	; (8004238 <UARTEx_SetNbDataToProcess+0x94>)
 80041fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004200:	fb93 f3f2 	sdiv	r3, r3, r2
 8004204:	b29a      	uxth	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800420c:	7bfb      	ldrb	r3, [r7, #15]
 800420e:	7b7a      	ldrb	r2, [r7, #13]
 8004210:	4908      	ldr	r1, [pc, #32]	; (8004234 <UARTEx_SetNbDataToProcess+0x90>)
 8004212:	5c8a      	ldrb	r2, [r1, r2]
 8004214:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004218:	7b7a      	ldrb	r2, [r7, #13]
 800421a:	4907      	ldr	r1, [pc, #28]	; (8004238 <UARTEx_SetNbDataToProcess+0x94>)
 800421c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800421e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004222:	b29a      	uxth	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800422a:	bf00      	nop
 800422c:	3714      	adds	r7, #20
 800422e:	46bd      	mov	sp, r7
 8004230:	bc80      	pop	{r7}
 8004232:	4770      	bx	lr
 8004234:	0800703c 	.word	0x0800703c
 8004238:	08007044 	.word	0x08007044

0800423c <calendar_init>:
 * this module.
 *
 * Note: will not reinitialize/reset if already initialized.
 */
CalendarStatus calendar_init(RTC_HandleTypeDef* hrtc)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
	// check for pointer to initialized RTC handle
	if (hrtc != NULL && hrtc->Instance != NULL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d014      	beq.n	8004274 <calendar_init+0x38>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d010      	beq.n	8004274 <calendar_init+0x38>
	{
		// initialize only if not already initialized
		if (!_isInit)
 8004252:	4b0b      	ldr	r3, [pc, #44]	; (8004280 <calendar_init+0x44>)
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	f083 0301 	eor.w	r3, r3, #1
 800425a:	b2db      	uxtb	r3, r3
 800425c:	2b00      	cmp	r3, #0
 800425e:	d007      	beq.n	8004270 <calendar_init+0x34>
		{
			// pass pointer to alarm control
			rtcCalendarControl_init(hrtc);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f000 fc85 	bl	8004b70 <rtcCalendarControl_init>

			// initialize the calendar
			_resetEvents();
 8004266:	f000 fc41 	bl	8004aec <_resetEvents>

			// set init flag
			_isInit = true;
 800426a:	4b05      	ldr	r3, [pc, #20]	; (8004280 <calendar_init+0x44>)
 800426c:	2201      	movs	r2, #1
 800426e:	701a      	strb	r2, [r3, #0]
		}

		return CALENDAR_OKAY;
 8004270:	2300      	movs	r3, #0
 8004272:	e000      	b.n	8004276 <calendar_init+0x3a>
	}

	// module already initialized
	else
	{
		return CALENDAR_ERROR;
 8004274:	2301      	movs	r3, #1
	}
}
 8004276:	4618      	mov	r0, r3
 8004278:	3708      	adds	r7, #8
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	20000168 	.word	0x20000168

08004284 <calendar_start>:
 * and sets RTC Alarm A for the next event transition (start or end of event).
 * Executes start of event callback if starting within an event.  Ignores past
 * events.
 */
CalendarStatus calendar_start(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
	DateTime nextAlarm;
	int currentEventIdx;
	bool withinEvent;

	// if the module has been initialized
	if (_isInit)
 800428a:	4b27      	ldr	r3, [pc, #156]	; (8004328 <calendar_start+0xa4>)
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d045      	beq.n	800431e <calendar_start+0x9a>
	{
		// only start if the calendar has been paused
		if (!_isRunning)
 8004292:	4b26      	ldr	r3, [pc, #152]	; (800432c <calendar_start+0xa8>)
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	f083 0301 	eor.w	r3, r3, #1
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b00      	cmp	r3, #0
 800429e:	d03c      	beq.n	800431a <calendar_start+0x96>
		{
			// get calendar alarm for next alarm in event list relative to now
			if (_getNextAlarm(&nextAlarm, &currentEventIdx, &withinEvent)) {
 80042a0:	1cfa      	adds	r2, r7, #3
 80042a2:	1d39      	adds	r1, r7, #4
 80042a4:	f107 0308 	add.w	r3, r7, #8
 80042a8:	4618      	mov	r0, r3
 80042aa:	f000 f921 	bl	80044f0 <_getNextAlarm>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d02b      	beq.n	800430c <calendar_start+0x88>
				// set alarm for next event transition (start or end of event)
				rtcCalendarControl_setAlarm_A(nextAlarm.day, nextAlarm.hour, nextAlarm.minute, nextAlarm.second);
 80042b4:	7ab8      	ldrb	r0, [r7, #10]
 80042b6:	7af9      	ldrb	r1, [r7, #11]
 80042b8:	7b3a      	ldrb	r2, [r7, #12]
 80042ba:	7b7b      	ldrb	r3, [r7, #13]
 80042bc:	f000 fddc 	bl	8004e78 <rtcCalendarControl_setAlarm_A>

				// if starting within an event, run the start callback
				if (withinEvent) {
 80042c0:	78fb      	ldrb	r3, [r7, #3]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d01b      	beq.n	80042fe <calendar_start+0x7a>
					if (_calendarEvents[currentEventIdx].event.start_callback != NULL)
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	4919      	ldr	r1, [pc, #100]	; (8004330 <calendar_start+0xac>)
 80042ca:	4613      	mov	r3, r2
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	4413      	add	r3, r2
 80042d0:	00db      	lsls	r3, r3, #3
 80042d2:	440b      	add	r3, r1
 80042d4:	330c      	adds	r3, #12
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d009      	beq.n	80042f0 <calendar_start+0x6c>
						(*_calendarEvents[currentEventIdx].event.start_callback)();
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	4914      	ldr	r1, [pc, #80]	; (8004330 <calendar_start+0xac>)
 80042e0:	4613      	mov	r3, r2
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	4413      	add	r3, r2
 80042e6:	00db      	lsls	r3, r3, #3
 80042e8:	440b      	add	r3, r1
 80042ea:	330c      	adds	r3, #12
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4798      	blx	r3
					_currentEvent = currentEventIdx;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4a10      	ldr	r2, [pc, #64]	; (8004334 <calendar_start+0xb0>)
 80042f4:	6013      	str	r3, [r2, #0]
					_isInEvent = true;
 80042f6:	4b10      	ldr	r3, [pc, #64]	; (8004338 <calendar_start+0xb4>)
 80042f8:	2201      	movs	r2, #1
 80042fa:	701a      	strb	r2, [r3, #0]
 80042fc:	e002      	b.n	8004304 <calendar_start+0x80>
				}
				else
				{
					_isInEvent = false;
 80042fe:	4b0e      	ldr	r3, [pc, #56]	; (8004338 <calendar_start+0xb4>)
 8004300:	2200      	movs	r2, #0
 8004302:	701a      	strb	r2, [r3, #0]
				}

				// make sure that alarm fired is cleared/reset
				_alarmAFired = false;
 8004304:	4b0d      	ldr	r3, [pc, #52]	; (800433c <calendar_start+0xb8>)
 8004306:	2200      	movs	r2, #0
 8004308:	701a      	strb	r2, [r3, #0]
 800430a:	e001      	b.n	8004310 <calendar_start+0x8c>
			}

			// if there is no alarm to set, disable the alarm
			else {
				rtcCalendarControl_diableAlarm_A();
 800430c:	f000 fe56 	bl	8004fbc <rtcCalendarControl_diableAlarm_A>
			}

			// set is running flag
			_isRunning = true;
 8004310:	4b06      	ldr	r3, [pc, #24]	; (800432c <calendar_start+0xa8>)
 8004312:	2201      	movs	r2, #1
 8004314:	701a      	strb	r2, [r3, #0]

			return CALENDAR_OKAY;
 8004316:	2300      	movs	r3, #0
 8004318:	e002      	b.n	8004320 <calendar_start+0x9c>
		}

		// report that the calendar is already running
		else
		{
			return CALENDAR_RUNNING;
 800431a:	2306      	movs	r3, #6
 800431c:	e000      	b.n	8004320 <calendar_start+0x9c>
	}

	// module is not initialized
	else
	{
		return CALENDAR_NOT_INIT;
 800431e:	2302      	movs	r3, #2
	}
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	20000168 	.word	0x20000168
 800432c:	20000169 	.word	0x20000169
 8004330:	2000016c 	.word	0x2000016c
 8004334:	20000010 	.word	0x20000010
 8004338:	2000016a 	.word	0x2000016a
 800433c:	2000016b 	.word	0x2000016b

08004340 <calendar_setDateTime>:
/* calendar_setDateTime
 *
 * Set the date/time within the RTC.
 */
CalendarStatus calendar_setDateTime(const DateTime dateTime)
{
 8004340:	b5b0      	push	{r4, r5, r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af02      	add	r7, sp, #8
 8004346:	463b      	mov	r3, r7
 8004348:	e883 0003 	stmia.w	r3, {r0, r1}
	// if the module has been initialized
	if (_isInit)
 800434c:	4b0b      	ldr	r3, [pc, #44]	; (800437c <calendar_setDateTime+0x3c>)
 800434e:	781b      	ldrb	r3, [r3, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00d      	beq.n	8004370 <calendar_setDateTime+0x30>
	{
		// set the date and time in the RTC
		rtcCalendarControl_setDateTime(dateTime.year, dateTime.month, dateTime.day,
 8004354:	7838      	ldrb	r0, [r7, #0]
 8004356:	7879      	ldrb	r1, [r7, #1]
 8004358:	78bc      	ldrb	r4, [r7, #2]
 800435a:	78fd      	ldrb	r5, [r7, #3]
 800435c:	793b      	ldrb	r3, [r7, #4]
 800435e:	797a      	ldrb	r2, [r7, #5]
 8004360:	9201      	str	r2, [sp, #4]
 8004362:	9300      	str	r3, [sp, #0]
 8004364:	462b      	mov	r3, r5
 8004366:	4622      	mov	r2, r4
 8004368:	f000 fc1c 	bl	8004ba4 <rtcCalendarControl_setDateTime>
				dateTime.hour, dateTime.minute, dateTime.second);

		return CALENDAR_OKAY;
 800436c:	2300      	movs	r3, #0
 800436e:	e000      	b.n	8004372 <calendar_setDateTime+0x32>
	}

	// if the module has not been initialized
	else
	{
		return CALENDAR_NOT_INIT;
 8004370:	2302      	movs	r3, #2
	}
}
 8004372:	4618      	mov	r0, r3
 8004374:	3708      	adds	r7, #8
 8004376:	46bd      	mov	sp, r7
 8004378:	bdb0      	pop	{r4, r5, r7, pc}
 800437a:	bf00      	nop
 800437c:	20000168 	.word	0x20000168

08004380 <calendar_getDateTime>:
/* calendar_getDateTime
 *
 * Get the date/time within the RTC.
 */
CalendarStatus calendar_getDateTime(DateTime* const dateTime)
{
 8004380:	b5b0      	push	{r4, r5, r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af02      	add	r7, sp, #8
 8004386:	6078      	str	r0, [r7, #4]
	// if the module is initialized
	if (_isInit)
 8004388:	4b0d      	ldr	r3, [pc, #52]	; (80043c0 <calendar_getDateTime+0x40>)
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d012      	beq.n	80043b6 <calendar_getDateTime+0x36>
	{
		// get the date and time in the RTC
		rtcCalendarControl_getDateTime(&(dateTime->year), &(dateTime->month),
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	1c59      	adds	r1, r3, #1
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	1c9c      	adds	r4, r3, #2
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	1cdd      	adds	r5, r3, #3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	3304      	adds	r3, #4
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	3205      	adds	r2, #5
 80043a6:	9201      	str	r2, [sp, #4]
 80043a8:	9300      	str	r3, [sp, #0]
 80043aa:	462b      	mov	r3, r5
 80043ac:	4622      	mov	r2, r4
 80043ae:	f000 fccf 	bl	8004d50 <rtcCalendarControl_getDateTime>
				&(dateTime->day), &(dateTime->hour), &(dateTime->minute),
				&(dateTime->second));

		return CALENDAR_OKAY;
 80043b2:	2300      	movs	r3, #0
 80043b4:	e000      	b.n	80043b8 <calendar_getDateTime+0x38>
	}

	// the module has not been initialized
	else
	{
		return CALENDAR_NOT_INIT;
 80043b6:	2302      	movs	r3, #2
	}
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3708      	adds	r7, #8
 80043bc:	46bd      	mov	sp, r7
 80043be:	bdb0      	pop	{r4, r5, r7, pc}
 80043c0:	20000168 	.word	0x20000168

080043c4 <calendar_addEvent>:
 *
 * Note: does not sort events in monotonic order, nor does it check for
 * 	overlapping events.
 */
CalendarStatus calendar_addEvent(const CalendarEvent* const event)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
	// add only if the calendar has been initialized
	if (_isInit)
 80043cc:	4b09      	ldr	r3, [pc, #36]	; (80043f4 <calendar_addEvent+0x30>)
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d009      	beq.n	80043e8 <calendar_addEvent+0x24>
	{
		// attempt to add event and report success/failure
		if (_addEvent(event))
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 f9b7 	bl	8004748 <_addEvent>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d001      	beq.n	80043e4 <calendar_addEvent+0x20>
		{
			return CALENDAR_OKAY;
 80043e0:	2300      	movs	r3, #0
 80043e2:	e002      	b.n	80043ea <calendar_addEvent+0x26>
		}
		else
		{
			return CALENDAR_FULL;
 80043e4:	2303      	movs	r3, #3
 80043e6:	e000      	b.n	80043ea <calendar_addEvent+0x26>
	}

	// the calendar has not been initialized
	else
	{
		return CALENDAR_NOT_INIT;
 80043e8:	2302      	movs	r3, #2
	}
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3708      	adds	r7, #8
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	20000168 	.word	0x20000168

080043f8 <calendar_update>:
 * Note:
 * 	Will not run if the module has not been initialized and if the calendar
 * 	is not running.
 */
CalendarStatus calendar_update(void)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	af00      	add	r7, sp, #0
	// if the calendar module has been initialized
	if (_isInit)
 80043fc:	4b0a      	ldr	r3, [pc, #40]	; (8004428 <calendar_update+0x30>)
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00e      	beq.n	8004422 <calendar_update+0x2a>
	{
		// only update if the calendar is running
		if (_isRunning)
 8004404:	4b09      	ldr	r3, [pc, #36]	; (800442c <calendar_update+0x34>)
 8004406:	781b      	ldrb	r3, [r3, #0]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d008      	beq.n	800441e <calendar_update+0x26>
		{
			// only update if an alarm has fired
			if (_alarmAFired) {
 800440c:	4b08      	ldr	r3, [pc, #32]	; (8004430 <calendar_update+0x38>)
 800440e:	781b      	ldrb	r3, [r3, #0]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <calendar_update+0x22>
				_update();
 8004416:	f000 fa69 	bl	80048ec <_update>
			}

			return CALENDAR_OKAY;
 800441a:	2300      	movs	r3, #0
 800441c:	e002      	b.n	8004424 <calendar_update+0x2c>
		}

		// report that the calendar is paused
		else
		{
			return CALENDAR_PAUSED;
 800441e:	2305      	movs	r3, #5
 8004420:	e000      	b.n	8004424 <calendar_update+0x2c>
	}

	// the module is not initialized
	else
	{
		return CALENDAR_NOT_INIT;
 8004422:	2302      	movs	r3, #2
	}
}
 8004424:	4618      	mov	r0, r3
 8004426:	bd80      	pop	{r7, pc}
 8004428:	20000168 	.word	0x20000168
 800442c:	20000169 	.word	0x20000169
 8004430:	2000016b 	.word	0x2000016b

08004434 <calendar_AlarmA_ISR>:
 *
 * RTC Alarm A interrupt service routine.  To only be called within the
 * RTC Alarm A ISR (HAL_RTC_AlarmAEventCallback()).
 */
void calendar_AlarmA_ISR(void)
{
 8004434:	b480      	push	{r7}
 8004436:	af00      	add	r7, sp, #0
	// set flag that an alarm fired
	_alarmAFired = true;
 8004438:	4b03      	ldr	r3, [pc, #12]	; (8004448 <calendar_AlarmA_ISR+0x14>)
 800443a:	2201      	movs	r2, #1
 800443c:	701a      	strb	r2, [r3, #0]
}
 800443e:	bf00      	nop
 8004440:	46bd      	mov	sp, r7
 8004442:	bc80      	pop	{r7}
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	2000016b 	.word	0x2000016b

0800444c <_compareDateTime>:
 * Find the time difference in seconds of dateTime1 and dateTime2.
 *
 * Note: Does not account for leap years.
 */
int32_t _compareDateTime(DateTime dateTime_1, DateTime dateTime_2)
{
 800444c:	b590      	push	{r4, r7, lr}
 800444e:	b087      	sub	sp, #28
 8004450:	af00      	add	r7, sp, #0
 8004452:	f107 0408 	add.w	r4, r7, #8
 8004456:	e884 0003 	stmia.w	r4, {r0, r1}
 800445a:	4639      	mov	r1, r7
 800445c:	e881 000c 	stmia.w	r1, {r2, r3}
	uint32_t dateTimeSeconds_1, dateTimeSeconds_2;

	dateTimeSeconds_1 = _dateTimeToSeconds(dateTime_1);
 8004460:	f107 0308 	add.w	r3, r7, #8
 8004464:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004468:	f000 f80e 	bl	8004488 <_dateTimeToSeconds>
 800446c:	6178      	str	r0, [r7, #20]
	dateTimeSeconds_2 = _dateTimeToSeconds(dateTime_2);
 800446e:	463b      	mov	r3, r7
 8004470:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004474:	f000 f808 	bl	8004488 <_dateTimeToSeconds>
 8004478:	6138      	str	r0, [r7, #16]

	// return net comparison (date time 1 - date time 2)
	return dateTimeSeconds_1 - dateTimeSeconds_2;
 800447a:	697a      	ldr	r2, [r7, #20]
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	1ad3      	subs	r3, r2, r3
}
 8004480:	4618      	mov	r0, r3
 8004482:	371c      	adds	r7, #28
 8004484:	46bd      	mov	sp, r7
 8004486:	bd90      	pop	{r4, r7, pc}

08004488 <_dateTimeToSeconds>:
 *
 * Note: assumes 30 days in a month and no leap years, it is not needed for the
 * calculation because they are used for relative comparisons, not absolute values.
 */
uint32_t _dateTimeToSeconds(DateTime dateTime)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	463b      	mov	r3, r7
 8004490:	e883 0003 	stmia.w	r3, {r0, r1}
	// Convert to seconds
	return (dateTime.second
 8004494:	797b      	ldrb	r3, [r7, #5]
 8004496:	4619      	mov	r1, r3
			+ (dateTime.minute * 60)
 8004498:	793b      	ldrb	r3, [r7, #4]
 800449a:	461a      	mov	r2, r3
 800449c:	4613      	mov	r3, r2
 800449e:	011b      	lsls	r3, r3, #4
 80044a0:	1a9b      	subs	r3, r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	18ca      	adds	r2, r1, r3
			+ (dateTime.hour * 3600)
 80044a6:	78fb      	ldrb	r3, [r7, #3]
 80044a8:	4619      	mov	r1, r3
 80044aa:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80044ae:	fb01 f303 	mul.w	r3, r1, r3
 80044b2:	441a      	add	r2, r3
			+ ((dateTime.day - 1) * 86400)
 80044b4:	78bb      	ldrb	r3, [r7, #2]
 80044b6:	3b01      	subs	r3, #1
 80044b8:	490a      	ldr	r1, [pc, #40]	; (80044e4 <_dateTimeToSeconds+0x5c>)
 80044ba:	fb01 f303 	mul.w	r3, r1, r3
 80044be:	441a      	add	r2, r3
			+ ((dateTime.month - 1) * 2592000)
 80044c0:	787b      	ldrb	r3, [r7, #1]
 80044c2:	3b01      	subs	r3, #1
 80044c4:	4908      	ldr	r1, [pc, #32]	; (80044e8 <_dateTimeToSeconds+0x60>)
 80044c6:	fb01 f303 	mul.w	r3, r1, r3
 80044ca:	441a      	add	r2, r3
			+ (dateTime.year * 31104000));
 80044cc:	783b      	ldrb	r3, [r7, #0]
 80044ce:	4619      	mov	r1, r3
 80044d0:	4b06      	ldr	r3, [pc, #24]	; (80044ec <_dateTimeToSeconds+0x64>)
 80044d2:	fb01 f303 	mul.w	r3, r1, r3
 80044d6:	4413      	add	r3, r2
}
 80044d8:	4618      	mov	r0, r3
 80044da:	370c      	adds	r7, #12
 80044dc:	46bd      	mov	sp, r7
 80044de:	bc80      	pop	{r7}
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	00015180 	.word	0x00015180
 80044e8:	00278d00 	.word	0x00278d00
 80044ec:	01da9c00 	.word	0x01da9c00

080044f0 <_getNextAlarm>:
 *
 * Iterate over the calendar events list and find the next alarm to set.  Also
 * returns if the current time is within an event and which event.
 */
bool _getNextAlarm(DateTime* dateTime, int* nowEventIdx, bool* inEvent)
{
 80044f0:	b590      	push	{r4, r7, lr}
 80044f2:	b08d      	sub	sp, #52	; 0x34
 80044f4:	af02      	add	r7, sp, #8
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	607a      	str	r2, [r7, #4]
	int eventIdx = 0;
 80044fc:	2300      	movs	r3, #0
 80044fe:	627b      	str	r3, [r7, #36]	; 0x24
	bool nextAlarmFound = false;
 8004500:	2300      	movs	r3, #0
 8004502:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	DateTime now = {0};
 8004506:	f107 031c 	add.w	r3, r7, #28
 800450a:	2200      	movs	r2, #0
 800450c:	601a      	str	r2, [r3, #0]
 800450e:	809a      	strh	r2, [r3, #4]
	DateTime nextAlarmDateTime = {0};
 8004510:	f107 0314 	add.w	r3, r7, #20
 8004514:	2200      	movs	r2, #0
 8004516:	601a      	str	r2, [r3, #0]
 8004518:	809a      	strh	r2, [r3, #4]

	// get the current date and time
	rtcCalendarControl_getDateTime(&now.year, &now.month, &now.day, &now.hour, &now.minute, &now.second);
 800451a:	f107 031c 	add.w	r3, r7, #28
 800451e:	1cdc      	adds	r4, r3, #3
 8004520:	f107 031c 	add.w	r3, r7, #28
 8004524:	1c9a      	adds	r2, r3, #2
 8004526:	f107 031c 	add.w	r3, r7, #28
 800452a:	1c59      	adds	r1, r3, #1
 800452c:	f107 001c 	add.w	r0, r7, #28
 8004530:	f107 031c 	add.w	r3, r7, #28
 8004534:	3305      	adds	r3, #5
 8004536:	9301      	str	r3, [sp, #4]
 8004538:	f107 031c 	add.w	r3, r7, #28
 800453c:	3304      	adds	r3, #4
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	4623      	mov	r3, r4
 8004542:	f000 fc05 	bl	8004d50 <rtcCalendarControl_getDateTime>

	// Traverse over the events list and find where 'now' falls.  This can be before
	// any all the events, within an event, between events, or after all the events.
	eventIdx = _calendarHead;
 8004546:	4b7e      	ldr	r3, [pc, #504]	; (8004740 <_getNextAlarm+0x250>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	627b      	str	r3, [r7, #36]	; 0x24
	nextAlarmFound = false;
 800454c:	2300      	movs	r3, #0
 800454e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	if (eventIdx != -1)
 8004552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004554:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004558:	f000 80d3 	beq.w	8004702 <_getNextAlarm+0x212>
	{
		while (eventIdx != -1 && !nextAlarmFound) {
 800455c:	e0c5      	b.n	80046ea <_getNextAlarm+0x1fa>
			// test if before event
			if (_compareDateTime(now, _calendarEvents[eventIdx].event.start) < 0)
 800455e:	4979      	ldr	r1, [pc, #484]	; (8004744 <_getNextAlarm+0x254>)
 8004560:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004562:	4613      	mov	r3, r2
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	4413      	add	r3, r2
 8004568:	00db      	lsls	r3, r3, #3
 800456a:	440b      	add	r3, r1
 800456c:	cb0c      	ldmia	r3, {r2, r3}
 800456e:	f107 011c 	add.w	r1, r7, #28
 8004572:	c903      	ldmia	r1, {r0, r1}
 8004574:	f7ff ff6a 	bl	800444c <_compareDateTime>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	da41      	bge.n	8004602 <_getNextAlarm+0x112>
			{
				// then the next alarm is the beginning of this event
				nextAlarmDateTime.year = _calendarEvents[eventIdx].event.start.year;
 800457e:	4971      	ldr	r1, [pc, #452]	; (8004744 <_getNextAlarm+0x254>)
 8004580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004582:	4613      	mov	r3, r2
 8004584:	005b      	lsls	r3, r3, #1
 8004586:	4413      	add	r3, r2
 8004588:	00db      	lsls	r3, r3, #3
 800458a:	440b      	add	r3, r1
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	753b      	strb	r3, [r7, #20]
				nextAlarmDateTime.month = _calendarEvents[eventIdx].event.start.month;
 8004590:	496c      	ldr	r1, [pc, #432]	; (8004744 <_getNextAlarm+0x254>)
 8004592:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004594:	4613      	mov	r3, r2
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	4413      	add	r3, r2
 800459a:	00db      	lsls	r3, r3, #3
 800459c:	440b      	add	r3, r1
 800459e:	3301      	adds	r3, #1
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	757b      	strb	r3, [r7, #21]
				nextAlarmDateTime.day = _calendarEvents[eventIdx].event.start.day;
 80045a4:	4967      	ldr	r1, [pc, #412]	; (8004744 <_getNextAlarm+0x254>)
 80045a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045a8:	4613      	mov	r3, r2
 80045aa:	005b      	lsls	r3, r3, #1
 80045ac:	4413      	add	r3, r2
 80045ae:	00db      	lsls	r3, r3, #3
 80045b0:	440b      	add	r3, r1
 80045b2:	3302      	adds	r3, #2
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	75bb      	strb	r3, [r7, #22]
				nextAlarmDateTime.hour = _calendarEvents[eventIdx].event.start.hour;
 80045b8:	4962      	ldr	r1, [pc, #392]	; (8004744 <_getNextAlarm+0x254>)
 80045ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045bc:	4613      	mov	r3, r2
 80045be:	005b      	lsls	r3, r3, #1
 80045c0:	4413      	add	r3, r2
 80045c2:	00db      	lsls	r3, r3, #3
 80045c4:	440b      	add	r3, r1
 80045c6:	3303      	adds	r3, #3
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	75fb      	strb	r3, [r7, #23]
				nextAlarmDateTime.minute = _calendarEvents[eventIdx].event.start.minute;
 80045cc:	495d      	ldr	r1, [pc, #372]	; (8004744 <_getNextAlarm+0x254>)
 80045ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045d0:	4613      	mov	r3, r2
 80045d2:	005b      	lsls	r3, r3, #1
 80045d4:	4413      	add	r3, r2
 80045d6:	00db      	lsls	r3, r3, #3
 80045d8:	440b      	add	r3, r1
 80045da:	3304      	adds	r3, #4
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	763b      	strb	r3, [r7, #24]
				nextAlarmDateTime.second = _calendarEvents[eventIdx].event.start.second;
 80045e0:	4958      	ldr	r1, [pc, #352]	; (8004744 <_getNextAlarm+0x254>)
 80045e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045e4:	4613      	mov	r3, r2
 80045e6:	005b      	lsls	r3, r3, #1
 80045e8:	4413      	add	r3, r2
 80045ea:	00db      	lsls	r3, r3, #3
 80045ec:	440b      	add	r3, r1
 80045ee:	3305      	adds	r3, #5
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	767b      	strb	r3, [r7, #25]

				// set found
				nextAlarmFound = true;
 80045f4:	2301      	movs	r3, #1
 80045f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				*inEvent = false;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	701a      	strb	r2, [r3, #0]
 8004600:	e073      	b.n	80046ea <_getNextAlarm+0x1fa>
			}

			// test if within event
			else if(_compareDateTime(now, _calendarEvents[eventIdx].event.start) >= 0
 8004602:	4950      	ldr	r1, [pc, #320]	; (8004744 <_getNextAlarm+0x254>)
 8004604:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004606:	4613      	mov	r3, r2
 8004608:	005b      	lsls	r3, r3, #1
 800460a:	4413      	add	r3, r2
 800460c:	00db      	lsls	r3, r3, #3
 800460e:	440b      	add	r3, r1
 8004610:	cb0c      	ldmia	r3, {r2, r3}
 8004612:	f107 011c 	add.w	r1, r7, #28
 8004616:	c903      	ldmia	r1, {r0, r1}
 8004618:	f7ff ff18 	bl	800444c <_compareDateTime>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	db59      	blt.n	80046d6 <_getNextAlarm+0x1e6>
					&& _compareDateTime(now, _calendarEvents[eventIdx].event.end) < 0)
 8004622:	4948      	ldr	r1, [pc, #288]	; (8004744 <_getNextAlarm+0x254>)
 8004624:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004626:	4613      	mov	r3, r2
 8004628:	005b      	lsls	r3, r3, #1
 800462a:	4413      	add	r3, r2
 800462c:	00db      	lsls	r3, r3, #3
 800462e:	440b      	add	r3, r1
 8004630:	3306      	adds	r3, #6
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	4611      	mov	r1, r2
 8004636:	889a      	ldrh	r2, [r3, #4]
 8004638:	2300      	movs	r3, #0
 800463a:	f362 030f 	bfi	r3, r2, #0, #16
 800463e:	460a      	mov	r2, r1
 8004640:	f107 011c 	add.w	r1, r7, #28
 8004644:	c903      	ldmia	r1, {r0, r1}
 8004646:	f7ff ff01 	bl	800444c <_compareDateTime>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	da42      	bge.n	80046d6 <_getNextAlarm+0x1e6>
			{
				// then the next alarm is the end of this event
				nextAlarmDateTime.year = _calendarEvents[eventIdx].event.end.year;
 8004650:	493c      	ldr	r1, [pc, #240]	; (8004744 <_getNextAlarm+0x254>)
 8004652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004654:	4613      	mov	r3, r2
 8004656:	005b      	lsls	r3, r3, #1
 8004658:	4413      	add	r3, r2
 800465a:	00db      	lsls	r3, r3, #3
 800465c:	440b      	add	r3, r1
 800465e:	3306      	adds	r3, #6
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	753b      	strb	r3, [r7, #20]
				nextAlarmDateTime.month = _calendarEvents[eventIdx].event.end.month;
 8004664:	4937      	ldr	r1, [pc, #220]	; (8004744 <_getNextAlarm+0x254>)
 8004666:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004668:	4613      	mov	r3, r2
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	4413      	add	r3, r2
 800466e:	00db      	lsls	r3, r3, #3
 8004670:	440b      	add	r3, r1
 8004672:	3307      	adds	r3, #7
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	757b      	strb	r3, [r7, #21]
				nextAlarmDateTime.day = _calendarEvents[eventIdx].event.end.day;
 8004678:	4932      	ldr	r1, [pc, #200]	; (8004744 <_getNextAlarm+0x254>)
 800467a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800467c:	4613      	mov	r3, r2
 800467e:	005b      	lsls	r3, r3, #1
 8004680:	4413      	add	r3, r2
 8004682:	00db      	lsls	r3, r3, #3
 8004684:	440b      	add	r3, r1
 8004686:	3308      	adds	r3, #8
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	75bb      	strb	r3, [r7, #22]
				nextAlarmDateTime.hour = _calendarEvents[eventIdx].event.end.hour;
 800468c:	492d      	ldr	r1, [pc, #180]	; (8004744 <_getNextAlarm+0x254>)
 800468e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004690:	4613      	mov	r3, r2
 8004692:	005b      	lsls	r3, r3, #1
 8004694:	4413      	add	r3, r2
 8004696:	00db      	lsls	r3, r3, #3
 8004698:	440b      	add	r3, r1
 800469a:	3309      	adds	r3, #9
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	75fb      	strb	r3, [r7, #23]
				nextAlarmDateTime.minute = _calendarEvents[eventIdx].event.end.minute;
 80046a0:	4928      	ldr	r1, [pc, #160]	; (8004744 <_getNextAlarm+0x254>)
 80046a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046a4:	4613      	mov	r3, r2
 80046a6:	005b      	lsls	r3, r3, #1
 80046a8:	4413      	add	r3, r2
 80046aa:	00db      	lsls	r3, r3, #3
 80046ac:	440b      	add	r3, r1
 80046ae:	330a      	adds	r3, #10
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	763b      	strb	r3, [r7, #24]
				nextAlarmDateTime.second = _calendarEvents[eventIdx].event.end.second;
 80046b4:	4923      	ldr	r1, [pc, #140]	; (8004744 <_getNextAlarm+0x254>)
 80046b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046b8:	4613      	mov	r3, r2
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	4413      	add	r3, r2
 80046be:	00db      	lsls	r3, r3, #3
 80046c0:	440b      	add	r3, r1
 80046c2:	330b      	adds	r3, #11
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	767b      	strb	r3, [r7, #25]

				// set found
				nextAlarmFound = true;
 80046c8:	2301      	movs	r3, #1
 80046ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				*inEvent = true;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2201      	movs	r2, #1
 80046d2:	701a      	strb	r2, [r3, #0]
 80046d4:	e009      	b.n	80046ea <_getNextAlarm+0x1fa>
			}

			// traverse to next event
			else {
				eventIdx = _calendarEvents[eventIdx].next;
 80046d6:	491b      	ldr	r1, [pc, #108]	; (8004744 <_getNextAlarm+0x254>)
 80046d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046da:	4613      	mov	r3, r2
 80046dc:	005b      	lsls	r3, r3, #1
 80046de:	4413      	add	r3, r2
 80046e0:	00db      	lsls	r3, r3, #3
 80046e2:	440b      	add	r3, r1
 80046e4:	3314      	adds	r3, #20
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	627b      	str	r3, [r7, #36]	; 0x24
		while (eventIdx != -1 && !nextAlarmFound) {
 80046ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046f0:	d007      	beq.n	8004702 <_getNextAlarm+0x212>
 80046f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046f6:	f083 0301 	eor.w	r3, r3, #1
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	f47f af2e 	bne.w	800455e <_getNextAlarm+0x6e>
			}
		}
	}

	// If there is no next alarm, then return no alarm
	if (!nextAlarmFound) {
 8004702:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004706:	f083 0301 	eor.w	r3, r3, #1
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	d007      	beq.n	8004720 <_getNextAlarm+0x230>
		dateTime = NULL;
 8004710:	2300      	movs	r3, #0
 8004712:	60fb      	str	r3, [r7, #12]
		*nowEventIdx = -1;
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800471a:	601a      	str	r2, [r3, #0]
		return false;
 800471c:	2300      	movs	r3, #0
 800471e:	e00b      	b.n	8004738 <_getNextAlarm+0x248>
	}

	// Return the next alarm found.
	else {
		*dateTime = nextAlarmDateTime;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	461a      	mov	r2, r3
 8004724:	f107 0314 	add.w	r3, r7, #20
 8004728:	6818      	ldr	r0, [r3, #0]
 800472a:	6010      	str	r0, [r2, #0]
 800472c:	889b      	ldrh	r3, [r3, #4]
 800472e:	8093      	strh	r3, [r2, #4]
		*nowEventIdx = eventIdx;
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004734:	601a      	str	r2, [r3, #0]
		return true;
 8004736:	2301      	movs	r3, #1
	}
}
 8004738:	4618      	mov	r0, r3
 800473a:	372c      	adds	r7, #44	; 0x2c
 800473c:	46bd      	mov	sp, r7
 800473e:	bd90      	pop	{r4, r7, pc}
 8004740:	2000000c 	.word	0x2000000c
 8004744:	2000016c 	.word	0x2000016c

08004748 <_addEvent>:
 * Add an event to the linked list of calendar events.
 *
 * Note:  does not add in monotonic ordering or check for overlaps.
 */
bool _addEvent(const CalendarEvent* const event)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
	int tempEndOfHead;

	// if the calendar is full, return early
	if (_calendarFree == -1)
 8004750:	4b42      	ldr	r3, [pc, #264]	; (800485c <_addEvent+0x114>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004758:	d101      	bne.n	800475e <_addEvent+0x16>
	{
		return false;
 800475a:	2300      	movs	r3, #0
 800475c:	e079      	b.n	8004852 <_addEvent+0x10a>
	}

	// if the calendar is empty, insert at front
	if (_calendarHead == -1)
 800475e:	4b40      	ldr	r3, [pc, #256]	; (8004860 <_addEvent+0x118>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004766:	d128      	bne.n	80047ba <_addEvent+0x72>
	{
		// copy event into start of free linked list
		_copyEvent(&(_calendarEvents[_calendarFree].event), event);
 8004768:	4b3c      	ldr	r3, [pc, #240]	; (800485c <_addEvent+0x114>)
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	4613      	mov	r3, r2
 800476e:	005b      	lsls	r3, r3, #1
 8004770:	4413      	add	r3, r2
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	4a3b      	ldr	r2, [pc, #236]	; (8004864 <_addEvent+0x11c>)
 8004776:	4413      	add	r3, r2
 8004778:	6879      	ldr	r1, [r7, #4]
 800477a:	4618      	mov	r0, r3
 800477c:	f000 f874 	bl	8004868 <_copyEvent>

		// set the head
		_calendarHead = _calendarFree;
 8004780:	4b36      	ldr	r3, [pc, #216]	; (800485c <_addEvent+0x114>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a36      	ldr	r2, [pc, #216]	; (8004860 <_addEvent+0x118>)
 8004786:	6013      	str	r3, [r2, #0]

		// set free to next free
		_calendarFree = _calendarEvents[_calendarFree].next;
 8004788:	4b34      	ldr	r3, [pc, #208]	; (800485c <_addEvent+0x114>)
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	4935      	ldr	r1, [pc, #212]	; (8004864 <_addEvent+0x11c>)
 800478e:	4613      	mov	r3, r2
 8004790:	005b      	lsls	r3, r3, #1
 8004792:	4413      	add	r3, r2
 8004794:	00db      	lsls	r3, r3, #3
 8004796:	440b      	add	r3, r1
 8004798:	3314      	adds	r3, #20
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a2f      	ldr	r2, [pc, #188]	; (800485c <_addEvent+0x114>)
 800479e:	6013      	str	r3, [r2, #0]

		// set end of head list
		_calendarEvents[_calendarHead].next = -1;
 80047a0:	4b2f      	ldr	r3, [pc, #188]	; (8004860 <_addEvent+0x118>)
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	492f      	ldr	r1, [pc, #188]	; (8004864 <_addEvent+0x11c>)
 80047a6:	4613      	mov	r3, r2
 80047a8:	005b      	lsls	r3, r3, #1
 80047aa:	4413      	add	r3, r2
 80047ac:	00db      	lsls	r3, r3, #3
 80047ae:	440b      	add	r3, r1
 80047b0:	3314      	adds	r3, #20
 80047b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80047b6:	601a      	str	r2, [r3, #0]
 80047b8:	e04a      	b.n	8004850 <_addEvent+0x108>

	// if the calendar is not empty (or full), insert at end of list
	else
	{
		// find end of head
		tempEndOfHead = _calendarHead;
 80047ba:	4b29      	ldr	r3, [pc, #164]	; (8004860 <_addEvent+0x118>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	60fb      	str	r3, [r7, #12]
		while(_calendarEvents[tempEndOfHead].next != -1)
 80047c0:	e009      	b.n	80047d6 <_addEvent+0x8e>
			tempEndOfHead = _calendarEvents[tempEndOfHead].next;
 80047c2:	4928      	ldr	r1, [pc, #160]	; (8004864 <_addEvent+0x11c>)
 80047c4:	68fa      	ldr	r2, [r7, #12]
 80047c6:	4613      	mov	r3, r2
 80047c8:	005b      	lsls	r3, r3, #1
 80047ca:	4413      	add	r3, r2
 80047cc:	00db      	lsls	r3, r3, #3
 80047ce:	440b      	add	r3, r1
 80047d0:	3314      	adds	r3, #20
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	60fb      	str	r3, [r7, #12]
		while(_calendarEvents[tempEndOfHead].next != -1)
 80047d6:	4923      	ldr	r1, [pc, #140]	; (8004864 <_addEvent+0x11c>)
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	4613      	mov	r3, r2
 80047dc:	005b      	lsls	r3, r3, #1
 80047de:	4413      	add	r3, r2
 80047e0:	00db      	lsls	r3, r3, #3
 80047e2:	440b      	add	r3, r1
 80047e4:	3314      	adds	r3, #20
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047ec:	d1e9      	bne.n	80047c2 <_addEvent+0x7a>

		// copy events into start of free linked list
		_copyEvent(&(_calendarEvents[_calendarFree].event), event);
 80047ee:	4b1b      	ldr	r3, [pc, #108]	; (800485c <_addEvent+0x114>)
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	4613      	mov	r3, r2
 80047f4:	005b      	lsls	r3, r3, #1
 80047f6:	4413      	add	r3, r2
 80047f8:	00db      	lsls	r3, r3, #3
 80047fa:	4a1a      	ldr	r2, [pc, #104]	; (8004864 <_addEvent+0x11c>)
 80047fc:	4413      	add	r3, r2
 80047fe:	6879      	ldr	r1, [r7, #4]
 8004800:	4618      	mov	r0, r3
 8004802:	f000 f831 	bl	8004868 <_copyEvent>

		// link into head list
		_calendarEvents[tempEndOfHead].next = _calendarFree;
 8004806:	4b15      	ldr	r3, [pc, #84]	; (800485c <_addEvent+0x114>)
 8004808:	6819      	ldr	r1, [r3, #0]
 800480a:	4816      	ldr	r0, [pc, #88]	; (8004864 <_addEvent+0x11c>)
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	4613      	mov	r3, r2
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	4413      	add	r3, r2
 8004814:	00db      	lsls	r3, r3, #3
 8004816:	4403      	add	r3, r0
 8004818:	3314      	adds	r3, #20
 800481a:	6019      	str	r1, [r3, #0]
		tempEndOfHead = _calendarFree;
 800481c:	4b0f      	ldr	r3, [pc, #60]	; (800485c <_addEvent+0x114>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	60fb      	str	r3, [r7, #12]

		// set free to next free
			_calendarFree = _calendarEvents[_calendarFree].next;
 8004822:	4b0e      	ldr	r3, [pc, #56]	; (800485c <_addEvent+0x114>)
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	490f      	ldr	r1, [pc, #60]	; (8004864 <_addEvent+0x11c>)
 8004828:	4613      	mov	r3, r2
 800482a:	005b      	lsls	r3, r3, #1
 800482c:	4413      	add	r3, r2
 800482e:	00db      	lsls	r3, r3, #3
 8004830:	440b      	add	r3, r1
 8004832:	3314      	adds	r3, #20
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a09      	ldr	r2, [pc, #36]	; (800485c <_addEvent+0x114>)
 8004838:	6013      	str	r3, [r2, #0]

		// set end of head list
		_calendarEvents[tempEndOfHead].next = -1;
 800483a:	490a      	ldr	r1, [pc, #40]	; (8004864 <_addEvent+0x11c>)
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	4613      	mov	r3, r2
 8004840:	005b      	lsls	r3, r3, #1
 8004842:	4413      	add	r3, r2
 8004844:	00db      	lsls	r3, r3, #3
 8004846:	440b      	add	r3, r1
 8004848:	3314      	adds	r3, #20
 800484a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800484e:	601a      	str	r2, [r3, #0]
	}

	// return okay
	return true;
 8004850:	2301      	movs	r3, #1
}
 8004852:	4618      	mov	r0, r3
 8004854:	3710      	adds	r7, #16
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	2000196c 	.word	0x2000196c
 8004860:	2000000c 	.word	0x2000000c
 8004864:	2000016c 	.word	0x2000016c

08004868 <_copyEvent>:
/* _copyEvent
 *
 * Copy the contents of one CalenderEvent into another.
 */
void _copyEvent(CalendarEvent* const to, const CalendarEvent* const from)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
	to->start.year = from->start.year;
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	781a      	ldrb	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	701a      	strb	r2, [r3, #0]
	to->start.month = from->start.month;
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	785a      	ldrb	r2, [r3, #1]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	705a      	strb	r2, [r3, #1]
	to->start.day = from->start.day;
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	789a      	ldrb	r2, [r3, #2]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	709a      	strb	r2, [r3, #2]
	to->start.hour = from->start.hour;
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	78da      	ldrb	r2, [r3, #3]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	70da      	strb	r2, [r3, #3]
	to->start.minute = from->start.minute;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	791a      	ldrb	r2, [r3, #4]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	711a      	strb	r2, [r3, #4]
	to->start.second = from->start.second;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	795a      	ldrb	r2, [r3, #5]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	715a      	strb	r2, [r3, #5]
	to->start_callback = from->start_callback;
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	68da      	ldr	r2, [r3, #12]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	60da      	str	r2, [r3, #12]
	to->end.year = from->end.year;
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	799a      	ldrb	r2, [r3, #6]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	719a      	strb	r2, [r3, #6]
	to->end.month = from->end.month;
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	79da      	ldrb	r2, [r3, #7]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	71da      	strb	r2, [r3, #7]
	to->end.day = from->end.day;
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	7a1a      	ldrb	r2, [r3, #8]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	721a      	strb	r2, [r3, #8]
	to->end.hour = from->end.hour;
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	7a5a      	ldrb	r2, [r3, #9]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	725a      	strb	r2, [r3, #9]
	to->end.minute = from->end.minute;
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	7a9a      	ldrb	r2, [r3, #10]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	729a      	strb	r2, [r3, #10]
	to->end.second = from->end.second;
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	7ada      	ldrb	r2, [r3, #11]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	72da      	strb	r2, [r3, #11]
	to->end_callback = from->end_callback;
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	691a      	ldr	r2, [r3, #16]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	611a      	str	r2, [r3, #16]
}
 80048e2:	bf00      	nop
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bc80      	pop	{r7}
 80048ea:	4770      	bx	lr

080048ec <_update>:
 * appropriately.
 *
 * Also handles reseting the alarm for events that occur in a following month/year.
 */
void _update(void)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b094      	sub	sp, #80	; 0x50
 80048f0:	af00      	add	r7, sp, #0
	DateTime nextAlarm;
	int currentEventIdx;
	bool withinEvent;

	// get calendar alarm for next alarm in event list relative to now
	if (_getNextAlarm(&nextAlarm, &currentEventIdx, &withinEvent)) {
 80048f2:	f107 0243 	add.w	r2, r7, #67	; 0x43
 80048f6:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80048fa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80048fe:	4618      	mov	r0, r3
 8004900:	f7ff fdf6 	bl	80044f0 <_getNextAlarm>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	f000 80bf 	beq.w	8004a8a <_update+0x19e>
		// set alarm for next event transition (start or end of event)
		rtcCalendarControl_setAlarm_A(nextAlarm.day, nextAlarm.hour, nextAlarm.minute, nextAlarm.second);
 800490c:	f897 004a 	ldrb.w	r0, [r7, #74]	; 0x4a
 8004910:	f897 104b 	ldrb.w	r1, [r7, #75]	; 0x4b
 8004914:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8004918:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800491c:	f000 faac 	bl	8004e78 <rtcCalendarControl_setAlarm_A>

		// if the current event has changed (event ended or began), then run appropriate
		// callback functions

		// if entering an event from no event
		if (withinEvent && !CURRENTLY_IN_EVENT) {
 8004920:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004924:	2b00      	cmp	r3, #0
 8004926:	d01c      	beq.n	8004962 <_update+0x76>
 8004928:	4b69      	ldr	r3, [pc, #420]	; (8004ad0 <_update+0x1e4>)
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	f083 0301 	eor.w	r3, r3, #1
 8004930:	b2db      	uxtb	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d015      	beq.n	8004962 <_update+0x76>

			// call start event callback
			if (_calendarEvents[currentEventIdx].event.start_callback != NULL)
 8004936:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004938:	4966      	ldr	r1, [pc, #408]	; (8004ad4 <_update+0x1e8>)
 800493a:	4613      	mov	r3, r2
 800493c:	005b      	lsls	r3, r3, #1
 800493e:	4413      	add	r3, r2
 8004940:	00db      	lsls	r3, r3, #3
 8004942:	440b      	add	r3, r1
 8004944:	330c      	adds	r3, #12
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d061      	beq.n	8004a10 <_update+0x124>
				(*_calendarEvents[currentEventIdx].event.start_callback)();
 800494c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800494e:	4961      	ldr	r1, [pc, #388]	; (8004ad4 <_update+0x1e8>)
 8004950:	4613      	mov	r3, r2
 8004952:	005b      	lsls	r3, r3, #1
 8004954:	4413      	add	r3, r2
 8004956:	00db      	lsls	r3, r3, #3
 8004958:	440b      	add	r3, r1
 800495a:	330c      	adds	r3, #12
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4798      	blx	r3
			if (_calendarEvents[currentEventIdx].event.start_callback != NULL)
 8004960:	e056      	b.n	8004a10 <_update+0x124>
		}

		// if entering an event from another event
		else if (withinEvent && CURRENTLY_IN_EVENT) {
 8004962:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004966:	2b00      	cmp	r3, #0
 8004968:	d030      	beq.n	80049cc <_update+0xe0>
 800496a:	4b59      	ldr	r3, [pc, #356]	; (8004ad0 <_update+0x1e4>)
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d02c      	beq.n	80049cc <_update+0xe0>
			// call end event callback for event just left
			if (_calendarEvents[_currentEvent].event.end_callback != NULL)
 8004972:	4b59      	ldr	r3, [pc, #356]	; (8004ad8 <_update+0x1ec>)
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	4957      	ldr	r1, [pc, #348]	; (8004ad4 <_update+0x1e8>)
 8004978:	4613      	mov	r3, r2
 800497a:	005b      	lsls	r3, r3, #1
 800497c:	4413      	add	r3, r2
 800497e:	00db      	lsls	r3, r3, #3
 8004980:	440b      	add	r3, r1
 8004982:	3310      	adds	r3, #16
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00a      	beq.n	80049a0 <_update+0xb4>
				(*_calendarEvents[_currentEvent].event.end_callback)();
 800498a:	4b53      	ldr	r3, [pc, #332]	; (8004ad8 <_update+0x1ec>)
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	4951      	ldr	r1, [pc, #324]	; (8004ad4 <_update+0x1e8>)
 8004990:	4613      	mov	r3, r2
 8004992:	005b      	lsls	r3, r3, #1
 8004994:	4413      	add	r3, r2
 8004996:	00db      	lsls	r3, r3, #3
 8004998:	440b      	add	r3, r1
 800499a:	3310      	adds	r3, #16
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4798      	blx	r3

			// call start event callback for event just entered
			if (_calendarEvents[currentEventIdx].event.start_callback != NULL)
 80049a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80049a2:	494c      	ldr	r1, [pc, #304]	; (8004ad4 <_update+0x1e8>)
 80049a4:	4613      	mov	r3, r2
 80049a6:	005b      	lsls	r3, r3, #1
 80049a8:	4413      	add	r3, r2
 80049aa:	00db      	lsls	r3, r3, #3
 80049ac:	440b      	add	r3, r1
 80049ae:	330c      	adds	r3, #12
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d02c      	beq.n	8004a10 <_update+0x124>
				(*_calendarEvents[currentEventIdx].event.start_callback)();
 80049b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80049b8:	4946      	ldr	r1, [pc, #280]	; (8004ad4 <_update+0x1e8>)
 80049ba:	4613      	mov	r3, r2
 80049bc:	005b      	lsls	r3, r3, #1
 80049be:	4413      	add	r3, r2
 80049c0:	00db      	lsls	r3, r3, #3
 80049c2:	440b      	add	r3, r1
 80049c4:	330c      	adds	r3, #12
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4798      	blx	r3
			if (_calendarEvents[currentEventIdx].event.start_callback != NULL)
 80049ca:	e021      	b.n	8004a10 <_update+0x124>

		}

		// if exiting an event into no event
		else if (!withinEvent && CURRENTLY_IN_EVENT) {
 80049cc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80049d0:	f083 0301 	eor.w	r3, r3, #1
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d01a      	beq.n	8004a10 <_update+0x124>
 80049da:	4b3d      	ldr	r3, [pc, #244]	; (8004ad0 <_update+0x1e4>)
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d016      	beq.n	8004a10 <_update+0x124>
			// call end event callback for event just left
			if (_calendarEvents[_currentEvent].event.end_callback != NULL)
 80049e2:	4b3d      	ldr	r3, [pc, #244]	; (8004ad8 <_update+0x1ec>)
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	493b      	ldr	r1, [pc, #236]	; (8004ad4 <_update+0x1e8>)
 80049e8:	4613      	mov	r3, r2
 80049ea:	005b      	lsls	r3, r3, #1
 80049ec:	4413      	add	r3, r2
 80049ee:	00db      	lsls	r3, r3, #3
 80049f0:	440b      	add	r3, r1
 80049f2:	3310      	adds	r3, #16
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d00a      	beq.n	8004a10 <_update+0x124>
				(*_calendarEvents[_currentEvent].event.end_callback)();
 80049fa:	4b37      	ldr	r3, [pc, #220]	; (8004ad8 <_update+0x1ec>)
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	4935      	ldr	r1, [pc, #212]	; (8004ad4 <_update+0x1e8>)
 8004a00:	4613      	mov	r3, r2
 8004a02:	005b      	lsls	r3, r3, #1
 8004a04:	4413      	add	r3, r2
 8004a06:	00db      	lsls	r3, r3, #3
 8004a08:	440b      	add	r3, r1
 8004a0a:	3310      	adds	r3, #16
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4798      	blx	r3

		// else, alarm is just being reset for next month/year


		// update current event
		_currentEvent = currentEventIdx;
 8004a10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a12:	4a31      	ldr	r2, [pc, #196]	; (8004ad8 <_update+0x1ec>)
 8004a14:	6013      	str	r3, [r2, #0]
		if (withinEvent)
 8004a16:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d01b      	beq.n	8004a56 <_update+0x16a>
		{
			_isInEvent = true;
 8004a1e:	4b2c      	ldr	r3, [pc, #176]	; (8004ad0 <_update+0x1e4>)
 8004a20:	2201      	movs	r2, #1
 8004a22:	701a      	strb	r2, [r3, #0]
			// for testing purposes
			char body[UART_PACKET_PAYLOAD_SIZE] = {0};
 8004a24:	2300      	movs	r3, #0
 8004a26:	607b      	str	r3, [r7, #4]
 8004a28:	f107 0308 	add.w	r3, r7, #8
 8004a2c:	2238      	movs	r2, #56	; 0x38
 8004a2e:	2100      	movs	r1, #0
 8004a30:	4618      	mov	r0, r3
 8004a32:	f001 f87f 	bl	8005b34 <memset>
			snprintf(body, UART_PACKET_SIZE, "IN EVENT %d", _currentEvent+1);
 8004a36:	4b28      	ldr	r3, [pc, #160]	; (8004ad8 <_update+0x1ec>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	1d38      	adds	r0, r7, #4
 8004a3e:	4a27      	ldr	r2, [pc, #156]	; (8004adc <_update+0x1f0>)
 8004a40:	2140      	movs	r1, #64	; 0x40
 8004a42:	f001 f87f 	bl	8005b44 <sniprintf>
			desktopAppSession_enqueueMessage("MESG", body);
 8004a46:	1d3b      	adds	r3, r7, #4
 8004a48:	4619      	mov	r1, r3
 8004a4a:	4825      	ldr	r0, [pc, #148]	; (8004ae0 <_update+0x1f4>)
 8004a4c:	f000 fce0 	bl	8005410 <desktopAppSession_enqueueMessage>
			desktopAppSession_update();
 8004a50:	f000 fcc6 	bl	80053e0 <desktopAppSession_update>
 8004a54:	e034      	b.n	8004ac0 <_update+0x1d4>
		}
		else
		{
			_isInEvent = false;
 8004a56:	4b1e      	ldr	r3, [pc, #120]	; (8004ad0 <_update+0x1e4>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	701a      	strb	r2, [r3, #0]
			// for testing purposes
			char body[UART_PACKET_PAYLOAD_SIZE] = {0};
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	607b      	str	r3, [r7, #4]
 8004a60:	f107 0308 	add.w	r3, r7, #8
 8004a64:	2238      	movs	r2, #56	; 0x38
 8004a66:	2100      	movs	r1, #0
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f001 f863 	bl	8005b34 <memset>
			snprintf(body, UART_PACKET_SIZE, "NOT IN EVENT");
 8004a6e:	1d3b      	adds	r3, r7, #4
 8004a70:	4a1c      	ldr	r2, [pc, #112]	; (8004ae4 <_update+0x1f8>)
 8004a72:	2140      	movs	r1, #64	; 0x40
 8004a74:	4618      	mov	r0, r3
 8004a76:	f001 f865 	bl	8005b44 <sniprintf>
			desktopAppSession_enqueueMessage("MESG", body);
 8004a7a:	1d3b      	adds	r3, r7, #4
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	4818      	ldr	r0, [pc, #96]	; (8004ae0 <_update+0x1f4>)
 8004a80:	f000 fcc6 	bl	8005410 <desktopAppSession_enqueueMessage>
			desktopAppSession_update();
 8004a84:	f000 fcac 	bl	80053e0 <desktopAppSession_update>
 8004a88:	e01a      	b.n	8004ac0 <_update+0x1d4>

	// if there is no alarm to set, disable the alarm and exit any events
	else {
//			diableAlarm_A();

		if (CURRENTLY_IN_EVENT) {
 8004a8a:	4b11      	ldr	r3, [pc, #68]	; (8004ad0 <_update+0x1e4>)
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d016      	beq.n	8004ac0 <_update+0x1d4>
			// call end event callback for event just left
			if (_calendarEvents[_currentEvent].event.end_callback != NULL)
 8004a92:	4b11      	ldr	r3, [pc, #68]	; (8004ad8 <_update+0x1ec>)
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	490f      	ldr	r1, [pc, #60]	; (8004ad4 <_update+0x1e8>)
 8004a98:	4613      	mov	r3, r2
 8004a9a:	005b      	lsls	r3, r3, #1
 8004a9c:	4413      	add	r3, r2
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	440b      	add	r3, r1
 8004aa2:	3310      	adds	r3, #16
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d00a      	beq.n	8004ac0 <_update+0x1d4>
				(*_calendarEvents[_currentEvent].event.end_callback)();
 8004aaa:	4b0b      	ldr	r3, [pc, #44]	; (8004ad8 <_update+0x1ec>)
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	4909      	ldr	r1, [pc, #36]	; (8004ad4 <_update+0x1e8>)
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	005b      	lsls	r3, r3, #1
 8004ab4:	4413      	add	r3, r2
 8004ab6:	00db      	lsls	r3, r3, #3
 8004ab8:	440b      	add	r3, r1
 8004aba:	3310      	adds	r3, #16
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4798      	blx	r3
		}
	}

	// reset alarm fired flag
	_alarmAFired = false;
 8004ac0:	4b09      	ldr	r3, [pc, #36]	; (8004ae8 <_update+0x1fc>)
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	701a      	strb	r2, [r3, #0]
}
 8004ac6:	bf00      	nop
 8004ac8:	3750      	adds	r7, #80	; 0x50
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	2000016a 	.word	0x2000016a
 8004ad4:	2000016c 	.word	0x2000016c
 8004ad8:	20000010 	.word	0x20000010
 8004adc:	08006e7c 	.word	0x08006e7c
 8004ae0:	08006e88 	.word	0x08006e88
 8004ae4:	08006e90 	.word	0x08006e90
 8004ae8:	2000016b 	.word	0x2000016b

08004aec <_resetEvents>:
/* _resetEvents
 *
 * Resets/clears the static linked list of calendar events.
 */
void _resetEvents(void)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
	// disable the alarm in case that it has been set
	rtcCalendarControl_diableAlarm_A();
 8004af2:	f000 fa63 	bl	8004fbc <rtcCalendarControl_diableAlarm_A>

	// reset/clear operational variables
	_calendarHead = -1;
 8004af6:	4b18      	ldr	r3, [pc, #96]	; (8004b58 <_resetEvents+0x6c>)
 8004af8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004afc:	601a      	str	r2, [r3, #0]
	_calendarFree = 0;
 8004afe:	4b17      	ldr	r3, [pc, #92]	; (8004b5c <_resetEvents+0x70>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	601a      	str	r2, [r3, #0]
	_currentEvent = -1;
 8004b04:	4b16      	ldr	r3, [pc, #88]	; (8004b60 <_resetEvents+0x74>)
 8004b06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b0a:	601a      	str	r2, [r3, #0]
	_isInEvent = false;
 8004b0c:	4b15      	ldr	r3, [pc, #84]	; (8004b64 <_resetEvents+0x78>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	701a      	strb	r2, [r3, #0]
	for (int idx = 0; idx < MAX_NUM_EVENTS - 1; idx++)
 8004b12:	2300      	movs	r3, #0
 8004b14:	607b      	str	r3, [r7, #4]
 8004b16:	e00d      	b.n	8004b34 <_resetEvents+0x48>
	{
		_calendarEvents[idx].next = idx + 1;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	1c59      	adds	r1, r3, #1
 8004b1c:	4812      	ldr	r0, [pc, #72]	; (8004b68 <_resetEvents+0x7c>)
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	4613      	mov	r3, r2
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	4413      	add	r3, r2
 8004b26:	00db      	lsls	r3, r3, #3
 8004b28:	4403      	add	r3, r0
 8004b2a:	3314      	adds	r3, #20
 8004b2c:	6019      	str	r1, [r3, #0]
	for (int idx = 0; idx < MAX_NUM_EVENTS - 1; idx++)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	3301      	adds	r3, #1
 8004b32:	607b      	str	r3, [r7, #4]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2bfe      	cmp	r3, #254	; 0xfe
 8004b38:	ddee      	ble.n	8004b18 <_resetEvents+0x2c>
	}
	_calendarEvents[MAX_NUM_EVENTS - 1].next = -1;
 8004b3a:	4b0b      	ldr	r3, [pc, #44]	; (8004b68 <_resetEvents+0x7c>)
 8004b3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b40:	461a      	mov	r2, r3
 8004b42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004b46:	f8c2 37fc 	str.w	r3, [r2, #2044]	; 0x7fc
	_isRunning = false;
 8004b4a:	4b08      	ldr	r3, [pc, #32]	; (8004b6c <_resetEvents+0x80>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	701a      	strb	r2, [r3, #0]
}
 8004b50:	bf00      	nop
 8004b52:	3708      	adds	r7, #8
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	2000000c 	.word	0x2000000c
 8004b5c:	2000196c 	.word	0x2000196c
 8004b60:	20000010 	.word	0x20000010
 8004b64:	2000016a 	.word	0x2000016a
 8004b68:	2000016c 	.word	0x2000016c
 8004b6c:	20000169 	.word	0x20000169

08004b70 <rtcCalendarControl_init>:
 * Initializes the module and stores a pointer to the HAL RTC handle.
 *
 * Note: will not reinitialize if already initialized.
 */
RtcUtilsStatus rtcCalendarControl_init(RTC_HandleTypeDef* const hrtc)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
	// if an initialized RTC handle has been passed
	if (!IS_RTC_INIT(_rtc_handle))
 8004b78:	4b09      	ldr	r3, [pc, #36]	; (8004ba0 <rtcCalendarControl_init+0x30>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d004      	beq.n	8004b8a <rtcCalendarControl_init+0x1a>
 8004b80:	4b07      	ldr	r3, [pc, #28]	; (8004ba0 <rtcCalendarControl_init+0x30>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d104      	bne.n	8004b94 <rtcCalendarControl_init+0x24>
	{
		_rtc_handle = hrtc;		// store handle pointer
 8004b8a:	4a05      	ldr	r2, [pc, #20]	; (8004ba0 <rtcCalendarControl_init+0x30>)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6013      	str	r3, [r2, #0]
		return RTC_CALENDAR_CONTROL_OKAY;
 8004b90:	2300      	movs	r3, #0
 8004b92:	e000      	b.n	8004b96 <rtcCalendarControl_init+0x26>
	}

	// an invalid handle or uninitialized handle passed
	else
	{
		return RTC_CALENDAR_CONTROL_NOT_INIT;
 8004b94:	2301      	movs	r3, #1
	}
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	370c      	adds	r7, #12
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bc80      	pop	{r7}
 8004b9e:	4770      	bx	lr
 8004ba0:	20001970 	.word	0x20001970

08004ba4 <rtcCalendarControl_setDateTime>:
 * Note: does not check if parameters are within correct range.
 */
RtcUtilsStatus rtcCalendarControl_setDateTime(const uint8_t year, const uint8_t month,
		const uint8_t day, const uint8_t hour, const uint8_t minute,
		const uint8_t second)
{
 8004ba4:	b590      	push	{r4, r7, lr}
 8004ba6:	b089      	sub	sp, #36	; 0x24
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	4604      	mov	r4, r0
 8004bac:	4608      	mov	r0, r1
 8004bae:	4611      	mov	r1, r2
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	4623      	mov	r3, r4
 8004bb4:	71fb      	strb	r3, [r7, #7]
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	71bb      	strb	r3, [r7, #6]
 8004bba:	460b      	mov	r3, r1
 8004bbc:	717b      	strb	r3, [r7, #5]
 8004bbe:	4613      	mov	r3, r2
 8004bc0:	713b      	strb	r3, [r7, #4]
	RTC_DateTypeDef date;
	RTC_TimeTypeDef time;

	// if module has been initialized
	if (IS_RTC_INIT(_rtc_handle))
 8004bc2:	4b61      	ldr	r3, [pc, #388]	; (8004d48 <rtcCalendarControl_setDateTime+0x1a4>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	f000 80b8 	beq.w	8004d3c <rtcCalendarControl_setDateTime+0x198>
 8004bcc:	4b5e      	ldr	r3, [pc, #376]	; (8004d48 <rtcCalendarControl_setDateTime+0x1a4>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	f000 80b2 	beq.w	8004d3c <rtcCalendarControl_setDateTime+0x198>
	{
		// convert from decimal to BCD
		date.Year = ((year/10) << 4) | (year % 10);
 8004bd8:	79fb      	ldrb	r3, [r7, #7]
 8004bda:	4a5c      	ldr	r2, [pc, #368]	; (8004d4c <rtcCalendarControl_setDateTime+0x1a8>)
 8004bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8004be0:	08db      	lsrs	r3, r3, #3
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	011b      	lsls	r3, r3, #4
 8004be6:	b258      	sxtb	r0, r3
 8004be8:	79fa      	ldrb	r2, [r7, #7]
 8004bea:	4b58      	ldr	r3, [pc, #352]	; (8004d4c <rtcCalendarControl_setDateTime+0x1a8>)
 8004bec:	fba3 1302 	umull	r1, r3, r3, r2
 8004bf0:	08d9      	lsrs	r1, r3, #3
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	440b      	add	r3, r1
 8004bf8:	005b      	lsls	r3, r3, #1
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	b25b      	sxtb	r3, r3
 8004c00:	4303      	orrs	r3, r0
 8004c02:	b25b      	sxtb	r3, r3
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	77fb      	strb	r3, [r7, #31]
		date.Month = ((month/10) << 4) | (month % 10);
 8004c08:	79bb      	ldrb	r3, [r7, #6]
 8004c0a:	4a50      	ldr	r2, [pc, #320]	; (8004d4c <rtcCalendarControl_setDateTime+0x1a8>)
 8004c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c10:	08db      	lsrs	r3, r3, #3
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	011b      	lsls	r3, r3, #4
 8004c16:	b258      	sxtb	r0, r3
 8004c18:	79ba      	ldrb	r2, [r7, #6]
 8004c1a:	4b4c      	ldr	r3, [pc, #304]	; (8004d4c <rtcCalendarControl_setDateTime+0x1a8>)
 8004c1c:	fba3 1302 	umull	r1, r3, r3, r2
 8004c20:	08d9      	lsrs	r1, r3, #3
 8004c22:	460b      	mov	r3, r1
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	440b      	add	r3, r1
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	b25b      	sxtb	r3, r3
 8004c30:	4303      	orrs	r3, r0
 8004c32:	b25b      	sxtb	r3, r3
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	777b      	strb	r3, [r7, #29]
		date.Date = ((day/10) << 4) | (day % 10);
 8004c38:	797b      	ldrb	r3, [r7, #5]
 8004c3a:	4a44      	ldr	r2, [pc, #272]	; (8004d4c <rtcCalendarControl_setDateTime+0x1a8>)
 8004c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c40:	08db      	lsrs	r3, r3, #3
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	011b      	lsls	r3, r3, #4
 8004c46:	b258      	sxtb	r0, r3
 8004c48:	797a      	ldrb	r2, [r7, #5]
 8004c4a:	4b40      	ldr	r3, [pc, #256]	; (8004d4c <rtcCalendarControl_setDateTime+0x1a8>)
 8004c4c:	fba3 1302 	umull	r1, r3, r3, r2
 8004c50:	08d9      	lsrs	r1, r3, #3
 8004c52:	460b      	mov	r3, r1
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	440b      	add	r3, r1
 8004c58:	005b      	lsls	r3, r3, #1
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	b25b      	sxtb	r3, r3
 8004c60:	4303      	orrs	r3, r0
 8004c62:	b25b      	sxtb	r3, r3
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	77bb      	strb	r3, [r7, #30]
		date.WeekDay = 0;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	773b      	strb	r3, [r7, #28]
		time.Hours = ((hour/10) << 4) | (hour % 10);
 8004c6c:	793b      	ldrb	r3, [r7, #4]
 8004c6e:	4a37      	ldr	r2, [pc, #220]	; (8004d4c <rtcCalendarControl_setDateTime+0x1a8>)
 8004c70:	fba2 2303 	umull	r2, r3, r2, r3
 8004c74:	08db      	lsrs	r3, r3, #3
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	011b      	lsls	r3, r3, #4
 8004c7a:	b258      	sxtb	r0, r3
 8004c7c:	793a      	ldrb	r2, [r7, #4]
 8004c7e:	4b33      	ldr	r3, [pc, #204]	; (8004d4c <rtcCalendarControl_setDateTime+0x1a8>)
 8004c80:	fba3 1302 	umull	r1, r3, r3, r2
 8004c84:	08d9      	lsrs	r1, r3, #3
 8004c86:	460b      	mov	r3, r1
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	440b      	add	r3, r1
 8004c8c:	005b      	lsls	r3, r3, #1
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	b25b      	sxtb	r3, r3
 8004c94:	4303      	orrs	r3, r0
 8004c96:	b25b      	sxtb	r3, r3
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	723b      	strb	r3, [r7, #8]
		time.Minutes = ((minute/10) << 4) | (minute % 10);
 8004c9c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004ca0:	4a2a      	ldr	r2, [pc, #168]	; (8004d4c <rtcCalendarControl_setDateTime+0x1a8>)
 8004ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca6:	08db      	lsrs	r3, r3, #3
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	011b      	lsls	r3, r3, #4
 8004cac:	b258      	sxtb	r0, r3
 8004cae:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8004cb2:	4b26      	ldr	r3, [pc, #152]	; (8004d4c <rtcCalendarControl_setDateTime+0x1a8>)
 8004cb4:	fba3 1302 	umull	r1, r3, r3, r2
 8004cb8:	08d9      	lsrs	r1, r3, #3
 8004cba:	460b      	mov	r3, r1
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	440b      	add	r3, r1
 8004cc0:	005b      	lsls	r3, r3, #1
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	b25b      	sxtb	r3, r3
 8004cc8:	4303      	orrs	r3, r0
 8004cca:	b25b      	sxtb	r3, r3
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	727b      	strb	r3, [r7, #9]
		time.Seconds = ((second/10) << 4) | (second % 10);
 8004cd0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004cd4:	4a1d      	ldr	r2, [pc, #116]	; (8004d4c <rtcCalendarControl_setDateTime+0x1a8>)
 8004cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cda:	08db      	lsrs	r3, r3, #3
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	011b      	lsls	r3, r3, #4
 8004ce0:	b258      	sxtb	r0, r3
 8004ce2:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8004ce6:	4b19      	ldr	r3, [pc, #100]	; (8004d4c <rtcCalendarControl_setDateTime+0x1a8>)
 8004ce8:	fba3 1302 	umull	r1, r3, r3, r2
 8004cec:	08d9      	lsrs	r1, r3, #3
 8004cee:	460b      	mov	r3, r1
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	440b      	add	r3, r1
 8004cf4:	005b      	lsls	r3, r3, #1
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	b25b      	sxtb	r3, r3
 8004cfc:	4303      	orrs	r3, r0
 8004cfe:	b25b      	sxtb	r3, r3
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	72bb      	strb	r3, [r7, #10]

		// Set the date.
		if (HAL_RTC_SetDate(_rtc_handle, &date, RTC_FORMAT_BCD) != HAL_OK) {
 8004d04:	4b10      	ldr	r3, [pc, #64]	; (8004d48 <rtcCalendarControl_setDateTime+0x1a4>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f107 011c 	add.w	r1, r7, #28
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7fe f86c 	bl	8002dec <HAL_RTC_SetDate>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <rtcCalendarControl_setDateTime+0x17a>
			// HAL timeout
			return RTC_CALENDAR_CONTROL_TIMEOUT;
 8004d1a:	2302      	movs	r3, #2
 8004d1c:	e00f      	b.n	8004d3e <rtcCalendarControl_setDateTime+0x19a>
		}

		// Set the time.
		if (HAL_RTC_SetTime(_rtc_handle, &time, RTC_FORMAT_BCD) != HAL_OK) {
 8004d1e:	4b0a      	ldr	r3, [pc, #40]	; (8004d48 <rtcCalendarControl_setDateTime+0x1a4>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f107 0108 	add.w	r1, r7, #8
 8004d26:	2201      	movs	r2, #1
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7fd ff61 	bl	8002bf0 <HAL_RTC_SetTime>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <rtcCalendarControl_setDateTime+0x194>
			// HAL timeout
			return RTC_CALENDAR_CONTROL_TIMEOUT;
 8004d34:	2302      	movs	r3, #2
 8004d36:	e002      	b.n	8004d3e <rtcCalendarControl_setDateTime+0x19a>
		}

		return RTC_CALENDAR_CONTROL_OKAY;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	e000      	b.n	8004d3e <rtcCalendarControl_setDateTime+0x19a>
	}

	// the module has not been initialized
	else
	{
		return RTC_CALENDAR_CONTROL_NOT_INIT;
 8004d3c:	2301      	movs	r3, #1
	}
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3724      	adds	r7, #36	; 0x24
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd90      	pop	{r4, r7, pc}
 8004d46:	bf00      	nop
 8004d48:	20001970 	.word	0x20001970
 8004d4c:	cccccccd 	.word	0xcccccccd

08004d50 <rtcCalendarControl_getDateTime>:
 * Gets the date and time within the RTC.
 */
RtcUtilsStatus rtcCalendarControl_getDateTime(uint8_t* const year, uint8_t* const month,
		uint8_t* const day, uint8_t* const hour, uint8_t* const minute,
		uint8_t* const second)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b08a      	sub	sp, #40	; 0x28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
 8004d5c:	603b      	str	r3, [r7, #0]
	RTC_TimeTypeDef time = {0};
 8004d5e:	f107 0314 	add.w	r3, r7, #20
 8004d62:	2200      	movs	r2, #0
 8004d64:	601a      	str	r2, [r3, #0]
 8004d66:	605a      	str	r2, [r3, #4]
 8004d68:	609a      	str	r2, [r3, #8]
 8004d6a:	60da      	str	r2, [r3, #12]
 8004d6c:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef date = {0};
 8004d6e:	2300      	movs	r3, #0
 8004d70:	613b      	str	r3, [r7, #16]

	// if the module has been initialized
	if (IS_RTC_INIT(_rtc_handle))
 8004d72:	4b40      	ldr	r3, [pc, #256]	; (8004e74 <rtcCalendarControl_getDateTime+0x124>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d076      	beq.n	8004e68 <rtcCalendarControl_getDateTime+0x118>
 8004d7a:	4b3e      	ldr	r3, [pc, #248]	; (8004e74 <rtcCalendarControl_getDateTime+0x124>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d071      	beq.n	8004e68 <rtcCalendarControl_getDateTime+0x118>
	{
		// Get the time and the date.
		HAL_RTC_GetTime(_rtc_handle, &time, RTC_FORMAT_BCD);
 8004d84:	4b3b      	ldr	r3, [pc, #236]	; (8004e74 <rtcCalendarControl_getDateTime+0x124>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f107 0114 	add.w	r1, r7, #20
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f7fd ffca 	bl	8002d28 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(_rtc_handle, &date, RTC_FORMAT_BCD);
 8004d94:	4b37      	ldr	r3, [pc, #220]	; (8004e74 <rtcCalendarControl_getDateTime+0x124>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f107 0110 	add.w	r1, r7, #16
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f7fe f8aa 	bl	8002ef8 <HAL_RTC_GetDate>

		// Return through parameters
		*year = ((date.Year & 0xF0) >> 4) * 10 + (date.Year & 0x0F);
 8004da4:	7cfb      	ldrb	r3, [r7, #19]
 8004da6:	091b      	lsrs	r3, r3, #4
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	461a      	mov	r2, r3
 8004dac:	0092      	lsls	r2, r2, #2
 8004dae:	4413      	add	r3, r2
 8004db0:	005b      	lsls	r3, r3, #1
 8004db2:	b2da      	uxtb	r2, r3
 8004db4:	7cfb      	ldrb	r3, [r7, #19]
 8004db6:	f003 030f 	and.w	r3, r3, #15
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	4413      	add	r3, r2
 8004dbe:	b2da      	uxtb	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	701a      	strb	r2, [r3, #0]
		*month = ((date.Month & 0xF0) >> 4) * 10 + (date.Month & 0x0F);
 8004dc4:	7c7b      	ldrb	r3, [r7, #17]
 8004dc6:	091b      	lsrs	r3, r3, #4
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	461a      	mov	r2, r3
 8004dcc:	0092      	lsls	r2, r2, #2
 8004dce:	4413      	add	r3, r2
 8004dd0:	005b      	lsls	r3, r3, #1
 8004dd2:	b2da      	uxtb	r2, r3
 8004dd4:	7c7b      	ldrb	r3, [r7, #17]
 8004dd6:	f003 030f 	and.w	r3, r3, #15
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	4413      	add	r3, r2
 8004dde:	b2da      	uxtb	r2, r3
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	701a      	strb	r2, [r3, #0]
		*day = ((date.Date & 0xF0) >> 4) * 10 + (date.Date & 0x0F);
 8004de4:	7cbb      	ldrb	r3, [r7, #18]
 8004de6:	091b      	lsrs	r3, r3, #4
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	461a      	mov	r2, r3
 8004dec:	0092      	lsls	r2, r2, #2
 8004dee:	4413      	add	r3, r2
 8004df0:	005b      	lsls	r3, r3, #1
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	7cbb      	ldrb	r3, [r7, #18]
 8004df6:	f003 030f 	and.w	r3, r3, #15
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	4413      	add	r3, r2
 8004dfe:	b2da      	uxtb	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	701a      	strb	r2, [r3, #0]
		*hour = ((time.Hours & 0xF0) >> 4) * 10 + (time.Hours & 0x0F);
 8004e04:	7d3b      	ldrb	r3, [r7, #20]
 8004e06:	091b      	lsrs	r3, r3, #4
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	0092      	lsls	r2, r2, #2
 8004e0e:	4413      	add	r3, r2
 8004e10:	005b      	lsls	r3, r3, #1
 8004e12:	b2da      	uxtb	r2, r3
 8004e14:	7d3b      	ldrb	r3, [r7, #20]
 8004e16:	f003 030f 	and.w	r3, r3, #15
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	4413      	add	r3, r2
 8004e1e:	b2da      	uxtb	r2, r3
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	701a      	strb	r2, [r3, #0]
		*minute = ((time.Minutes & 0xF0) >> 4) * 10 + (time.Minutes & 0x0F);
 8004e24:	7d7b      	ldrb	r3, [r7, #21]
 8004e26:	091b      	lsrs	r3, r3, #4
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	0092      	lsls	r2, r2, #2
 8004e2e:	4413      	add	r3, r2
 8004e30:	005b      	lsls	r3, r3, #1
 8004e32:	b2da      	uxtb	r2, r3
 8004e34:	7d7b      	ldrb	r3, [r7, #21]
 8004e36:	f003 030f 	and.w	r3, r3, #15
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	4413      	add	r3, r2
 8004e3e:	b2da      	uxtb	r2, r3
 8004e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e42:	701a      	strb	r2, [r3, #0]
		*second = ((time.Seconds & 0xF0) >> 4) * 10 + (time.Seconds & 0x0F);
 8004e44:	7dbb      	ldrb	r3, [r7, #22]
 8004e46:	091b      	lsrs	r3, r3, #4
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	0092      	lsls	r2, r2, #2
 8004e4e:	4413      	add	r3, r2
 8004e50:	005b      	lsls	r3, r3, #1
 8004e52:	b2da      	uxtb	r2, r3
 8004e54:	7dbb      	ldrb	r3, [r7, #22]
 8004e56:	f003 030f 	and.w	r3, r3, #15
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	4413      	add	r3, r2
 8004e5e:	b2da      	uxtb	r2, r3
 8004e60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e62:	701a      	strb	r2, [r3, #0]

		return RTC_CALENDAR_CONTROL_OKAY;
 8004e64:	2300      	movs	r3, #0
 8004e66:	e000      	b.n	8004e6a <rtcCalendarControl_getDateTime+0x11a>
	}

	// the module has not been initialized
	else
	{
		return RTC_CALENDAR_CONTROL_NOT_INIT;
 8004e68:	2301      	movs	r3, #1
	}
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3728      	adds	r7, #40	; 0x28
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	20001970 	.word	0x20001970

08004e78 <rtcCalendarControl_setAlarm_A>:
 *
 * Note: does not validate that parameters are within valid range.
 */
RtcUtilsStatus rtcCalendarControl_setAlarm_A(const uint8_t day, const uint8_t hour,
		const uint8_t minute, const uint8_t second)
{
 8004e78:	b590      	push	{r4, r7, lr}
 8004e7a:	b08f      	sub	sp, #60	; 0x3c
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	4604      	mov	r4, r0
 8004e80:	4608      	mov	r0, r1
 8004e82:	4611      	mov	r1, r2
 8004e84:	461a      	mov	r2, r3
 8004e86:	4623      	mov	r3, r4
 8004e88:	71fb      	strb	r3, [r7, #7]
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	71bb      	strb	r3, [r7, #6]
 8004e8e:	460b      	mov	r3, r1
 8004e90:	717b      	strb	r3, [r7, #5]
 8004e92:	4613      	mov	r3, r2
 8004e94:	713b      	strb	r3, [r7, #4]
  RTC_AlarmTypeDef alarm = {0};
 8004e96:	f107 030c 	add.w	r3, r7, #12
 8004e9a:	222c      	movs	r2, #44	; 0x2c
 8004e9c:	2100      	movs	r1, #0
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f000 fe48 	bl	8005b34 <memset>

  // if the module has been initialized
  if (IS_RTC_INIT(_rtc_handle))
 8004ea4:	4b43      	ldr	r3, [pc, #268]	; (8004fb4 <rtcCalendarControl_setAlarm_A+0x13c>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d07e      	beq.n	8004faa <rtcCalendarControl_setAlarm_A+0x132>
 8004eac:	4b41      	ldr	r3, [pc, #260]	; (8004fb4 <rtcCalendarControl_setAlarm_A+0x13c>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d079      	beq.n	8004faa <rtcCalendarControl_setAlarm_A+0x132>
  {
	  // settings for alarm
	  // convert decimal to BCD
	  alarm.AlarmDateWeekDay = ((day/10) << 4) | (day % 10);
 8004eb6:	79fb      	ldrb	r3, [r7, #7]
 8004eb8:	4a3f      	ldr	r2, [pc, #252]	; (8004fb8 <rtcCalendarControl_setAlarm_A+0x140>)
 8004eba:	fba2 2303 	umull	r2, r3, r2, r3
 8004ebe:	08db      	lsrs	r3, r3, #3
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	011b      	lsls	r3, r3, #4
 8004ec4:	b258      	sxtb	r0, r3
 8004ec6:	79fa      	ldrb	r2, [r7, #7]
 8004ec8:	4b3b      	ldr	r3, [pc, #236]	; (8004fb8 <rtcCalendarControl_setAlarm_A+0x140>)
 8004eca:	fba3 1302 	umull	r1, r3, r3, r2
 8004ece:	08d9      	lsrs	r1, r3, #3
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	440b      	add	r3, r1
 8004ed6:	005b      	lsls	r3, r3, #1
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	b25b      	sxtb	r3, r3
 8004ede:	4303      	orrs	r3, r0
 8004ee0:	b25b      	sxtb	r3, r3
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	  alarm.AlarmTime.Hours = ((hour/10) << 4) | (hour % 10);
 8004ee8:	79bb      	ldrb	r3, [r7, #6]
 8004eea:	4a33      	ldr	r2, [pc, #204]	; (8004fb8 <rtcCalendarControl_setAlarm_A+0x140>)
 8004eec:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef0:	08db      	lsrs	r3, r3, #3
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	011b      	lsls	r3, r3, #4
 8004ef6:	b258      	sxtb	r0, r3
 8004ef8:	79ba      	ldrb	r2, [r7, #6]
 8004efa:	4b2f      	ldr	r3, [pc, #188]	; (8004fb8 <rtcCalendarControl_setAlarm_A+0x140>)
 8004efc:	fba3 1302 	umull	r1, r3, r3, r2
 8004f00:	08d9      	lsrs	r1, r3, #3
 8004f02:	460b      	mov	r3, r1
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	440b      	add	r3, r1
 8004f08:	005b      	lsls	r3, r3, #1
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	b25b      	sxtb	r3, r3
 8004f10:	4303      	orrs	r3, r0
 8004f12:	b25b      	sxtb	r3, r3
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	733b      	strb	r3, [r7, #12]
	  alarm.AlarmTime.Minutes = ((minute/10) << 4) | (minute % 10);
 8004f18:	797b      	ldrb	r3, [r7, #5]
 8004f1a:	4a27      	ldr	r2, [pc, #156]	; (8004fb8 <rtcCalendarControl_setAlarm_A+0x140>)
 8004f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f20:	08db      	lsrs	r3, r3, #3
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	011b      	lsls	r3, r3, #4
 8004f26:	b258      	sxtb	r0, r3
 8004f28:	797a      	ldrb	r2, [r7, #5]
 8004f2a:	4b23      	ldr	r3, [pc, #140]	; (8004fb8 <rtcCalendarControl_setAlarm_A+0x140>)
 8004f2c:	fba3 1302 	umull	r1, r3, r3, r2
 8004f30:	08d9      	lsrs	r1, r3, #3
 8004f32:	460b      	mov	r3, r1
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	440b      	add	r3, r1
 8004f38:	005b      	lsls	r3, r3, #1
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	b25b      	sxtb	r3, r3
 8004f40:	4303      	orrs	r3, r0
 8004f42:	b25b      	sxtb	r3, r3
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	737b      	strb	r3, [r7, #13]
	  alarm.AlarmTime.Seconds = ((second/10) << 4) | (second % 10);
 8004f48:	793b      	ldrb	r3, [r7, #4]
 8004f4a:	4a1b      	ldr	r2, [pc, #108]	; (8004fb8 <rtcCalendarControl_setAlarm_A+0x140>)
 8004f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f50:	08db      	lsrs	r3, r3, #3
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	011b      	lsls	r3, r3, #4
 8004f56:	b258      	sxtb	r0, r3
 8004f58:	793a      	ldrb	r2, [r7, #4]
 8004f5a:	4b17      	ldr	r3, [pc, #92]	; (8004fb8 <rtcCalendarControl_setAlarm_A+0x140>)
 8004f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8004f60:	08d9      	lsrs	r1, r3, #3
 8004f62:	460b      	mov	r3, r1
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	440b      	add	r3, r1
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	b25b      	sxtb	r3, r3
 8004f70:	4303      	orrs	r3, r0
 8004f72:	b25b      	sxtb	r3, r3
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	73bb      	strb	r3, [r7, #14]
	  // other settings for setting alarm
	  alarm.AlarmTime.SubSeconds = 0x0;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	613b      	str	r3, [r7, #16]
	  alarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	61bb      	str	r3, [r7, #24]
	  alarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004f80:	2300      	movs	r3, #0
 8004f82:	61fb      	str	r3, [r7, #28]
	  alarm.AlarmMask = RTC_ALARMMASK_NONE;
 8004f84:	2300      	movs	r3, #0
 8004f86:	623b      	str	r3, [r7, #32]
	  alarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	627b      	str	r3, [r7, #36]	; 0x24
	  alarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
	  alarm.Alarm = RTC_ALARM_A;
 8004f90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f94:	637b      	str	r3, [r7, #52]	; 0x34

	  // set the alarm and enable an interrupt to fire
	  HAL_RTC_SetAlarm_IT(_rtc_handle, &alarm, RTC_FORMAT_BCD);
 8004f96:	4b07      	ldr	r3, [pc, #28]	; (8004fb4 <rtcCalendarControl_setAlarm_A+0x13c>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f107 010c 	add.w	r1, r7, #12
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f7fd fff7 	bl	8002f94 <HAL_RTC_SetAlarm_IT>

	  return RTC_CALENDAR_CONTROL_OKAY;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	e000      	b.n	8004fac <rtcCalendarControl_setAlarm_A+0x134>
  }

  // the module has not been initialized
  else
  {
	  return RTC_CALENDAR_CONTROL_NOT_INIT;
 8004faa:	2301      	movs	r3, #1
  }
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	373c      	adds	r7, #60	; 0x3c
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd90      	pop	{r4, r7, pc}
 8004fb4:	20001970 	.word	0x20001970
 8004fb8:	cccccccd 	.word	0xcccccccd

08004fbc <rtcCalendarControl_diableAlarm_A>:
/* rtcCalendarControl_diableAlarm_A
 *
 * Disables alarm A from firing.
 */
RtcUtilsStatus rtcCalendarControl_diableAlarm_A(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
	// if the module has been initlaized
	if (IS_RTC_INIT(_rtc_handle))
 8004fc0:	4b0a      	ldr	r3, [pc, #40]	; (8004fec <rtcCalendarControl_diableAlarm_A+0x30>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00d      	beq.n	8004fe4 <rtcCalendarControl_diableAlarm_A+0x28>
 8004fc8:	4b08      	ldr	r3, [pc, #32]	; (8004fec <rtcCalendarControl_diableAlarm_A+0x30>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d008      	beq.n	8004fe4 <rtcCalendarControl_diableAlarm_A+0x28>
	{
		HAL_RTC_DeactivateAlarm(_rtc_handle, RTC_ALARM_A);
 8004fd2:	4b06      	ldr	r3, [pc, #24]	; (8004fec <rtcCalendarControl_diableAlarm_A+0x30>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7fe f8e6 	bl	80031ac <HAL_RTC_DeactivateAlarm>

		return RTC_CALENDAR_CONTROL_OKAY;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	e000      	b.n	8004fe6 <rtcCalendarControl_diableAlarm_A+0x2a>
	}

	// the module has not been initialized
	else
	{
		return RTC_CALENDAR_CONTROL_NOT_INIT;
 8004fe4:	2301      	movs	r3, #1
	}
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	20001970 	.word	0x20001970

08004ff0 <LL_AHB2_GRP1_EnableClock>:
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004ff8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ffc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ffe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4313      	orrs	r3, r2
 8005006:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005008:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800500c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4013      	ands	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005014:	68fb      	ldr	r3, [r7, #12]
}
 8005016:	bf00      	nop
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	bc80      	pop	{r7}
 800501e:	4770      	bx	lr

08005020 <LL_AHB2_GRP1_IsEnabledClock>:
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(RCC->AHB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 8005028:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800502c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4013      	ands	r3, r2
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	429a      	cmp	r2, r3
 8005036:	d101      	bne.n	800503c <LL_AHB2_GRP1_IsEnabledClock+0x1c>
 8005038:	2301      	movs	r3, #1
 800503a:	e000      	b.n	800503e <LL_AHB2_GRP1_IsEnabledClock+0x1e>
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	bc80      	pop	{r7}
 8005046:	4770      	bx	lr

08005048 <LL_AHB2_GRP1_DisableClock>:
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8005050:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005054:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	43db      	mvns	r3, r3
 800505a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800505e:	4013      	ands	r3, r2
 8005060:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 8005062:	bf00      	nop
 8005064:	370c      	adds	r7, #12
 8005066:	46bd      	mov	sp, r7
 8005068:	bc80      	pop	{r7}
 800506a:	4770      	bx	lr

0800506c <activate_led>:

/* Activate LED
 *
 * Turns on an LED on the Nucleo board.
 */
void activate_led(LED_COLOR led) {
 800506c:	b580      	push	{r7, lr}
 800506e:	b088      	sub	sp, #32
 8005070:	af00      	add	r7, sp, #0
 8005072:	4603      	mov	r3, r0
 8005074:	80fb      	strh	r3, [r7, #6]
  // Start the GPIO clock the LED is attached to.
  gpioB_isEnabled = __HAL_RCC_GPIOB_IS_CLK_ENABLED();
 8005076:	2002      	movs	r0, #2
 8005078:	f7ff ffd2 	bl	8005020 <LL_AHB2_GRP1_IsEnabledClock>
 800507c:	4603      	mov	r3, r0
 800507e:	4a13      	ldr	r2, [pc, #76]	; (80050cc <activate_led+0x60>)
 8005080:	6013      	str	r3, [r2, #0]
  if (!gpioB_isEnabled) {
 8005082:	4b12      	ldr	r3, [pc, #72]	; (80050cc <activate_led+0x60>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d102      	bne.n	8005090 <activate_led+0x24>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800508a:	2002      	movs	r0, #2
 800508c:	f7ff ffb0 	bl	8004ff0 <LL_AHB2_GRP1_EnableClock>
  }

  // Initialize the LED to turn on.
  GPIO_InitTypeDef led_gpio_params = {
 8005090:	f107 030c 	add.w	r3, r7, #12
 8005094:	2200      	movs	r2, #0
 8005096:	601a      	str	r2, [r3, #0]
 8005098:	605a      	str	r2, [r3, #4]
 800509a:	609a      	str	r2, [r3, #8]
 800509c:	60da      	str	r2, [r3, #12]
 800509e:	611a      	str	r2, [r3, #16]
 80050a0:	88fb      	ldrh	r3, [r7, #6]
 80050a2:	60fb      	str	r3, [r7, #12]
 80050a4:	2301      	movs	r3, #1
 80050a6:	613b      	str	r3, [r7, #16]
 80050a8:	2302      	movs	r3, #2
 80050aa:	61bb      	str	r3, [r7, #24]
      .Pin = led,
      .Mode = GPIO_MODE_OUTPUT_PP,
      .Pull = GPIO_NOPULL,
      .Speed = GPIO_SPEED_FREQ_HIGH
  };
  HAL_GPIO_Init(GPIOB, &led_gpio_params);
 80050ac:	f107 030c 	add.w	r3, r7, #12
 80050b0:	4619      	mov	r1, r3
 80050b2:	4807      	ldr	r0, [pc, #28]	; (80050d0 <activate_led+0x64>)
 80050b4:	f7fb ff8e 	bl	8000fd4 <HAL_GPIO_Init>

  // Turn LED on.
  HAL_GPIO_WritePin(GPIOB, led, GPIO_PIN_SET);
 80050b8:	88fb      	ldrh	r3, [r7, #6]
 80050ba:	2201      	movs	r2, #1
 80050bc:	4619      	mov	r1, r3
 80050be:	4804      	ldr	r0, [pc, #16]	; (80050d0 <activate_led+0x64>)
 80050c0:	f7fc f9b6 	bl	8001430 <HAL_GPIO_WritePin>
}
 80050c4:	bf00      	nop
 80050c6:	3720      	adds	r7, #32
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	20001974 	.word	0x20001974
 80050d0:	48000400 	.word	0x48000400

080050d4 <deactivate_led>:

/* Deactivare LED
 *
 * Turns off an LED on the Nucleo board.
 */
void deactivate_led(LED_COLOR led) {
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	4603      	mov	r3, r0
 80050dc:	80fb      	strh	r3, [r7, #6]
  // Turn LED off.
  HAL_GPIO_WritePin(GPIOB, led, GPIO_PIN_RESET);
 80050de:	88fb      	ldrh	r3, [r7, #6]
 80050e0:	2200      	movs	r2, #0
 80050e2:	4619      	mov	r1, r3
 80050e4:	4809      	ldr	r0, [pc, #36]	; (800510c <deactivate_led+0x38>)
 80050e6:	f7fc f9a3 	bl	8001430 <HAL_GPIO_WritePin>

  // Deinitialize the LED.
  HAL_GPIO_DeInit(GPIOB, led);
 80050ea:	88fb      	ldrh	r3, [r7, #6]
 80050ec:	4619      	mov	r1, r3
 80050ee:	4807      	ldr	r0, [pc, #28]	; (800510c <deactivate_led+0x38>)
 80050f0:	f7fc f8d0 	bl	8001294 <HAL_GPIO_DeInit>

  // Disable the GPIO clock the LED is attached to.
  if (!gpioB_isEnabled) {
 80050f4:	4b06      	ldr	r3, [pc, #24]	; (8005110 <deactivate_led+0x3c>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d102      	bne.n	8005102 <deactivate_led+0x2e>
    __HAL_RCC_GPIOB_CLK_DISABLE();
 80050fc:	2002      	movs	r0, #2
 80050fe:	f7ff ffa3 	bl	8005048 <LL_AHB2_GRP1_DisableClock>
  }
}
 8005102:	bf00      	nop
 8005104:	3708      	adds	r7, #8
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	48000400 	.word	0x48000400
 8005110:	20001974 	.word	0x20001974

08005114 <code_to_appActions>:
 *
 * Map char array command code to numerical code.  If no match is found,
 * NO_ACTION is returned.
 */
AppActions code_to_appActions(const char* code)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
	// set calendar date/time
	if (!strncmp(code, SET_CALENDAR_DATETIME_CODE, UART_PACKET_HEADER_SIZE))
 800511c:	2204      	movs	r2, #4
 800511e:	4925      	ldr	r1, [pc, #148]	; (80051b4 <code_to_appActions+0xa0>)
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 fd6f 	bl	8005c04 <strncmp>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d101      	bne.n	8005130 <code_to_appActions+0x1c>
		return SET_CALENDAR_DATETIME;
 800512c:	2301      	movs	r3, #1
 800512e:	e03c      	b.n	80051aa <code_to_appActions+0x96>

	// get calendar date/time
	else if (!strncmp(code, GET_CALENDAR_DATETIME_CODE, UART_PACKET_HEADER_SIZE))
 8005130:	2204      	movs	r2, #4
 8005132:	4921      	ldr	r1, [pc, #132]	; (80051b8 <code_to_appActions+0xa4>)
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 fd65 	bl	8005c04 <strncmp>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <code_to_appActions+0x30>
		return GET_CALENDAR_DATETIME;
 8005140:	2302      	movs	r3, #2
 8005142:	e032      	b.n	80051aa <code_to_appActions+0x96>

	// add calendar event
	else if (!strncmp(code, ADD_CALENDAR_EVENT_CODE, UART_PACKET_HEADER_SIZE))
 8005144:	2204      	movs	r2, #4
 8005146:	491d      	ldr	r1, [pc, #116]	; (80051bc <code_to_appActions+0xa8>)
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 fd5b 	bl	8005c04 <strncmp>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <code_to_appActions+0x44>
			return ADD_CALENDAR_EVENT;
 8005154:	2303      	movs	r3, #3
 8005156:	e028      	b.n	80051aa <code_to_appActions+0x96>

	// get/view calendar event
	else if (!strncmp(code, GET_CALENDAR_EVENT_CODE, UART_PACKET_HEADER_SIZE))
 8005158:	2204      	movs	r2, #4
 800515a:	4919      	ldr	r1, [pc, #100]	; (80051c0 <code_to_appActions+0xac>)
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 fd51 	bl	8005c04 <strncmp>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d101      	bne.n	800516c <code_to_appActions+0x58>
			return GET_CALENDAR_EVENT;
 8005168:	2304      	movs	r3, #4
 800516a:	e01e      	b.n	80051aa <code_to_appActions+0x96>

	// remove calendar event
	else if (!strncmp(code, REMOVE_CALENDAR_EVENT_CODE, UART_PACKET_HEADER_SIZE))
 800516c:	2204      	movs	r2, #4
 800516e:	4915      	ldr	r1, [pc, #84]	; (80051c4 <code_to_appActions+0xb0>)
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f000 fd47 	bl	8005c04 <strncmp>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d101      	bne.n	8005180 <code_to_appActions+0x6c>
			return REMOVE_CALENDAR_EVENT;
 800517c:	2305      	movs	r3, #5
 800517e:	e014      	b.n	80051aa <code_to_appActions+0x96>

	// clear all calendar events
	else if (!strncmp(code, CLEAR_CALENDAR_EVENTS_CODE, UART_PACKET_HEADER_SIZE))
 8005180:	2204      	movs	r2, #4
 8005182:	4911      	ldr	r1, [pc, #68]	; (80051c8 <code_to_appActions+0xb4>)
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 fd3d 	bl	8005c04 <strncmp>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <code_to_appActions+0x80>
			return CLEAR_CALENDAR_EVENTS;
 8005190:	2306      	movs	r3, #6
 8005192:	e00a      	b.n	80051aa <code_to_appActions+0x96>

	// start calendar
	else if (!strncmp(code, START_CALENDAR_CODE, UART_PACKET_HEADER_SIZE))
 8005194:	2204      	movs	r2, #4
 8005196:	490d      	ldr	r1, [pc, #52]	; (80051cc <code_to_appActions+0xb8>)
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 fd33 	bl	8005c04 <strncmp>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <code_to_appActions+0x94>
			return START_CALENDAR;
 80051a4:	2307      	movs	r3, #7
 80051a6:	e000      	b.n	80051aa <code_to_appActions+0x96>

	// invalid code
	else
		return NO_ACTION;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3708      	adds	r7, #8
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	08006ea0 	.word	0x08006ea0
 80051b8:	08006ea8 	.word	0x08006ea8
 80051bc:	08006eb0 	.word	0x08006eb0
 80051c0:	08006eb8 	.word	0x08006eb8
 80051c4:	08006ec0 	.word	0x08006ec0
 80051c8:	08006ec8 	.word	0x08006ec8
 80051cc:	08006ed0 	.word	0x08006ed0

080051d0 <parseDateTime>:
 *
 * Parse a DateTime from a formatted string.  String formatting is:
 * "yy;mm;dd;hh;mm;ss".  No error checking is performed.
 */
bool parseDateTime(DateTime* dateTime, char data[UART_PACKET_PAYLOAD_SIZE])
{
 80051d0:	b5b0      	push	{r4, r5, r7, lr}
 80051d2:	b088      	sub	sp, #32
 80051d4:	af04      	add	r7, sp, #16
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
	int formatCount;

	// parse values from string
	formatCount = sscanf(data, "%02d;%02d;%02d;%02d;%02d;%02d",
			(int*)&(dateTime->year),
 80051da:	687c      	ldr	r4, [r7, #4]
			(int*)&(dateTime->month),
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	1c5d      	adds	r5, r3, #1
			(int*)&(dateTime->day),
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	3302      	adds	r3, #2
			(int*)&(dateTime->hour),
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	3203      	adds	r2, #3
			(int*)&(dateTime->minute),
 80051e8:	6879      	ldr	r1, [r7, #4]
 80051ea:	3104      	adds	r1, #4
			(int*)&(dateTime->second));
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	3005      	adds	r0, #5
	formatCount = sscanf(data, "%02d;%02d;%02d;%02d;%02d;%02d",
 80051f0:	9003      	str	r0, [sp, #12]
 80051f2:	9102      	str	r1, [sp, #8]
 80051f4:	9201      	str	r2, [sp, #4]
 80051f6:	9300      	str	r3, [sp, #0]
 80051f8:	462b      	mov	r3, r5
 80051fa:	4622      	mov	r2, r4
 80051fc:	4907      	ldr	r1, [pc, #28]	; (800521c <parseDateTime+0x4c>)
 80051fe:	6838      	ldr	r0, [r7, #0]
 8005200:	f000 fcd4 	bl	8005bac <siscanf>
 8005204:	60f8      	str	r0, [r7, #12]

	// if the correct number of values were parsed, return true
	if (formatCount == 6)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2b06      	cmp	r3, #6
 800520a:	d101      	bne.n	8005210 <parseDateTime+0x40>
		return true;
 800520c:	2301      	movs	r3, #1
 800520e:	e000      	b.n	8005212 <parseDateTime+0x42>

	// else, there was an error, return false
	else
		return false;
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	3710      	adds	r7, #16
 8005216:	46bd      	mov	sp, r7
 8005218:	bdb0      	pop	{r4, r5, r7, pc}
 800521a:	bf00      	nop
 800521c:	08006ed8 	.word	0x08006ed8

08005220 <formatDateTime>:
 *
 * Format a string from a DateTime.  String formatting is:
 * "yy;mm;dd;hh;mm;ss".  No error checking is performed.
 */
bool formatDateTime(char data[UART_PACKET_PAYLOAD_SIZE], const DateTime* dateTime)
{
 8005220:	b5b0      	push	{r4, r5, r7, lr}
 8005222:	b08a      	sub	sp, #40	; 0x28
 8005224:	af06      	add	r7, sp, #24
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
	int formatCount;

	// format values into string
	memset(data, 0, UART_PACKET_PAYLOAD_SIZE*sizeof(char));
 800522a:	223c      	movs	r2, #60	; 0x3c
 800522c:	2100      	movs	r1, #0
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f000 fc80 	bl	8005b34 <memset>
	formatCount = snprintf(data, UART_PACKET_PAYLOAD_SIZE, "%02d;%02d;%02d;%02d;%02d;%02d",
			(int)(dateTime->year),
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	781b      	ldrb	r3, [r3, #0]
	formatCount = snprintf(data, UART_PACKET_PAYLOAD_SIZE, "%02d;%02d;%02d;%02d;%02d;%02d",
 8005238:	461d      	mov	r5, r3
			(int)(dateTime->month),
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	785b      	ldrb	r3, [r3, #1]
	formatCount = snprintf(data, UART_PACKET_PAYLOAD_SIZE, "%02d;%02d;%02d;%02d;%02d;%02d",
 800523e:	461a      	mov	r2, r3
			(int)(dateTime->day),
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	789b      	ldrb	r3, [r3, #2]
	formatCount = snprintf(data, UART_PACKET_PAYLOAD_SIZE, "%02d;%02d;%02d;%02d;%02d;%02d",
 8005244:	4619      	mov	r1, r3
			(int)(dateTime->hour),
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	78db      	ldrb	r3, [r3, #3]
	formatCount = snprintf(data, UART_PACKET_PAYLOAD_SIZE, "%02d;%02d;%02d;%02d;%02d;%02d",
 800524a:	4618      	mov	r0, r3
			(int)(dateTime->minute),
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	791b      	ldrb	r3, [r3, #4]
	formatCount = snprintf(data, UART_PACKET_PAYLOAD_SIZE, "%02d;%02d;%02d;%02d;%02d;%02d",
 8005250:	461c      	mov	r4, r3
			(int)(dateTime->second));
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	795b      	ldrb	r3, [r3, #5]
	formatCount = snprintf(data, UART_PACKET_PAYLOAD_SIZE, "%02d;%02d;%02d;%02d;%02d;%02d",
 8005256:	9304      	str	r3, [sp, #16]
 8005258:	9403      	str	r4, [sp, #12]
 800525a:	9002      	str	r0, [sp, #8]
 800525c:	9101      	str	r1, [sp, #4]
 800525e:	9200      	str	r2, [sp, #0]
 8005260:	462b      	mov	r3, r5
 8005262:	4a09      	ldr	r2, [pc, #36]	; (8005288 <formatDateTime+0x68>)
 8005264:	213c      	movs	r1, #60	; 0x3c
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 fc6c 	bl	8005b44 <sniprintf>
 800526c:	60f8      	str	r0, [r7, #12]

	// if the resulting string is not longer than the packet payload size and there was no
	// error formatting, return true
	if (formatCount >= 0 && formatCount <= UART_PACKET_PAYLOAD_SIZE)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2b00      	cmp	r3, #0
 8005272:	db04      	blt.n	800527e <formatDateTime+0x5e>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2b3c      	cmp	r3, #60	; 0x3c
 8005278:	dc01      	bgt.n	800527e <formatDateTime+0x5e>
		return true;
 800527a:	2301      	movs	r3, #1
 800527c:	e000      	b.n	8005280 <formatDateTime+0x60>

	// else, return false
	else
		return false;
 800527e:	2300      	movs	r3, #0
}
 8005280:	4618      	mov	r0, r3
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bdb0      	pop	{r4, r5, r7, pc}
 8005288:	08006ed8 	.word	0x08006ed8

0800528c <parseEvent>:
 *
 * Parse a CalendarEvent from a formatted string.  String formatting is:
 * "yy;mm;dd;hh;mm;ss;yy;mm;dd;hh;mm;ss".  No error checking is performed.
 */
bool parseEvent(CalendarEvent* event, char data[UART_PACKET_PAYLOAD_SIZE])
{
 800528c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800528e:	b093      	sub	sp, #76	; 0x4c
 8005290:	af0a      	add	r7, sp, #40	; 0x28
 8005292:	6178      	str	r0, [r7, #20]
 8005294:	6139      	str	r1, [r7, #16]
	int formatCount;

	// parse string
	formatCount = sscanf(data, "%02d;%02d;%02d;%02d;%02d;%02d;%02d;%02d;%02d;%02d;%02d;%02d",
			(int*)&(event->start.year),
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	60fb      	str	r3, [r7, #12]
			(int*)&(event->start.month),
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f103 0c01 	add.w	ip, r3, #1
			(int*)&(event->start.day),
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	3302      	adds	r3, #2
			(int*)&(event->start.hour),
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	3203      	adds	r2, #3
			(int*)&(event->start.minute),
 80052a8:	6979      	ldr	r1, [r7, #20]
 80052aa:	3104      	adds	r1, #4
			(int*)&(event->start.second),
 80052ac:	6978      	ldr	r0, [r7, #20]
 80052ae:	3005      	adds	r0, #5
			(int*)&(event->end.year),
 80052b0:	697c      	ldr	r4, [r7, #20]
 80052b2:	3406      	adds	r4, #6
			(int*)&(event->end.month),
 80052b4:	697d      	ldr	r5, [r7, #20]
 80052b6:	3507      	adds	r5, #7
			(int*)&(event->end.day),
 80052b8:	697e      	ldr	r6, [r7, #20]
 80052ba:	3608      	adds	r6, #8
			(int*)&(event->end.hour),
 80052bc:	f8d7 e014 	ldr.w	lr, [r7, #20]
 80052c0:	f10e 0e09 	add.w	lr, lr, #9
 80052c4:	f8c7 e008 	str.w	lr, [r7, #8]
			(int*)&(event->end.minute),
 80052c8:	f8d7 e014 	ldr.w	lr, [r7, #20]
 80052cc:	f10e 0e0a 	add.w	lr, lr, #10
 80052d0:	f8c7 e004 	str.w	lr, [r7, #4]
			(int*)&(event->end.second));
 80052d4:	f8d7 e014 	ldr.w	lr, [r7, #20]
 80052d8:	f10e 0e0b 	add.w	lr, lr, #11
	formatCount = sscanf(data, "%02d;%02d;%02d;%02d;%02d;%02d;%02d;%02d;%02d;%02d;%02d;%02d",
 80052dc:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
 80052e0:	f8d7 e004 	ldr.w	lr, [r7, #4]
 80052e4:	f8cd e020 	str.w	lr, [sp, #32]
 80052e8:	f8d7 e008 	ldr.w	lr, [r7, #8]
 80052ec:	f8cd e01c 	str.w	lr, [sp, #28]
 80052f0:	9606      	str	r6, [sp, #24]
 80052f2:	9505      	str	r5, [sp, #20]
 80052f4:	9404      	str	r4, [sp, #16]
 80052f6:	9003      	str	r0, [sp, #12]
 80052f8:	9102      	str	r1, [sp, #8]
 80052fa:	9201      	str	r2, [sp, #4]
 80052fc:	9300      	str	r3, [sp, #0]
 80052fe:	4663      	mov	r3, ip
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4907      	ldr	r1, [pc, #28]	; (8005320 <parseEvent+0x94>)
 8005304:	6938      	ldr	r0, [r7, #16]
 8005306:	f000 fc51 	bl	8005bac <siscanf>
 800530a:	61f8      	str	r0, [r7, #28]

	// if the correct number of values were parsed, return true
	if (formatCount == 12)
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	2b0c      	cmp	r3, #12
 8005310:	d101      	bne.n	8005316 <parseEvent+0x8a>
		return true;
 8005312:	2301      	movs	r3, #1
 8005314:	e000      	b.n	8005318 <parseEvent+0x8c>

	// else, there was an error, return false
	else
		return false;
 8005316:	2300      	movs	r3, #0
}
 8005318:	4618      	mov	r0, r3
 800531a:	3724      	adds	r7, #36	; 0x24
 800531c:	46bd      	mov	sp, r7
 800531e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005320:	08006ef8 	.word	0x08006ef8

08005324 <desktopAppSession_init>:
 *
 * Initializes the UART transport layer and resets operational variables for the manager.
 * Only will initialize if the manager has not been initialized already.
 */
bool desktopAppSession_init(UART_HandleTypeDef* huart)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
	// initialize transport layer
	if (!_sessionInit && uartTransport_init(huart))
 800532c:	4b13      	ldr	r3, [pc, #76]	; (800537c <desktopAppSession_init+0x58>)
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	f083 0301 	eor.w	r3, r3, #1
 8005334:	b2db      	uxtb	r3, r3
 8005336:	2b00      	cmp	r3, #0
 8005338:	d01a      	beq.n	8005370 <desktopAppSession_init+0x4c>
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 fab4 	bl	80058a8 <uartTransport_init>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d014      	beq.n	8005370 <desktopAppSession_init+0x4c>
	{
		// reset operational variables
		_sessionOpen = false;
 8005346:	4b0e      	ldr	r3, [pc, #56]	; (8005380 <desktopAppSession_init+0x5c>)
 8005348:	2200      	movs	r2, #0
 800534a:	701a      	strb	r2, [r3, #0]
		_sessionInit = true;
 800534c:	4b0b      	ldr	r3, [pc, #44]	; (800537c <desktopAppSession_init+0x58>)
 800534e:	2201      	movs	r2, #1
 8005350:	701a      	strb	r2, [r3, #0]
		_messageReady = false;
 8005352:	4b0c      	ldr	r3, [pc, #48]	; (8005384 <desktopAppSession_init+0x60>)
 8005354:	2200      	movs	r2, #0
 8005356:	701a      	strb	r2, [r3, #0]
		memset(_messageCommand, 0, UART_PACKET_HEADER_SIZE * sizeof(char));
 8005358:	2204      	movs	r2, #4
 800535a:	2100      	movs	r1, #0
 800535c:	480a      	ldr	r0, [pc, #40]	; (8005388 <desktopAppSession_init+0x64>)
 800535e:	f000 fbe9 	bl	8005b34 <memset>
		memset(_messageData, 0, UART_PACKET_PAYLOAD_SIZE * sizeof(char));
 8005362:	223c      	movs	r2, #60	; 0x3c
 8005364:	2100      	movs	r1, #0
 8005366:	4809      	ldr	r0, [pc, #36]	; (800538c <desktopAppSession_init+0x68>)
 8005368:	f000 fbe4 	bl	8005b34 <memset>

		return true;
 800536c:	2301      	movs	r3, #1
 800536e:	e000      	b.n	8005372 <desktopAppSession_init+0x4e>
	}

	// an uninitialized uart handle was passed.
	else
	{
		return false;
 8005370:	2300      	movs	r3, #0
	}
}
 8005372:	4618      	mov	r0, r3
 8005374:	3708      	adds	r7, #8
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	20001979 	.word	0x20001979
 8005380:	20001978 	.word	0x20001978
 8005384:	200019bc 	.word	0x200019bc
 8005388:	2000197c 	.word	0x2000197c
 800538c:	20001980 	.word	0x20001980

08005390 <desktopAppSession_start>:
 * Attempts to handshake with the desktop application.  Wrapper for the handshake function.
 * Will not attempt if the manager has not been initialized and will not attempt if a
 * session is already open.
 */
DesktopComSessionStatus desktopAppSession_start(void)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
	DesktopComSessionStatus handshakeStatus;

	// if the module has been initialized
	if (_sessionInit)
 8005396:	4b10      	ldr	r3, [pc, #64]	; (80053d8 <desktopAppSession_start+0x48>)
 8005398:	781b      	ldrb	r3, [r3, #0]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d016      	beq.n	80053cc <desktopAppSession_start+0x3c>
	{
		// only attempt to handshake if a session is not already open
		if (!_sessionOpen)
 800539e:	4b0f      	ldr	r3, [pc, #60]	; (80053dc <desktopAppSession_start+0x4c>)
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	f083 0301 	eor.w	r3, r3, #1
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d00d      	beq.n	80053c8 <desktopAppSession_start+0x38>
		{
			// perform handshake and return result
			handshakeStatus = _handshake(SESSION_START_TIMEOUT_MS);
 80053ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80053b0:	f000 f888 	bl	80054c4 <_handshake>
 80053b4:	4603      	mov	r3, r0
 80053b6:	71fb      	strb	r3, [r7, #7]
			if (handshakeStatus == SESSION_OKAY)
 80053b8:	79fb      	ldrb	r3, [r7, #7]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d102      	bne.n	80053c4 <desktopAppSession_start+0x34>
				_sessionOpen = true;
 80053be:	4b07      	ldr	r3, [pc, #28]	; (80053dc <desktopAppSession_start+0x4c>)
 80053c0:	2201      	movs	r2, #1
 80053c2:	701a      	strb	r2, [r3, #0]
			return handshakeStatus;
 80053c4:	79fb      	ldrb	r3, [r7, #7]
 80053c6:	e002      	b.n	80053ce <desktopAppSession_start+0x3e>
		}

		// if session is closed
		else
		{
			return SESSION_NOT_OPEN;
 80053c8:	2304      	movs	r3, #4
 80053ca:	e000      	b.n	80053ce <desktopAppSession_start+0x3e>
	}

	// module not initialized
	else
	{
		return SESSION_NOT_INIT;
 80053cc:	2303      	movs	r3, #3
	}
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3708      	adds	r7, #8
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	20001979 	.word	0x20001979
 80053dc:	20001978 	.word	0x20001978

080053e0 <desktopAppSession_update>:
 *
 * Update the state of the session manager.  Wraps the _session_cycle() function,
 * which performs the actual update, with checks for a session to be opened.
 */
DesktopComSessionStatus desktopAppSession_update(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	af00      	add	r7, sp, #0
	// if the module has been initialized
	if (_sessionInit)
 80053e4:	4b08      	ldr	r3, [pc, #32]	; (8005408 <desktopAppSession_update+0x28>)
 80053e6:	781b      	ldrb	r3, [r3, #0]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d009      	beq.n	8005400 <desktopAppSession_update+0x20>
	{
		// only run _update() if a session is opened
		if (_sessionOpen)
 80053ec:	4b07      	ldr	r3, [pc, #28]	; (800540c <desktopAppSession_update+0x2c>)
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d003      	beq.n	80053fc <desktopAppSession_update+0x1c>
		{
			return _session_update();
 80053f4:	f000 f94e 	bl	8005694 <_session_update>
 80053f8:	4603      	mov	r3, r0
 80053fa:	e002      	b.n	8005402 <desktopAppSession_update+0x22>
		}

		// a session has not been opened
		else
		{
			return SESSION_NOT_OPEN;
 80053fc:	2304      	movs	r3, #4
 80053fe:	e000      	b.n	8005402 <desktopAppSession_update+0x22>
	}

	// the module has not been initialized
	else
	{
		return SESSION_NOT_INIT;
 8005400:	2303      	movs	r3, #3
	}
}
 8005402:	4618      	mov	r0, r3
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	20001979 	.word	0x20001979
 800540c:	20001978 	.word	0x20001978

08005410 <desktopAppSession_enqueueMessage>:
 *
 * todo: Need to add a queue in the session manager for this.
 */
DesktopComSessionStatus desktopAppSession_enqueueMessage(char header[UART_PACKET_HEADER_SIZE],
		char body[UART_PACKET_PAYLOAD_SIZE])
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b082      	sub	sp, #8
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
	// if the module has been initialized
	if (_sessionInit)
 800541a:	4b0a      	ldr	r3, [pc, #40]	; (8005444 <desktopAppSession_enqueueMessage+0x34>)
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00a      	beq.n	8005438 <desktopAppSession_enqueueMessage+0x28>
	{
		// try to enqueue message and return if successful
		if (uartTransport_bufferTx((uint8_t*)header, (uint8_t*)body) != TRANSPORT_OKAY)
 8005422:	6839      	ldr	r1, [r7, #0]
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 fa61 	bl	80058ec <uartTransport_bufferTx>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d001      	beq.n	8005434 <desktopAppSession_enqueueMessage+0x24>
		{
			return SESSION_ERROR;
 8005430:	2302      	movs	r3, #2
 8005432:	e002      	b.n	800543a <desktopAppSession_enqueueMessage+0x2a>
		}
		else
		{
			return SESSION_OKAY;
 8005434:	2300      	movs	r3, #0
 8005436:	e000      	b.n	800543a <desktopAppSession_enqueueMessage+0x2a>
	}

	// module has not been initialized
	else
	{
		return SESSION_NOT_INIT;
 8005438:	2303      	movs	r3, #3
	}
}
 800543a:	4618      	mov	r0, r3
 800543c:	3708      	adds	r7, #8
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	20001979 	.word	0x20001979

08005448 <desktopAppSession_dequeueMessage>:
 * above.
 *
 * todo: Need to add a queue in the session manager for this.
 */
DesktopComSessionStatus desktopAppSession_dequeueMessage(char header[UART_PACKET_HEADER_SIZE], char body[UART_PACKET_PAYLOAD_SIZE])
{
 8005448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
	// if the module has been initialized
	if (_sessionInit)
 8005452:	4b18      	ldr	r3, [pc, #96]	; (80054b4 <desktopAppSession_dequeueMessage+0x6c>)
 8005454:	781b      	ldrb	r3, [r3, #0]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d026      	beq.n	80054a8 <desktopAppSession_dequeueMessage+0x60>
	{
		// if a message is present in the received queue, copy to output
		if (_messageReady)
 800545a:	4b17      	ldr	r3, [pc, #92]	; (80054b8 <desktopAppSession_dequeueMessage+0x70>)
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d020      	beq.n	80054a4 <desktopAppSession_dequeueMessage+0x5c>
 8005462:	4b16      	ldr	r3, [pc, #88]	; (80054bc <desktopAppSession_dequeueMessage+0x74>)
 8005464:	681a      	ldr	r2, [r3, #0]
		{
			memcpy(header, _messageCommand, UART_PACKET_HEADER_SIZE*sizeof(char));
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	601a      	str	r2, [r3, #0]
			memcpy(body, _messageData, UART_PACKET_PAYLOAD_SIZE*sizeof(char));
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	4a14      	ldr	r2, [pc, #80]	; (80054c0 <desktopAppSession_dequeueMessage+0x78>)
 800546e:	4614      	mov	r4, r2
 8005470:	469c      	mov	ip, r3
 8005472:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8005476:	4665      	mov	r5, ip
 8005478:	4626      	mov	r6, r4
 800547a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800547c:	6028      	str	r0, [r5, #0]
 800547e:	6069      	str	r1, [r5, #4]
 8005480:	60aa      	str	r2, [r5, #8]
 8005482:	60eb      	str	r3, [r5, #12]
 8005484:	3410      	adds	r4, #16
 8005486:	f10c 0c10 	add.w	ip, ip, #16
 800548a:	4574      	cmp	r4, lr
 800548c:	d1f3      	bne.n	8005476 <desktopAppSession_dequeueMessage+0x2e>
 800548e:	4665      	mov	r5, ip
 8005490:	4623      	mov	r3, r4
 8005492:	cb07      	ldmia	r3!, {r0, r1, r2}
 8005494:	6028      	str	r0, [r5, #0]
 8005496:	6069      	str	r1, [r5, #4]
 8005498:	60aa      	str	r2, [r5, #8]
			_messageReady = false;
 800549a:	4b07      	ldr	r3, [pc, #28]	; (80054b8 <desktopAppSession_dequeueMessage+0x70>)
 800549c:	2200      	movs	r2, #0
 800549e:	701a      	strb	r2, [r3, #0]

			return SESSION_OKAY;
 80054a0:	2300      	movs	r3, #0
 80054a2:	e002      	b.n	80054aa <desktopAppSession_dequeueMessage+0x62>
		}

		// no message is ready
		else
		{
			return SESSION_ERROR;
 80054a4:	2302      	movs	r3, #2
 80054a6:	e000      	b.n	80054aa <desktopAppSession_dequeueMessage+0x62>
	}

	// the module has not been initialized
	else
	{
		return SESSION_NOT_INIT;
 80054a8:	2303      	movs	r3, #3
	}
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054b2:	bf00      	nop
 80054b4:	20001979 	.word	0x20001979
 80054b8:	200019bc 	.word	0x200019bc
 80054bc:	2000197c 	.word	0x2000197c
 80054c0:	20001980 	.word	0x20001980

080054c4 <_handshake>:
 * Note:  no software flow control is used for the first message.  Listening for the
 * first message from the desktop may timeout and cause synchronization issues while
 * attempting to handshake.
 */
DesktopComSessionStatus _handshake(unsigned int timeout_ms)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b094      	sub	sp, #80	; 0x50
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
	unsigned int state = 0;
 80054cc:	2300      	movs	r3, #0
 80054ce:	64fb      	str	r3, [r7, #76]	; 0x4c
	bool error = false;
 80054d0:	2300      	movs	r3, #0
 80054d2:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	bool success = false;
 80054d6:	2300      	movs	r3, #0
 80054d8:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
	TransportStatus transportStatus;
	char messageHeader[UART_PACKET_HEADER_SIZE] = {0};
 80054dc:	2300      	movs	r3, #0
 80054de:	647b      	str	r3, [r7, #68]	; 0x44
	char messageBody[UART_PACKET_PAYLOAD_SIZE] = {0};
 80054e0:	2300      	movs	r3, #0
 80054e2:	60bb      	str	r3, [r7, #8]
 80054e4:	f107 030c 	add.w	r3, r7, #12
 80054e8:	2238      	movs	r2, #56	; 0x38
 80054ea:	2100      	movs	r1, #0
 80054ec:	4618      	mov	r0, r3
 80054ee:	f000 fb21 	bl	8005b34 <memset>

	// while the handshake follows proper steps and UART communication does not error
	while (!success && !error)
 80054f2:	e0a2      	b.n	800563a <_handshake+0x176>
	{
		// state 0:  receive message
		if (state == 0)
 80054f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d106      	bne.n	8005508 <_handshake+0x44>
		{
			transportStatus = uartTransport_rx_polled(timeout_ms); // handshake timeout until start of handshake
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 fa8a 	bl	8005a14 <uartTransport_rx_polled>
 8005500:	4603      	mov	r3, r0
 8005502:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 8005506:	e063      	b.n	80055d0 <_handshake+0x10c>
		}
		// state 1: message received, dequeue
		else if (state == 1)
 8005508:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800550a:	2b01      	cmp	r3, #1
 800550c:	d10b      	bne.n	8005526 <_handshake+0x62>
		{
			transportStatus = uartTransport_debufferRx((uint8_t*)messageHeader, (uint8_t*)messageBody);
 800550e:	f107 0208 	add.w	r2, r7, #8
 8005512:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005516:	4611      	mov	r1, r2
 8005518:	4618      	mov	r0, r3
 800551a:	f000 fa11 	bl	8005940 <uartTransport_debufferRx>
 800551e:	4603      	mov	r3, r0
 8005520:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 8005524:	e054      	b.n	80055d0 <_handshake+0x10c>
		}
		// state 2: check if sync
		else if (state == 2)
 8005526:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005528:	2b02      	cmp	r3, #2
 800552a:	d10d      	bne.n	8005548 <_handshake+0x84>
		{
			if (strncmp(messageHeader, HANDSHAKE_HEADER_SYNC, UART_PACKET_HEADER_SIZE))
 800552c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005530:	2204      	movs	r2, #4
 8005532:	4955      	ldr	r1, [pc, #340]	; (8005688 <_handshake+0x1c4>)
 8005534:	4618      	mov	r0, r3
 8005536:	f000 fb65 	bl	8005c04 <strncmp>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d047      	beq.n	80055d0 <_handshake+0x10c>
			{
				error = true;
 8005540:	2301      	movs	r3, #1
 8005542:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8005546:	e043      	b.n	80055d0 <_handshake+0x10c>
			}
		}
		// state 3: sync received, queue ack
		else if (state == 3)
 8005548:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800554a:	2b03      	cmp	r3, #3
 800554c:	d110      	bne.n	8005570 <_handshake+0xac>
		{
			memset(messageBody,0,UART_PACKET_PAYLOAD_SIZE);
 800554e:	f107 0308 	add.w	r3, r7, #8
 8005552:	223c      	movs	r2, #60	; 0x3c
 8005554:	2100      	movs	r1, #0
 8005556:	4618      	mov	r0, r3
 8005558:	f000 faec 	bl	8005b34 <memset>
			transportStatus = uartTransport_bufferTx((uint8_t*)HANDSHAKE_HEADER_ACKN, (uint8_t*)messageBody);
 800555c:	f107 0308 	add.w	r3, r7, #8
 8005560:	4619      	mov	r1, r3
 8005562:	484a      	ldr	r0, [pc, #296]	; (800568c <_handshake+0x1c8>)
 8005564:	f000 f9c2 	bl	80058ec <uartTransport_bufferTx>
 8005568:	4603      	mov	r3, r0
 800556a:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 800556e:	e02f      	b.n	80055d0 <_handshake+0x10c>
		}
		// state 4: send ack
		else if (state == 4)
 8005570:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005572:	2b04      	cmp	r3, #4
 8005574:	d106      	bne.n	8005584 <_handshake+0xc0>
		{
			transportStatus = uartTransport_tx_polled(SEND_TIMEOUT_MS);
 8005576:	2064      	movs	r0, #100	; 0x64
 8005578:	f000 fa0e 	bl	8005998 <uartTransport_tx_polled>
 800557c:	4603      	mov	r3, r0
 800557e:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 8005582:	e025      	b.n	80055d0 <_handshake+0x10c>
		}
		// state 5: ack sent, receive message
		else if (state == 5)
 8005584:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005586:	2b05      	cmp	r3, #5
 8005588:	d106      	bne.n	8005598 <_handshake+0xd4>
		{
			transportStatus = uartTransport_rx_polled(RECEIVE_TIMEOUT_MS);
 800558a:	20fa      	movs	r0, #250	; 0xfa
 800558c:	f000 fa42 	bl	8005a14 <uartTransport_rx_polled>
 8005590:	4603      	mov	r3, r0
 8005592:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 8005596:	e01b      	b.n	80055d0 <_handshake+0x10c>
		}
		// state 6: dequeue message
		else if (state == 6)
 8005598:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800559a:	2b06      	cmp	r3, #6
 800559c:	d10b      	bne.n	80055b6 <_handshake+0xf2>
		{
			transportStatus = uartTransport_debufferRx((uint8_t*)messageHeader, (uint8_t*)messageBody);
 800559e:	f107 0208 	add.w	r2, r7, #8
 80055a2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80055a6:	4611      	mov	r1, r2
 80055a8:	4618      	mov	r0, r3
 80055aa:	f000 f9c9 	bl	8005940 <uartTransport_debufferRx>
 80055ae:	4603      	mov	r3, r0
 80055b0:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 80055b4:	e00c      	b.n	80055d0 <_handshake+0x10c>
		}
		// state 7: message received, check if syn ack
		else // if (state == 7)
		{
			if (strncmp(messageHeader, HANDSHAKE_HEADER_SYNACK, UART_PACKET_HEADER_SIZE))
 80055b6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80055ba:	2204      	movs	r2, #4
 80055bc:	4934      	ldr	r1, [pc, #208]	; (8005690 <_handshake+0x1cc>)
 80055be:	4618      	mov	r0, r3
 80055c0:	f000 fb20 	bl	8005c04 <strncmp>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d002      	beq.n	80055d0 <_handshake+0x10c>
			{
				error = true;
 80055ca:	2301      	movs	r3, #1
 80055cc:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
			}
		}

		// catch status codes and move through state machine
		if (transportStatus == TRANSPORT_OKAY)
 80055d0:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d12d      	bne.n	8005634 <_handshake+0x170>
		{
			if (state == 0)
 80055d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d102      	bne.n	80055e4 <_handshake+0x120>
				state = 1;
 80055de:	2301      	movs	r3, #1
 80055e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055e2:	e02a      	b.n	800563a <_handshake+0x176>
			else if (state == 1)
 80055e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d102      	bne.n	80055f0 <_handshake+0x12c>
				state = 2;
 80055ea:	2302      	movs	r3, #2
 80055ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055ee:	e024      	b.n	800563a <_handshake+0x176>
			else if (state == 2)
 80055f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d102      	bne.n	80055fc <_handshake+0x138>
				state = 3;
 80055f6:	2303      	movs	r3, #3
 80055f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055fa:	e01e      	b.n	800563a <_handshake+0x176>
			else if (state == 3)
 80055fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055fe:	2b03      	cmp	r3, #3
 8005600:	d102      	bne.n	8005608 <_handshake+0x144>
				state = 4;
 8005602:	2304      	movs	r3, #4
 8005604:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005606:	e018      	b.n	800563a <_handshake+0x176>
			else if (state == 4)
 8005608:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800560a:	2b04      	cmp	r3, #4
 800560c:	d102      	bne.n	8005614 <_handshake+0x150>
				state = 5;
 800560e:	2305      	movs	r3, #5
 8005610:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005612:	e012      	b.n	800563a <_handshake+0x176>
			else if (state == 5)
 8005614:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005616:	2b05      	cmp	r3, #5
 8005618:	d102      	bne.n	8005620 <_handshake+0x15c>
				state = 6;
 800561a:	2306      	movs	r3, #6
 800561c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800561e:	e00c      	b.n	800563a <_handshake+0x176>
			else if (state == 6)
 8005620:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005622:	2b06      	cmp	r3, #6
 8005624:	d102      	bne.n	800562c <_handshake+0x168>
				state = 7;
 8005626:	2307      	movs	r3, #7
 8005628:	64fb      	str	r3, [r7, #76]	; 0x4c
 800562a:	e006      	b.n	800563a <_handshake+0x176>
			else // if (state == 7)
				success = true;
 800562c:	2301      	movs	r3, #1
 800562e:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8005632:	e002      	b.n	800563a <_handshake+0x176>
		}
		else
		{
			error = true;
 8005634:	2301      	movs	r3, #1
 8005636:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	while (!success && !error)
 800563a:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800563e:	f083 0301 	eor.w	r3, r3, #1
 8005642:	b2db      	uxtb	r3, r3
 8005644:	2b00      	cmp	r3, #0
 8005646:	d007      	beq.n	8005658 <_handshake+0x194>
 8005648:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800564c:	f083 0301 	eor.w	r3, r3, #1
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b00      	cmp	r3, #0
 8005654:	f47f af4e 	bne.w	80054f4 <_handshake+0x30>
		}
	}


	// report status of handshake
	if (success && !error)
 8005658:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800565c:	2b00      	cmp	r3, #0
 800565e:	d008      	beq.n	8005672 <_handshake+0x1ae>
 8005660:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005664:	f083 0301 	eor.w	r3, r3, #1
 8005668:	b2db      	uxtb	r3, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d001      	beq.n	8005672 <_handshake+0x1ae>
	{
		return SESSION_OKAY;
 800566e:	2300      	movs	r3, #0
 8005670:	e006      	b.n	8005680 <_handshake+0x1bc>
	}
	else
	{
		if (transportStatus == TRANSPORT_TIMEOUT)
 8005672:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8005676:	2b01      	cmp	r3, #1
 8005678:	d101      	bne.n	800567e <_handshake+0x1ba>
		{
			return SESSION_TIMEOUT;
 800567a:	2301      	movs	r3, #1
 800567c:	e000      	b.n	8005680 <_handshake+0x1bc>
		}
		else
		{
			return SESSION_ERROR;
 800567e:	2302      	movs	r3, #2
		}
	}
}
 8005680:	4618      	mov	r0, r3
 8005682:	3750      	adds	r7, #80	; 0x50
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}
 8005688:	08006f34 	.word	0x08006f34
 800568c:	08006f3c 	.word	0x08006f3c
 8005690:	08006f44 	.word	0x08006f44

08005694 <_session_update>:
 *
 * Note:  If a response to the desktop is necessary, this response won't be sent until
 * the next time the session is updated.
 */
DesktopComSessionStatus _session_update(void)
{
 8005694:	b5b0      	push	{r4, r5, r7, lr}
 8005696:	b092      	sub	sp, #72	; 0x48
 8005698:	af00      	add	r7, sp, #0
	char messageHeader[UART_PACKET_HEADER_SIZE] = {0};
 800569a:	2300      	movs	r3, #0
 800569c:	643b      	str	r3, [r7, #64]	; 0x40
	char messageBody[UART_PACKET_PAYLOAD_SIZE] = {0};
 800569e:	2300      	movs	r3, #0
 80056a0:	607b      	str	r3, [r7, #4]
 80056a2:	f107 0308 	add.w	r3, r7, #8
 80056a6:	2238      	movs	r2, #56	; 0x38
 80056a8:	2100      	movs	r1, #0
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 fa42 	bl	8005b34 <memset>
	DesktopComSessionStatus status;

	// Perform Tx message phase of session cycle.
	status = _tell();
 80056b0:	f000 f8b6 	bl	8005820 <_tell>
 80056b4:	4603      	mov	r3, r0
 80056b6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	// Perform Rx message phase of session cycle.
	status = _listen();
 80056ba:	f000 f85f 	bl	800577c <_listen>
 80056be:	4603      	mov	r3, r0
 80056c0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (status == SESSION_ERROR)
 80056c4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d101      	bne.n	80056d0 <_session_update+0x3c>
	{
		return SESSION_ERROR;
 80056cc:	2302      	movs	r3, #2
 80056ce:	e042      	b.n	8005756 <_session_update+0xc2>
	}

	// If a message was received while listening.
	else if (status == SESSION_OKAY)
 80056d0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d13d      	bne.n	8005754 <_session_update+0xc0>
	{
		// dequeue received message
		uartTransport_debufferRx((uint8_t*)messageHeader, (uint8_t*)messageBody);
 80056d8:	1d3a      	adds	r2, r7, #4
 80056da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80056de:	4611      	mov	r1, r2
 80056e0:	4618      	mov	r0, r3
 80056e2:	f000 f92d 	bl	8005940 <uartTransport_debufferRx>

		// Check if disconnection handshake message was received.
		// If so, set session open flag to false.
		if (!strncmp(messageHeader, HANDSHAKE_HEADER_DISC, UART_PACKET_HEADER_SIZE))
 80056e6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80056ea:	2204      	movs	r2, #4
 80056ec:	491c      	ldr	r1, [pc, #112]	; (8005760 <_session_update+0xcc>)
 80056ee:	4618      	mov	r0, r3
 80056f0:	f000 fa88 	bl	8005c04 <strncmp>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d107      	bne.n	800570a <_session_update+0x76>
		{
			desktopAppSession_enqueueMessage(HANDSHAKE_HEADER_DISC, "\0");
 80056fa:	491a      	ldr	r1, [pc, #104]	; (8005764 <_session_update+0xd0>)
 80056fc:	4818      	ldr	r0, [pc, #96]	; (8005760 <_session_update+0xcc>)
 80056fe:	f7ff fe87 	bl	8005410 <desktopAppSession_enqueueMessage>
			_sessionOpen = false;
 8005702:	4b19      	ldr	r3, [pc, #100]	; (8005768 <_session_update+0xd4>)
 8005704:	2200      	movs	r2, #0
 8005706:	701a      	strb	r2, [r3, #0]
 8005708:	e024      	b.n	8005754 <_session_update+0xc0>
		}

		// Check if echo command.
		else if (!strncmp(messageHeader, ECHO_HEADER, UART_PACKET_HEADER_SIZE))
 800570a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800570e:	2204      	movs	r2, #4
 8005710:	4916      	ldr	r1, [pc, #88]	; (800576c <_session_update+0xd8>)
 8005712:	4618      	mov	r0, r3
 8005714:	f000 fa76 	bl	8005c04 <strncmp>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d107      	bne.n	800572e <_session_update+0x9a>
		{
			desktopAppSession_enqueueMessage(messageHeader, messageBody);
 800571e:	1d3a      	adds	r2, r7, #4
 8005720:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005724:	4611      	mov	r1, r2
 8005726:	4618      	mov	r0, r3
 8005728:	f7ff fe72 	bl	8005410 <desktopAppSession_enqueueMessage>
 800572c:	e012      	b.n	8005754 <_session_update+0xc0>
 800572e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
		}

		// Else, buffer for processing by the application
		else
		{
			memcpy(_messageCommand, messageHeader, UART_PACKET_HEADER_SIZE*sizeof(char));
 8005730:	4a0f      	ldr	r2, [pc, #60]	; (8005770 <_session_update+0xdc>)
 8005732:	6013      	str	r3, [r2, #0]
			memcpy(_messageData, messageBody, UART_PACKET_PAYLOAD_SIZE*sizeof(char));
 8005734:	4b0f      	ldr	r3, [pc, #60]	; (8005774 <_session_update+0xe0>)
 8005736:	461d      	mov	r5, r3
 8005738:	1d3c      	adds	r4, r7, #4
 800573a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800573c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800573e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005740:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005742:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005744:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005746:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800574a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
			_messageReady = true;
 800574e:	4b0a      	ldr	r3, [pc, #40]	; (8005778 <_session_update+0xe4>)
 8005750:	2201      	movs	r2, #1
 8005752:	701a      	strb	r2, [r3, #0]
		}
	}

	return SESSION_OKAY;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3748      	adds	r7, #72	; 0x48
 800575a:	46bd      	mov	sp, r7
 800575c:	bdb0      	pop	{r4, r5, r7, pc}
 800575e:	bf00      	nop
 8005760:	08006f4c 	.word	0x08006f4c
 8005764:	08006f54 	.word	0x08006f54
 8005768:	20001978 	.word	0x20001978
 800576c:	08006f58 	.word	0x08006f58
 8005770:	2000197c 	.word	0x2000197c
 8005774:	20001980 	.word	0x20001980
 8005778:	200019bc 	.word	0x200019bc

0800577c <_listen>:
 * message.  A CTS message is transmitted.  The Message window listens for a message
 * from the desktop application with the RECEIVE_TIMEOUT_MS value.  Error codes from
 * the transport layer are aliased to session error codes.
 */
DesktopComSessionStatus _listen(void)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b090      	sub	sp, #64	; 0x40
 8005780:	af00      	add	r7, sp, #0
	TransportStatus transportStatus;
	char messageBody[UART_PACKET_PAYLOAD_SIZE] = {0};
 8005782:	2300      	movs	r3, #0
 8005784:	603b      	str	r3, [r7, #0]
 8005786:	1d3b      	adds	r3, r7, #4
 8005788:	2238      	movs	r2, #56	; 0x38
 800578a:	2100      	movs	r1, #0
 800578c:	4618      	mov	r0, r3
 800578e:	f000 f9d1 	bl	8005b34 <memset>

	// CTS Window
	// Tx the CTS message to signal to desktop that the MCU is about to be ready to
	// receive a message.
	memset(messageBody,0,UART_PACKET_PAYLOAD_SIZE);
 8005792:	463b      	mov	r3, r7
 8005794:	223c      	movs	r2, #60	; 0x3c
 8005796:	2100      	movs	r1, #0
 8005798:	4618      	mov	r0, r3
 800579a:	f000 f9cb 	bl	8005b34 <memset>
	snprintf(messageBody, UART_PACKET_PAYLOAD_SIZE, "Clear to send!\n");
 800579e:	463b      	mov	r3, r7
 80057a0:	4a1d      	ldr	r2, [pc, #116]	; (8005818 <_listen+0x9c>)
 80057a2:	213c      	movs	r1, #60	; 0x3c
 80057a4:	4618      	mov	r0, r3
 80057a6:	f000 f9cd 	bl	8005b44 <sniprintf>
	transportStatus = uartTransport_bufferTx((uint8_t*)CTS_HEADER,(uint8_t*) messageBody);
 80057aa:	463b      	mov	r3, r7
 80057ac:	4619      	mov	r1, r3
 80057ae:	481b      	ldr	r0, [pc, #108]	; (800581c <_listen+0xa0>)
 80057b0:	f000 f89c 	bl	80058ec <uartTransport_bufferTx>
 80057b4:	4603      	mov	r3, r0
 80057b6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (transportStatus != TRANSPORT_OKAY)
 80057ba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <_listen+0x4a>
	{
		return SESSION_ERROR;
 80057c2:	2302      	movs	r3, #2
 80057c4:	e024      	b.n	8005810 <_listen+0x94>
	}

	transportStatus = uartTransport_tx_polled(SEND_TIMEOUT_MS);
 80057c6:	2064      	movs	r0, #100	; 0x64
 80057c8:	f000 f8e6 	bl	8005998 <uartTransport_tx_polled>
 80057cc:	4603      	mov	r3, r0
 80057ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (transportStatus == TRANSPORT_TIMEOUT)
 80057d2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d101      	bne.n	80057de <_listen+0x62>
	{
		return SESSION_TIMEOUT;
 80057da:	2301      	movs	r3, #1
 80057dc:	e018      	b.n	8005810 <_listen+0x94>
	}
	else if (transportStatus != TRANSPORT_OKAY)
 80057de:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d001      	beq.n	80057ea <_listen+0x6e>
	{
		return SESSION_ERROR;
 80057e6:	2302      	movs	r3, #2
 80057e8:	e012      	b.n	8005810 <_listen+0x94>
	}

	// Message Window
	// Rx to receive a packet from the desktop.
	transportStatus = uartTransport_rx_polled(RECEIVE_TIMEOUT_MS);
 80057ea:	20fa      	movs	r0, #250	; 0xfa
 80057ec:	f000 f912 	bl	8005a14 <uartTransport_rx_polled>
 80057f0:	4603      	mov	r3, r0
 80057f2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (transportStatus == TRANSPORT_TIMEOUT)
 80057f6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d101      	bne.n	8005802 <_listen+0x86>
	{
		return SESSION_TIMEOUT;
 80057fe:	2301      	movs	r3, #1
 8005800:	e006      	b.n	8005810 <_listen+0x94>
	}
	else if (transportStatus != TRANSPORT_OKAY)
 8005802:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005806:	2b00      	cmp	r3, #0
 8005808:	d001      	beq.n	800580e <_listen+0x92>
	{
		return SESSION_ERROR;
 800580a:	2302      	movs	r3, #2
 800580c:	e000      	b.n	8005810 <_listen+0x94>
	}

	return SESSION_OKAY;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3740      	adds	r7, #64	; 0x40
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	08006f60 	.word	0x08006f60
 800581c:	08006f70 	.word	0x08006f70

08005820 <_tell>:
 * Wraps UART transmission layer calls.
 * Transmits a buffered message to the desktop application.
 * Aliases transport layer error codes to session error codes.
 */
DesktopComSessionStatus _tell(void)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b082      	sub	sp, #8
 8005824:	af00      	add	r7, sp, #0
	TransportStatus transportStatus;

	// attempt to transmit packet
	transportStatus = uartTransport_tx_polled(SEND_TIMEOUT_MS);
 8005826:	2064      	movs	r0, #100	; 0x64
 8005828:	f000 f8b6 	bl	8005998 <uartTransport_tx_polled>
 800582c:	4603      	mov	r3, r0
 800582e:	71fb      	strb	r3, [r7, #7]

	// report status of transmission
	if (transportStatus == TRANSPORT_OKAY)
 8005830:	79fb      	ldrb	r3, [r7, #7]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d101      	bne.n	800583a <_tell+0x1a>
	{
		return SESSION_OKAY;
 8005836:	2300      	movs	r3, #0
 8005838:	e005      	b.n	8005846 <_tell+0x26>
	}
	else if (transportStatus == TRANSPORT_TIMEOUT)
 800583a:	79fb      	ldrb	r3, [r7, #7]
 800583c:	2b01      	cmp	r3, #1
 800583e:	d101      	bne.n	8005844 <_tell+0x24>
	{
		return SESSION_TIMEOUT;
 8005840:	2301      	movs	r3, #1
 8005842:	e000      	b.n	8005846 <_tell+0x26>
	}
	else // if (transportStatus == TRANSPORT_ERROR || transportStatus == TRANSPORT_BUSY)
	{
		return SESSION_ERROR;
 8005844:	2302      	movs	r3, #2
	}
}
 8005846:	4618      	mov	r0, r3
 8005848:	3708      	adds	r7, #8
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}

0800584e <composePacket>:
 * UART_PACKET_PAYLOAD_SIZE bytes to the packet buffer offset by UART_PACKET_HEADER_SIZE
 * number of bytes.
 */
void composePacket(uint8_t packet_buffer[UART_PACKET_SIZE], const uint8_t header[UART_PACKET_HEADER_SIZE],
		const uint8_t payload[UART_PACKET_PAYLOAD_SIZE])
{
 800584e:	b580      	push	{r7, lr}
 8005850:	b084      	sub	sp, #16
 8005852:	af00      	add	r7, sp, #0
 8005854:	60f8      	str	r0, [r7, #12]
 8005856:	60b9      	str	r1, [r7, #8]
 8005858:	607a      	str	r2, [r7, #4]
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	461a      	mov	r2, r3
	// Copy header into packet.
	memcpy(packet_buffer, header, UART_PACKET_HEADER_SIZE * sizeof(uint8_t));
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	601a      	str	r2, [r3, #0]
	// Copy payload into packet.
	memcpy(packet_buffer + UART_PACKET_HEADER_SIZE, payload, UART_PACKET_PAYLOAD_SIZE * sizeof(uint8_t));
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	3304      	adds	r3, #4
 8005868:	223c      	movs	r2, #60	; 0x3c
 800586a:	6879      	ldr	r1, [r7, #4]
 800586c:	4618      	mov	r0, r3
 800586e:	f000 f953 	bl	8005b18 <memcpy>
}
 8005872:	bf00      	nop
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}

0800587a <decomposePacket>:
 * Copies UART_PACKET_HEADER_SIZE number of bytes to the header_buffer and copies
 * UART_PACKET_PAYLOAD_SIZE number of bytes to the payload buffer.
 */
void decomposePacket(uint8_t header[UART_PACKET_HEADER_SIZE], uint8_t payload[UART_PACKET_PAYLOAD_SIZE],
		const uint8_t packet_buffer[UART_PACKET_SIZE])
{
 800587a:	b580      	push	{r7, lr}
 800587c:	b084      	sub	sp, #16
 800587e:	af00      	add	r7, sp, #0
 8005880:	60f8      	str	r0, [r7, #12]
 8005882:	60b9      	str	r1, [r7, #8]
 8005884:	607a      	str	r2, [r7, #4]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	461a      	mov	r2, r3
	// Copy header from packet.
	memcpy(header, packet_buffer, UART_PACKET_HEADER_SIZE * sizeof(uint8_t));
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	601a      	str	r2, [r3, #0]
	// Copy payload from packet.
	memcpy(payload, packet_buffer + UART_PACKET_HEADER_SIZE, UART_PACKET_PAYLOAD_SIZE * sizeof(uint8_t));
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	3304      	adds	r3, #4
 8005894:	223c      	movs	r2, #60	; 0x3c
 8005896:	4619      	mov	r1, r3
 8005898:	68b8      	ldr	r0, [r7, #8]
 800589a:	f000 f93d 	bl	8005b18 <memcpy>
}
 800589e:	bf00      	nop
 80058a0:	3710      	adds	r7, #16
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
	...

080058a8 <uartTransport_init>:
 * operational variables.
 *
 * Note:  will not re-initalize until the layer has been de-initalized.
 */
bool uartTransport_init(UART_HandleTypeDef* huart)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
	// if module not already initialized and the uart handle passed is initialized
	if (!IS_UART_HANDLE_INIT(_uartHandle) && IS_UART_HANDLE_INIT(huart))
 80058b0:	4b0d      	ldr	r3, [pc, #52]	; (80058e8 <uartTransport_init+0x40>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d004      	beq.n	80058c2 <uartTransport_init+0x1a>
 80058b8:	4b0b      	ldr	r3, [pc, #44]	; (80058e8 <uartTransport_init+0x40>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d10d      	bne.n	80058de <uartTransport_init+0x36>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d00a      	beq.n	80058de <uartTransport_init+0x36>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d006      	beq.n	80058de <uartTransport_init+0x36>
	{
		_uartHandle = huart;		// store handle pointer
 80058d0:	4a05      	ldr	r2, [pc, #20]	; (80058e8 <uartTransport_init+0x40>)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6013      	str	r3, [r2, #0]
		_transportLayer_reset();	// reset the module's operational variables
 80058d6:	f000 f8d9 	bl	8005a8c <_transportLayer_reset>
		return true;				// return success
 80058da:	2301      	movs	r3, #1
 80058dc:	e000      	b.n	80058e0 <uartTransport_init+0x38>
	}

	// module already initializes or handle passed is not initialized
	else
	{
		return false;
 80058de:	2300      	movs	r3, #0
	}
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3708      	adds	r7, #8
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	200019c0 	.word	0x200019c0

080058ec <uartTransport_bufferTx>:
 * Enqueues a packet for transmission.  Only successful if the layer has been
 * initialized.  Reports if queuing could or could not be performed due to the
 * tx buffer being full.
 */
TransportStatus uartTransport_bufferTx(uint8_t header[UART_PACKET_HEADER_SIZE], uint8_t body[UART_PACKET_PAYLOAD_SIZE])
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b082      	sub	sp, #8
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
	// if module initialized
	if (IS_UART_HANDLE_INIT(_uartHandle))
 80058f6:	4b0f      	ldr	r3, [pc, #60]	; (8005934 <uartTransport_bufferTx+0x48>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d014      	beq.n	8005928 <uartTransport_bufferTx+0x3c>
 80058fe:	4b0d      	ldr	r3, [pc, #52]	; (8005934 <uartTransport_bufferTx+0x48>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00f      	beq.n	8005928 <uartTransport_bufferTx+0x3c>
	{
		// if the transmit buffer is in use (program has queued a packet but
		// has not yet sent it)
		if (_txBuffer_full)
 8005908:	4b0b      	ldr	r3, [pc, #44]	; (8005938 <uartTransport_bufferTx+0x4c>)
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d001      	beq.n	8005914 <uartTransport_bufferTx+0x28>
		{
			return TRANSPORT_TX_FULL;
 8005910:	2304      	movs	r3, #4
 8005912:	e00a      	b.n	800592a <uartTransport_bufferTx+0x3e>

		// the buffer is empty and ready to receive a new packet
		else
		{
			// Compose header and body into one message
			composePacket(_txBuffer, header, body);
 8005914:	683a      	ldr	r2, [r7, #0]
 8005916:	6879      	ldr	r1, [r7, #4]
 8005918:	4808      	ldr	r0, [pc, #32]	; (800593c <uartTransport_bufferTx+0x50>)
 800591a:	f7ff ff98 	bl	800584e <composePacket>
			_txBuffer_full = true;
 800591e:	4b06      	ldr	r3, [pc, #24]	; (8005938 <uartTransport_bufferTx+0x4c>)
 8005920:	2201      	movs	r2, #1
 8005922:	701a      	strb	r2, [r3, #0]

			return TRANSPORT_OKAY;
 8005924:	2300      	movs	r3, #0
 8005926:	e000      	b.n	800592a <uartTransport_bufferTx+0x3e>
	}

	// the module has not been initialized
	else
	{
		return TRANSPORT_NOT_INIT;
 8005928:	2308      	movs	r3, #8
	}
}
 800592a:	4618      	mov	r0, r3
 800592c:	3708      	adds	r7, #8
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	200019c0 	.word	0x200019c0
 8005938:	20001a44 	.word	0x20001a44
 800593c:	200019c4 	.word	0x200019c4

08005940 <uartTransport_debufferRx>:
 * Dequeues a packet from those that have been received.  Only successful if
 * the layer has been initialized.  Reportes of dequeuing could or could not be
 * performed due to the rx buffer being empty.
 */
TransportStatus uartTransport_debufferRx(uint8_t header[UART_PACKET_HEADER_SIZE], uint8_t body[UART_PACKET_PAYLOAD_SIZE])
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b082      	sub	sp, #8
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
	// if the module has been initialized
	if (IS_UART_HANDLE_INIT(_uartHandle))
 800594a:	4b10      	ldr	r3, [pc, #64]	; (800598c <uartTransport_debufferRx+0x4c>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d017      	beq.n	8005982 <uartTransport_debufferRx+0x42>
 8005952:	4b0e      	ldr	r3, [pc, #56]	; (800598c <uartTransport_debufferRx+0x4c>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d012      	beq.n	8005982 <uartTransport_debufferRx+0x42>
	{
		// if no packet has been received
		if (!_rxBuffer_full)
 800595c:	4b0c      	ldr	r3, [pc, #48]	; (8005990 <uartTransport_debufferRx+0x50>)
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	f083 0301 	eor.w	r3, r3, #1
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b00      	cmp	r3, #0
 8005968:	d001      	beq.n	800596e <uartTransport_debufferRx+0x2e>
		{
			return TRANSPORT_RX_EMPTY;
 800596a:	2306      	movs	r3, #6
 800596c:	e00a      	b.n	8005984 <uartTransport_debufferRx+0x44>
		// packet received and ready
		else
		{
			// retrieve message from buffer
			// decompose header and body from message
			decomposePacket(header, body, _rxBuffer);
 800596e:	4a09      	ldr	r2, [pc, #36]	; (8005994 <uartTransport_debufferRx+0x54>)
 8005970:	6839      	ldr	r1, [r7, #0]
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f7ff ff81 	bl	800587a <decomposePacket>
			_rxBuffer_full = false;
 8005978:	4b05      	ldr	r3, [pc, #20]	; (8005990 <uartTransport_debufferRx+0x50>)
 800597a:	2200      	movs	r2, #0
 800597c:	701a      	strb	r2, [r3, #0]

			return TRANSPORT_OKAY;
 800597e:	2300      	movs	r3, #0
 8005980:	e000      	b.n	8005984 <uartTransport_debufferRx+0x44>
	}

	// the module has not been initialized
	else
	{
		return TRANSPORT_NOT_INIT;
 8005982:	2308      	movs	r3, #8
	}
}
 8005984:	4618      	mov	r0, r3
 8005986:	3708      	adds	r7, #8
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	200019c0 	.word	0x200019c0
 8005990:	20001a45 	.word	0x20001a45
 8005994:	20001a04 	.word	0x20001a04

08005998 <uartTransport_tx_polled>:
 * Transmits all packets in tx queue.  Reports if the tx queue is empty
 * (to start) or the state of the transmissions (success or failure).
 * Uses HAL calls.
 */
TransportStatus uartTransport_tx_polled(uint32_t timeout_ms)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef hal_status;

	// if the module has been initalized
	if (IS_UART_HANDLE_INIT(_uartHandle))
 80059a0:	4b19      	ldr	r3, [pc, #100]	; (8005a08 <uartTransport_tx_polled+0x70>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d02a      	beq.n	80059fe <uartTransport_tx_polled+0x66>
 80059a8:	4b17      	ldr	r3, [pc, #92]	; (8005a08 <uartTransport_tx_polled+0x70>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d025      	beq.n	80059fe <uartTransport_tx_polled+0x66>
	{
		// only transmit if a message has been queued
		if (!_txBuffer_full)
 80059b2:	4b16      	ldr	r3, [pc, #88]	; (8005a0c <uartTransport_tx_polled+0x74>)
 80059b4:	781b      	ldrb	r3, [r3, #0]
 80059b6:	f083 0301 	eor.w	r3, r3, #1
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d001      	beq.n	80059c4 <uartTransport_tx_polled+0x2c>
		{
			return TRANSPORT_TX_EMPTY;
 80059c0:	2305      	movs	r3, #5
 80059c2:	e01d      	b.n	8005a00 <uartTransport_tx_polled+0x68>
		}

		// transmit the message
		hal_status = HAL_UART_Transmit(_uartHandle, (uint8_t*)_txBuffer, UART_PACKET_SIZE, timeout_ms);
 80059c4:	4b10      	ldr	r3, [pc, #64]	; (8005a08 <uartTransport_tx_polled+0x70>)
 80059c6:	6818      	ldr	r0, [r3, #0]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2240      	movs	r2, #64	; 0x40
 80059cc:	4910      	ldr	r1, [pc, #64]	; (8005a10 <uartTransport_tx_polled+0x78>)
 80059ce:	f7fd fdbf 	bl	8003550 <HAL_UART_Transmit>
 80059d2:	4603      	mov	r3, r0
 80059d4:	73fb      	strb	r3, [r7, #15]

		// alias the has status with transport layer status
		if (hal_status == HAL_ERROR)
 80059d6:	7bfb      	ldrb	r3, [r7, #15]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d101      	bne.n	80059e0 <uartTransport_tx_polled+0x48>
		{
			/*
			 * Note : this error occurs if pData passed into HAL_UART_Transmit() is NULL
			 * or Size passed in is not greater than 0.
			 */
			return TRANSPORT_ERROR;
 80059dc:	2302      	movs	r3, #2
 80059de:	e00f      	b.n	8005a00 <uartTransport_tx_polled+0x68>
		}
		else if (hal_status == HAL_TIMEOUT)
 80059e0:	7bfb      	ldrb	r3, [r7, #15]
 80059e2:	2b03      	cmp	r3, #3
 80059e4:	d101      	bne.n	80059ea <uartTransport_tx_polled+0x52>
		{
			return TRANSPORT_TIMEOUT;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e00a      	b.n	8005a00 <uartTransport_tx_polled+0x68>
		}
		else if (hal_status == HAL_BUSY)
 80059ea:	7bfb      	ldrb	r3, [r7, #15]
 80059ec:	2b02      	cmp	r3, #2
 80059ee:	d101      	bne.n	80059f4 <uartTransport_tx_polled+0x5c>
		{
			return TRANSPORT_BUSY;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e005      	b.n	8005a00 <uartTransport_tx_polled+0x68>
		}
		else
		{
			// transmission successful
			_txBuffer_full = false;
 80059f4:	4b05      	ldr	r3, [pc, #20]	; (8005a0c <uartTransport_tx_polled+0x74>)
 80059f6:	2200      	movs	r2, #0
 80059f8:	701a      	strb	r2, [r3, #0]
			return TRANSPORT_OKAY;
 80059fa:	2300      	movs	r3, #0
 80059fc:	e000      	b.n	8005a00 <uartTransport_tx_polled+0x68>
	}

	// the module has not been initialized
	else
	{
		return TRANSPORT_NOT_INIT;
 80059fe:	2308      	movs	r3, #8
	}
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3710      	adds	r7, #16
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	200019c0 	.word	0x200019c0
 8005a0c:	20001a44 	.word	0x20001a44
 8005a10:	200019c4 	.word	0x200019c4

08005a14 <uartTransport_rx_polled>:
 * Receives packets and enqueues them to the rx queue.  Reports of the
 * rx queue was full (to start) or the state of the receptions (success
 * or failure).  Uses HAL calls.
 */
TransportStatus uartTransport_rx_polled(uint32_t timeout_ms)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef hal_status;

	// if the module has been initialized
	if (IS_UART_HANDLE_INIT(_uartHandle))
 8005a1c:	4b18      	ldr	r3, [pc, #96]	; (8005a80 <uartTransport_rx_polled+0x6c>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d027      	beq.n	8005a74 <uartTransport_rx_polled+0x60>
 8005a24:	4b16      	ldr	r3, [pc, #88]	; (8005a80 <uartTransport_rx_polled+0x6c>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d022      	beq.n	8005a74 <uartTransport_rx_polled+0x60>
	{
		// only receive if the buffer is empty
		if (_rxBuffer_full)
 8005a2e:	4b15      	ldr	r3, [pc, #84]	; (8005a84 <uartTransport_rx_polled+0x70>)
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <uartTransport_rx_polled+0x26>
		{
			return TRANSPORT_RX_FULL;
 8005a36:	2307      	movs	r3, #7
 8005a38:	e01d      	b.n	8005a76 <uartTransport_rx_polled+0x62>
		}

		// receive a message
		hal_status = HAL_UART_Receive(_uartHandle, (uint8_t*)_rxBuffer, UART_PACKET_SIZE, timeout_ms);
 8005a3a:	4b11      	ldr	r3, [pc, #68]	; (8005a80 <uartTransport_rx_polled+0x6c>)
 8005a3c:	6818      	ldr	r0, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2240      	movs	r2, #64	; 0x40
 8005a42:	4911      	ldr	r1, [pc, #68]	; (8005a88 <uartTransport_rx_polled+0x74>)
 8005a44:	f7fd fe0a 	bl	800365c <HAL_UART_Receive>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	73fb      	strb	r3, [r7, #15]

		// alias the has status with transport layer status
		if (hal_status == HAL_ERROR)
 8005a4c:	7bfb      	ldrb	r3, [r7, #15]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d101      	bne.n	8005a56 <uartTransport_rx_polled+0x42>
		{
			/*
			 * Note : this error occurs if pData passed into HAL_UART_Transmit() is NULL
			 * or Size passed in is not greater than 0.
			 */
			return TRANSPORT_ERROR;
 8005a52:	2302      	movs	r3, #2
 8005a54:	e00f      	b.n	8005a76 <uartTransport_rx_polled+0x62>
		}
		else if (hal_status == HAL_TIMEOUT)
 8005a56:	7bfb      	ldrb	r3, [r7, #15]
 8005a58:	2b03      	cmp	r3, #3
 8005a5a:	d101      	bne.n	8005a60 <uartTransport_rx_polled+0x4c>
		{
			return TRANSPORT_TIMEOUT;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e00a      	b.n	8005a76 <uartTransport_rx_polled+0x62>
		}
		else if (hal_status == HAL_BUSY)
 8005a60:	7bfb      	ldrb	r3, [r7, #15]
 8005a62:	2b02      	cmp	r3, #2
 8005a64:	d101      	bne.n	8005a6a <uartTransport_rx_polled+0x56>
		{
			return TRANSPORT_BUSY;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e005      	b.n	8005a76 <uartTransport_rx_polled+0x62>
		}
		else
		{
			// reception was successful and a packet was received
			_rxBuffer_full = true;
 8005a6a:	4b06      	ldr	r3, [pc, #24]	; (8005a84 <uartTransport_rx_polled+0x70>)
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	701a      	strb	r2, [r3, #0]
			return TRANSPORT_OKAY;
 8005a70:	2300      	movs	r3, #0
 8005a72:	e000      	b.n	8005a76 <uartTransport_rx_polled+0x62>
	}

	// the module is not initialized
	else
	{
		return TRANSPORT_NOT_INIT;
 8005a74:	2308      	movs	r3, #8
	}
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3710      	adds	r7, #16
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	bf00      	nop
 8005a80:	200019c0 	.word	0x200019c0
 8005a84:	20001a45 	.word	0x20001a45
 8005a88:	20001a04 	.word	0x20001a04

08005a8c <_transportLayer_reset>:
/* _transportLayer_reset
 *
 * Resets operational variables other than the HAL UART handle pointer.
 */
void _transportLayer_reset(void)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	af00      	add	r7, sp, #0
	// clear buffers and flags
	memset(_txBuffer, 0, UART_PACKET_SIZE * sizeof(uint8_t));
 8005a90:	2240      	movs	r2, #64	; 0x40
 8005a92:	2100      	movs	r1, #0
 8005a94:	4807      	ldr	r0, [pc, #28]	; (8005ab4 <_transportLayer_reset+0x28>)
 8005a96:	f000 f84d 	bl	8005b34 <memset>
	memset(_rxBuffer, 0, UART_PACKET_SIZE * sizeof(uint8_t));
 8005a9a:	2240      	movs	r2, #64	; 0x40
 8005a9c:	2100      	movs	r1, #0
 8005a9e:	4806      	ldr	r0, [pc, #24]	; (8005ab8 <_transportLayer_reset+0x2c>)
 8005aa0:	f000 f848 	bl	8005b34 <memset>
	_txBuffer_full = false;
 8005aa4:	4b05      	ldr	r3, [pc, #20]	; (8005abc <_transportLayer_reset+0x30>)
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	701a      	strb	r2, [r3, #0]
	_rxBuffer_full = false;
 8005aaa:	4b05      	ldr	r3, [pc, #20]	; (8005ac0 <_transportLayer_reset+0x34>)
 8005aac:	2200      	movs	r2, #0
 8005aae:	701a      	strb	r2, [r3, #0]
}
 8005ab0:	bf00      	nop
 8005ab2:	bd80      	pop	{r7, pc}
 8005ab4:	200019c4 	.word	0x200019c4
 8005ab8:	20001a04 	.word	0x20001a04
 8005abc:	20001a44 	.word	0x20001a44
 8005ac0:	20001a45 	.word	0x20001a45

08005ac4 <__errno>:
 8005ac4:	4b01      	ldr	r3, [pc, #4]	; (8005acc <__errno+0x8>)
 8005ac6:	6818      	ldr	r0, [r3, #0]
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	20000014 	.word	0x20000014

08005ad0 <__libc_init_array>:
 8005ad0:	b570      	push	{r4, r5, r6, lr}
 8005ad2:	4d0d      	ldr	r5, [pc, #52]	; (8005b08 <__libc_init_array+0x38>)
 8005ad4:	4c0d      	ldr	r4, [pc, #52]	; (8005b0c <__libc_init_array+0x3c>)
 8005ad6:	1b64      	subs	r4, r4, r5
 8005ad8:	10a4      	asrs	r4, r4, #2
 8005ada:	2600      	movs	r6, #0
 8005adc:	42a6      	cmp	r6, r4
 8005ade:	d109      	bne.n	8005af4 <__libc_init_array+0x24>
 8005ae0:	4d0b      	ldr	r5, [pc, #44]	; (8005b10 <__libc_init_array+0x40>)
 8005ae2:	4c0c      	ldr	r4, [pc, #48]	; (8005b14 <__libc_init_array+0x44>)
 8005ae4:	f001 f968 	bl	8006db8 <_init>
 8005ae8:	1b64      	subs	r4, r4, r5
 8005aea:	10a4      	asrs	r4, r4, #2
 8005aec:	2600      	movs	r6, #0
 8005aee:	42a6      	cmp	r6, r4
 8005af0:	d105      	bne.n	8005afe <__libc_init_array+0x2e>
 8005af2:	bd70      	pop	{r4, r5, r6, pc}
 8005af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005af8:	4798      	blx	r3
 8005afa:	3601      	adds	r6, #1
 8005afc:	e7ee      	b.n	8005adc <__libc_init_array+0xc>
 8005afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b02:	4798      	blx	r3
 8005b04:	3601      	adds	r6, #1
 8005b06:	e7f2      	b.n	8005aee <__libc_init_array+0x1e>
 8005b08:	08007204 	.word	0x08007204
 8005b0c:	08007204 	.word	0x08007204
 8005b10:	08007204 	.word	0x08007204
 8005b14:	08007208 	.word	0x08007208

08005b18 <memcpy>:
 8005b18:	440a      	add	r2, r1
 8005b1a:	4291      	cmp	r1, r2
 8005b1c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005b20:	d100      	bne.n	8005b24 <memcpy+0xc>
 8005b22:	4770      	bx	lr
 8005b24:	b510      	push	{r4, lr}
 8005b26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b2e:	4291      	cmp	r1, r2
 8005b30:	d1f9      	bne.n	8005b26 <memcpy+0xe>
 8005b32:	bd10      	pop	{r4, pc}

08005b34 <memset>:
 8005b34:	4402      	add	r2, r0
 8005b36:	4603      	mov	r3, r0
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d100      	bne.n	8005b3e <memset+0xa>
 8005b3c:	4770      	bx	lr
 8005b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8005b42:	e7f9      	b.n	8005b38 <memset+0x4>

08005b44 <sniprintf>:
 8005b44:	b40c      	push	{r2, r3}
 8005b46:	b530      	push	{r4, r5, lr}
 8005b48:	4b17      	ldr	r3, [pc, #92]	; (8005ba8 <sniprintf+0x64>)
 8005b4a:	1e0c      	subs	r4, r1, #0
 8005b4c:	681d      	ldr	r5, [r3, #0]
 8005b4e:	b09d      	sub	sp, #116	; 0x74
 8005b50:	da08      	bge.n	8005b64 <sniprintf+0x20>
 8005b52:	238b      	movs	r3, #139	; 0x8b
 8005b54:	602b      	str	r3, [r5, #0]
 8005b56:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b5a:	b01d      	add	sp, #116	; 0x74
 8005b5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005b60:	b002      	add	sp, #8
 8005b62:	4770      	bx	lr
 8005b64:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005b68:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005b6c:	bf14      	ite	ne
 8005b6e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8005b72:	4623      	moveq	r3, r4
 8005b74:	9304      	str	r3, [sp, #16]
 8005b76:	9307      	str	r3, [sp, #28]
 8005b78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b7c:	9002      	str	r0, [sp, #8]
 8005b7e:	9006      	str	r0, [sp, #24]
 8005b80:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005b84:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005b86:	ab21      	add	r3, sp, #132	; 0x84
 8005b88:	a902      	add	r1, sp, #8
 8005b8a:	4628      	mov	r0, r5
 8005b8c:	9301      	str	r3, [sp, #4]
 8005b8e:	f000 f8a9 	bl	8005ce4 <_svfiprintf_r>
 8005b92:	1c43      	adds	r3, r0, #1
 8005b94:	bfbc      	itt	lt
 8005b96:	238b      	movlt	r3, #139	; 0x8b
 8005b98:	602b      	strlt	r3, [r5, #0]
 8005b9a:	2c00      	cmp	r4, #0
 8005b9c:	d0dd      	beq.n	8005b5a <sniprintf+0x16>
 8005b9e:	9b02      	ldr	r3, [sp, #8]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	701a      	strb	r2, [r3, #0]
 8005ba4:	e7d9      	b.n	8005b5a <sniprintf+0x16>
 8005ba6:	bf00      	nop
 8005ba8:	20000014 	.word	0x20000014

08005bac <siscanf>:
 8005bac:	b40e      	push	{r1, r2, r3}
 8005bae:	b530      	push	{r4, r5, lr}
 8005bb0:	b09c      	sub	sp, #112	; 0x70
 8005bb2:	ac1f      	add	r4, sp, #124	; 0x7c
 8005bb4:	f44f 7201 	mov.w	r2, #516	; 0x204
 8005bb8:	f854 5b04 	ldr.w	r5, [r4], #4
 8005bbc:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005bc0:	9002      	str	r0, [sp, #8]
 8005bc2:	9006      	str	r0, [sp, #24]
 8005bc4:	f7fa fadc 	bl	8000180 <strlen>
 8005bc8:	4b0b      	ldr	r3, [pc, #44]	; (8005bf8 <siscanf+0x4c>)
 8005bca:	9003      	str	r0, [sp, #12]
 8005bcc:	9007      	str	r0, [sp, #28]
 8005bce:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bd0:	480a      	ldr	r0, [pc, #40]	; (8005bfc <siscanf+0x50>)
 8005bd2:	9401      	str	r4, [sp, #4]
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005bd8:	9314      	str	r3, [sp, #80]	; 0x50
 8005bda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005bde:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005be2:	462a      	mov	r2, r5
 8005be4:	4623      	mov	r3, r4
 8005be6:	a902      	add	r1, sp, #8
 8005be8:	6800      	ldr	r0, [r0, #0]
 8005bea:	f000 f9d5 	bl	8005f98 <__ssvfiscanf_r>
 8005bee:	b01c      	add	sp, #112	; 0x70
 8005bf0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005bf4:	b003      	add	sp, #12
 8005bf6:	4770      	bx	lr
 8005bf8:	08005c01 	.word	0x08005c01
 8005bfc:	20000014 	.word	0x20000014

08005c00 <__seofread>:
 8005c00:	2000      	movs	r0, #0
 8005c02:	4770      	bx	lr

08005c04 <strncmp>:
 8005c04:	b510      	push	{r4, lr}
 8005c06:	4603      	mov	r3, r0
 8005c08:	b172      	cbz	r2, 8005c28 <strncmp+0x24>
 8005c0a:	3901      	subs	r1, #1
 8005c0c:	1884      	adds	r4, r0, r2
 8005c0e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005c12:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005c16:	4290      	cmp	r0, r2
 8005c18:	d101      	bne.n	8005c1e <strncmp+0x1a>
 8005c1a:	42a3      	cmp	r3, r4
 8005c1c:	d101      	bne.n	8005c22 <strncmp+0x1e>
 8005c1e:	1a80      	subs	r0, r0, r2
 8005c20:	bd10      	pop	{r4, pc}
 8005c22:	2800      	cmp	r0, #0
 8005c24:	d1f3      	bne.n	8005c0e <strncmp+0xa>
 8005c26:	e7fa      	b.n	8005c1e <strncmp+0x1a>
 8005c28:	4610      	mov	r0, r2
 8005c2a:	e7f9      	b.n	8005c20 <strncmp+0x1c>

08005c2c <__ssputs_r>:
 8005c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c30:	688e      	ldr	r6, [r1, #8]
 8005c32:	429e      	cmp	r6, r3
 8005c34:	4682      	mov	sl, r0
 8005c36:	460c      	mov	r4, r1
 8005c38:	4690      	mov	r8, r2
 8005c3a:	461f      	mov	r7, r3
 8005c3c:	d838      	bhi.n	8005cb0 <__ssputs_r+0x84>
 8005c3e:	898a      	ldrh	r2, [r1, #12]
 8005c40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005c44:	d032      	beq.n	8005cac <__ssputs_r+0x80>
 8005c46:	6825      	ldr	r5, [r4, #0]
 8005c48:	6909      	ldr	r1, [r1, #16]
 8005c4a:	eba5 0901 	sub.w	r9, r5, r1
 8005c4e:	6965      	ldr	r5, [r4, #20]
 8005c50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005c58:	3301      	adds	r3, #1
 8005c5a:	444b      	add	r3, r9
 8005c5c:	106d      	asrs	r5, r5, #1
 8005c5e:	429d      	cmp	r5, r3
 8005c60:	bf38      	it	cc
 8005c62:	461d      	movcc	r5, r3
 8005c64:	0553      	lsls	r3, r2, #21
 8005c66:	d531      	bpl.n	8005ccc <__ssputs_r+0xa0>
 8005c68:	4629      	mov	r1, r5
 8005c6a:	f000 ffdd 	bl	8006c28 <_malloc_r>
 8005c6e:	4606      	mov	r6, r0
 8005c70:	b950      	cbnz	r0, 8005c88 <__ssputs_r+0x5c>
 8005c72:	230c      	movs	r3, #12
 8005c74:	f8ca 3000 	str.w	r3, [sl]
 8005c78:	89a3      	ldrh	r3, [r4, #12]
 8005c7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c7e:	81a3      	strh	r3, [r4, #12]
 8005c80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c88:	6921      	ldr	r1, [r4, #16]
 8005c8a:	464a      	mov	r2, r9
 8005c8c:	f7ff ff44 	bl	8005b18 <memcpy>
 8005c90:	89a3      	ldrh	r3, [r4, #12]
 8005c92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005c96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c9a:	81a3      	strh	r3, [r4, #12]
 8005c9c:	6126      	str	r6, [r4, #16]
 8005c9e:	6165      	str	r5, [r4, #20]
 8005ca0:	444e      	add	r6, r9
 8005ca2:	eba5 0509 	sub.w	r5, r5, r9
 8005ca6:	6026      	str	r6, [r4, #0]
 8005ca8:	60a5      	str	r5, [r4, #8]
 8005caa:	463e      	mov	r6, r7
 8005cac:	42be      	cmp	r6, r7
 8005cae:	d900      	bls.n	8005cb2 <__ssputs_r+0x86>
 8005cb0:	463e      	mov	r6, r7
 8005cb2:	6820      	ldr	r0, [r4, #0]
 8005cb4:	4632      	mov	r2, r6
 8005cb6:	4641      	mov	r1, r8
 8005cb8:	f000 ff32 	bl	8006b20 <memmove>
 8005cbc:	68a3      	ldr	r3, [r4, #8]
 8005cbe:	1b9b      	subs	r3, r3, r6
 8005cc0:	60a3      	str	r3, [r4, #8]
 8005cc2:	6823      	ldr	r3, [r4, #0]
 8005cc4:	4433      	add	r3, r6
 8005cc6:	6023      	str	r3, [r4, #0]
 8005cc8:	2000      	movs	r0, #0
 8005cca:	e7db      	b.n	8005c84 <__ssputs_r+0x58>
 8005ccc:	462a      	mov	r2, r5
 8005cce:	f001 f81f 	bl	8006d10 <_realloc_r>
 8005cd2:	4606      	mov	r6, r0
 8005cd4:	2800      	cmp	r0, #0
 8005cd6:	d1e1      	bne.n	8005c9c <__ssputs_r+0x70>
 8005cd8:	6921      	ldr	r1, [r4, #16]
 8005cda:	4650      	mov	r0, sl
 8005cdc:	f000 ff3a 	bl	8006b54 <_free_r>
 8005ce0:	e7c7      	b.n	8005c72 <__ssputs_r+0x46>
	...

08005ce4 <_svfiprintf_r>:
 8005ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ce8:	4698      	mov	r8, r3
 8005cea:	898b      	ldrh	r3, [r1, #12]
 8005cec:	061b      	lsls	r3, r3, #24
 8005cee:	b09d      	sub	sp, #116	; 0x74
 8005cf0:	4607      	mov	r7, r0
 8005cf2:	460d      	mov	r5, r1
 8005cf4:	4614      	mov	r4, r2
 8005cf6:	d50e      	bpl.n	8005d16 <_svfiprintf_r+0x32>
 8005cf8:	690b      	ldr	r3, [r1, #16]
 8005cfa:	b963      	cbnz	r3, 8005d16 <_svfiprintf_r+0x32>
 8005cfc:	2140      	movs	r1, #64	; 0x40
 8005cfe:	f000 ff93 	bl	8006c28 <_malloc_r>
 8005d02:	6028      	str	r0, [r5, #0]
 8005d04:	6128      	str	r0, [r5, #16]
 8005d06:	b920      	cbnz	r0, 8005d12 <_svfiprintf_r+0x2e>
 8005d08:	230c      	movs	r3, #12
 8005d0a:	603b      	str	r3, [r7, #0]
 8005d0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d10:	e0d1      	b.n	8005eb6 <_svfiprintf_r+0x1d2>
 8005d12:	2340      	movs	r3, #64	; 0x40
 8005d14:	616b      	str	r3, [r5, #20]
 8005d16:	2300      	movs	r3, #0
 8005d18:	9309      	str	r3, [sp, #36]	; 0x24
 8005d1a:	2320      	movs	r3, #32
 8005d1c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d20:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d24:	2330      	movs	r3, #48	; 0x30
 8005d26:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005ed0 <_svfiprintf_r+0x1ec>
 8005d2a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d2e:	f04f 0901 	mov.w	r9, #1
 8005d32:	4623      	mov	r3, r4
 8005d34:	469a      	mov	sl, r3
 8005d36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d3a:	b10a      	cbz	r2, 8005d40 <_svfiprintf_r+0x5c>
 8005d3c:	2a25      	cmp	r2, #37	; 0x25
 8005d3e:	d1f9      	bne.n	8005d34 <_svfiprintf_r+0x50>
 8005d40:	ebba 0b04 	subs.w	fp, sl, r4
 8005d44:	d00b      	beq.n	8005d5e <_svfiprintf_r+0x7a>
 8005d46:	465b      	mov	r3, fp
 8005d48:	4622      	mov	r2, r4
 8005d4a:	4629      	mov	r1, r5
 8005d4c:	4638      	mov	r0, r7
 8005d4e:	f7ff ff6d 	bl	8005c2c <__ssputs_r>
 8005d52:	3001      	adds	r0, #1
 8005d54:	f000 80aa 	beq.w	8005eac <_svfiprintf_r+0x1c8>
 8005d58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d5a:	445a      	add	r2, fp
 8005d5c:	9209      	str	r2, [sp, #36]	; 0x24
 8005d5e:	f89a 3000 	ldrb.w	r3, [sl]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	f000 80a2 	beq.w	8005eac <_svfiprintf_r+0x1c8>
 8005d68:	2300      	movs	r3, #0
 8005d6a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d72:	f10a 0a01 	add.w	sl, sl, #1
 8005d76:	9304      	str	r3, [sp, #16]
 8005d78:	9307      	str	r3, [sp, #28]
 8005d7a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d7e:	931a      	str	r3, [sp, #104]	; 0x68
 8005d80:	4654      	mov	r4, sl
 8005d82:	2205      	movs	r2, #5
 8005d84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d88:	4851      	ldr	r0, [pc, #324]	; (8005ed0 <_svfiprintf_r+0x1ec>)
 8005d8a:	f7fa fa01 	bl	8000190 <memchr>
 8005d8e:	9a04      	ldr	r2, [sp, #16]
 8005d90:	b9d8      	cbnz	r0, 8005dca <_svfiprintf_r+0xe6>
 8005d92:	06d0      	lsls	r0, r2, #27
 8005d94:	bf44      	itt	mi
 8005d96:	2320      	movmi	r3, #32
 8005d98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d9c:	0711      	lsls	r1, r2, #28
 8005d9e:	bf44      	itt	mi
 8005da0:	232b      	movmi	r3, #43	; 0x2b
 8005da2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005da6:	f89a 3000 	ldrb.w	r3, [sl]
 8005daa:	2b2a      	cmp	r3, #42	; 0x2a
 8005dac:	d015      	beq.n	8005dda <_svfiprintf_r+0xf6>
 8005dae:	9a07      	ldr	r2, [sp, #28]
 8005db0:	4654      	mov	r4, sl
 8005db2:	2000      	movs	r0, #0
 8005db4:	f04f 0c0a 	mov.w	ip, #10
 8005db8:	4621      	mov	r1, r4
 8005dba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dbe:	3b30      	subs	r3, #48	; 0x30
 8005dc0:	2b09      	cmp	r3, #9
 8005dc2:	d94e      	bls.n	8005e62 <_svfiprintf_r+0x17e>
 8005dc4:	b1b0      	cbz	r0, 8005df4 <_svfiprintf_r+0x110>
 8005dc6:	9207      	str	r2, [sp, #28]
 8005dc8:	e014      	b.n	8005df4 <_svfiprintf_r+0x110>
 8005dca:	eba0 0308 	sub.w	r3, r0, r8
 8005dce:	fa09 f303 	lsl.w	r3, r9, r3
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	9304      	str	r3, [sp, #16]
 8005dd6:	46a2      	mov	sl, r4
 8005dd8:	e7d2      	b.n	8005d80 <_svfiprintf_r+0x9c>
 8005dda:	9b03      	ldr	r3, [sp, #12]
 8005ddc:	1d19      	adds	r1, r3, #4
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	9103      	str	r1, [sp, #12]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	bfbb      	ittet	lt
 8005de6:	425b      	neglt	r3, r3
 8005de8:	f042 0202 	orrlt.w	r2, r2, #2
 8005dec:	9307      	strge	r3, [sp, #28]
 8005dee:	9307      	strlt	r3, [sp, #28]
 8005df0:	bfb8      	it	lt
 8005df2:	9204      	strlt	r2, [sp, #16]
 8005df4:	7823      	ldrb	r3, [r4, #0]
 8005df6:	2b2e      	cmp	r3, #46	; 0x2e
 8005df8:	d10c      	bne.n	8005e14 <_svfiprintf_r+0x130>
 8005dfa:	7863      	ldrb	r3, [r4, #1]
 8005dfc:	2b2a      	cmp	r3, #42	; 0x2a
 8005dfe:	d135      	bne.n	8005e6c <_svfiprintf_r+0x188>
 8005e00:	9b03      	ldr	r3, [sp, #12]
 8005e02:	1d1a      	adds	r2, r3, #4
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	9203      	str	r2, [sp, #12]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	bfb8      	it	lt
 8005e0c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005e10:	3402      	adds	r4, #2
 8005e12:	9305      	str	r3, [sp, #20]
 8005e14:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005ed4 <_svfiprintf_r+0x1f0>
 8005e18:	7821      	ldrb	r1, [r4, #0]
 8005e1a:	2203      	movs	r2, #3
 8005e1c:	4650      	mov	r0, sl
 8005e1e:	f7fa f9b7 	bl	8000190 <memchr>
 8005e22:	b140      	cbz	r0, 8005e36 <_svfiprintf_r+0x152>
 8005e24:	2340      	movs	r3, #64	; 0x40
 8005e26:	eba0 000a 	sub.w	r0, r0, sl
 8005e2a:	fa03 f000 	lsl.w	r0, r3, r0
 8005e2e:	9b04      	ldr	r3, [sp, #16]
 8005e30:	4303      	orrs	r3, r0
 8005e32:	3401      	adds	r4, #1
 8005e34:	9304      	str	r3, [sp, #16]
 8005e36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e3a:	4827      	ldr	r0, [pc, #156]	; (8005ed8 <_svfiprintf_r+0x1f4>)
 8005e3c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e40:	2206      	movs	r2, #6
 8005e42:	f7fa f9a5 	bl	8000190 <memchr>
 8005e46:	2800      	cmp	r0, #0
 8005e48:	d038      	beq.n	8005ebc <_svfiprintf_r+0x1d8>
 8005e4a:	4b24      	ldr	r3, [pc, #144]	; (8005edc <_svfiprintf_r+0x1f8>)
 8005e4c:	bb1b      	cbnz	r3, 8005e96 <_svfiprintf_r+0x1b2>
 8005e4e:	9b03      	ldr	r3, [sp, #12]
 8005e50:	3307      	adds	r3, #7
 8005e52:	f023 0307 	bic.w	r3, r3, #7
 8005e56:	3308      	adds	r3, #8
 8005e58:	9303      	str	r3, [sp, #12]
 8005e5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e5c:	4433      	add	r3, r6
 8005e5e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e60:	e767      	b.n	8005d32 <_svfiprintf_r+0x4e>
 8005e62:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e66:	460c      	mov	r4, r1
 8005e68:	2001      	movs	r0, #1
 8005e6a:	e7a5      	b.n	8005db8 <_svfiprintf_r+0xd4>
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	3401      	adds	r4, #1
 8005e70:	9305      	str	r3, [sp, #20]
 8005e72:	4619      	mov	r1, r3
 8005e74:	f04f 0c0a 	mov.w	ip, #10
 8005e78:	4620      	mov	r0, r4
 8005e7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e7e:	3a30      	subs	r2, #48	; 0x30
 8005e80:	2a09      	cmp	r2, #9
 8005e82:	d903      	bls.n	8005e8c <_svfiprintf_r+0x1a8>
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d0c5      	beq.n	8005e14 <_svfiprintf_r+0x130>
 8005e88:	9105      	str	r1, [sp, #20]
 8005e8a:	e7c3      	b.n	8005e14 <_svfiprintf_r+0x130>
 8005e8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e90:	4604      	mov	r4, r0
 8005e92:	2301      	movs	r3, #1
 8005e94:	e7f0      	b.n	8005e78 <_svfiprintf_r+0x194>
 8005e96:	ab03      	add	r3, sp, #12
 8005e98:	9300      	str	r3, [sp, #0]
 8005e9a:	462a      	mov	r2, r5
 8005e9c:	4b10      	ldr	r3, [pc, #64]	; (8005ee0 <_svfiprintf_r+0x1fc>)
 8005e9e:	a904      	add	r1, sp, #16
 8005ea0:	4638      	mov	r0, r7
 8005ea2:	f3af 8000 	nop.w
 8005ea6:	1c42      	adds	r2, r0, #1
 8005ea8:	4606      	mov	r6, r0
 8005eaa:	d1d6      	bne.n	8005e5a <_svfiprintf_r+0x176>
 8005eac:	89ab      	ldrh	r3, [r5, #12]
 8005eae:	065b      	lsls	r3, r3, #25
 8005eb0:	f53f af2c 	bmi.w	8005d0c <_svfiprintf_r+0x28>
 8005eb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005eb6:	b01d      	add	sp, #116	; 0x74
 8005eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ebc:	ab03      	add	r3, sp, #12
 8005ebe:	9300      	str	r3, [sp, #0]
 8005ec0:	462a      	mov	r2, r5
 8005ec2:	4b07      	ldr	r3, [pc, #28]	; (8005ee0 <_svfiprintf_r+0x1fc>)
 8005ec4:	a904      	add	r1, sp, #16
 8005ec6:	4638      	mov	r0, r7
 8005ec8:	f000 fa4c 	bl	8006364 <_printf_i>
 8005ecc:	e7eb      	b.n	8005ea6 <_svfiprintf_r+0x1c2>
 8005ece:	bf00      	nop
 8005ed0:	0800704c 	.word	0x0800704c
 8005ed4:	08007052 	.word	0x08007052
 8005ed8:	08007056 	.word	0x08007056
 8005edc:	00000000 	.word	0x00000000
 8005ee0:	08005c2d 	.word	0x08005c2d

08005ee4 <_sungetc_r>:
 8005ee4:	b538      	push	{r3, r4, r5, lr}
 8005ee6:	1c4b      	adds	r3, r1, #1
 8005ee8:	4614      	mov	r4, r2
 8005eea:	d103      	bne.n	8005ef4 <_sungetc_r+0x10>
 8005eec:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005ef0:	4628      	mov	r0, r5
 8005ef2:	bd38      	pop	{r3, r4, r5, pc}
 8005ef4:	8993      	ldrh	r3, [r2, #12]
 8005ef6:	f023 0320 	bic.w	r3, r3, #32
 8005efa:	8193      	strh	r3, [r2, #12]
 8005efc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005efe:	6852      	ldr	r2, [r2, #4]
 8005f00:	b2cd      	uxtb	r5, r1
 8005f02:	b18b      	cbz	r3, 8005f28 <_sungetc_r+0x44>
 8005f04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005f06:	4293      	cmp	r3, r2
 8005f08:	dd08      	ble.n	8005f1c <_sungetc_r+0x38>
 8005f0a:	6823      	ldr	r3, [r4, #0]
 8005f0c:	1e5a      	subs	r2, r3, #1
 8005f0e:	6022      	str	r2, [r4, #0]
 8005f10:	f803 5c01 	strb.w	r5, [r3, #-1]
 8005f14:	6863      	ldr	r3, [r4, #4]
 8005f16:	3301      	adds	r3, #1
 8005f18:	6063      	str	r3, [r4, #4]
 8005f1a:	e7e9      	b.n	8005ef0 <_sungetc_r+0xc>
 8005f1c:	4621      	mov	r1, r4
 8005f1e:	f000 fdc3 	bl	8006aa8 <__submore>
 8005f22:	2800      	cmp	r0, #0
 8005f24:	d0f1      	beq.n	8005f0a <_sungetc_r+0x26>
 8005f26:	e7e1      	b.n	8005eec <_sungetc_r+0x8>
 8005f28:	6921      	ldr	r1, [r4, #16]
 8005f2a:	6823      	ldr	r3, [r4, #0]
 8005f2c:	b151      	cbz	r1, 8005f44 <_sungetc_r+0x60>
 8005f2e:	4299      	cmp	r1, r3
 8005f30:	d208      	bcs.n	8005f44 <_sungetc_r+0x60>
 8005f32:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8005f36:	42a9      	cmp	r1, r5
 8005f38:	d104      	bne.n	8005f44 <_sungetc_r+0x60>
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	3201      	adds	r2, #1
 8005f3e:	6023      	str	r3, [r4, #0]
 8005f40:	6062      	str	r2, [r4, #4]
 8005f42:	e7d5      	b.n	8005ef0 <_sungetc_r+0xc>
 8005f44:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8005f48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f4c:	6363      	str	r3, [r4, #52]	; 0x34
 8005f4e:	2303      	movs	r3, #3
 8005f50:	63a3      	str	r3, [r4, #56]	; 0x38
 8005f52:	4623      	mov	r3, r4
 8005f54:	f803 5f46 	strb.w	r5, [r3, #70]!
 8005f58:	6023      	str	r3, [r4, #0]
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e7dc      	b.n	8005f18 <_sungetc_r+0x34>

08005f5e <__ssrefill_r>:
 8005f5e:	b510      	push	{r4, lr}
 8005f60:	460c      	mov	r4, r1
 8005f62:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005f64:	b169      	cbz	r1, 8005f82 <__ssrefill_r+0x24>
 8005f66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f6a:	4299      	cmp	r1, r3
 8005f6c:	d001      	beq.n	8005f72 <__ssrefill_r+0x14>
 8005f6e:	f000 fdf1 	bl	8006b54 <_free_r>
 8005f72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f74:	6063      	str	r3, [r4, #4]
 8005f76:	2000      	movs	r0, #0
 8005f78:	6360      	str	r0, [r4, #52]	; 0x34
 8005f7a:	b113      	cbz	r3, 8005f82 <__ssrefill_r+0x24>
 8005f7c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005f7e:	6023      	str	r3, [r4, #0]
 8005f80:	bd10      	pop	{r4, pc}
 8005f82:	6923      	ldr	r3, [r4, #16]
 8005f84:	6023      	str	r3, [r4, #0]
 8005f86:	2300      	movs	r3, #0
 8005f88:	6063      	str	r3, [r4, #4]
 8005f8a:	89a3      	ldrh	r3, [r4, #12]
 8005f8c:	f043 0320 	orr.w	r3, r3, #32
 8005f90:	81a3      	strh	r3, [r4, #12]
 8005f92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f96:	e7f3      	b.n	8005f80 <__ssrefill_r+0x22>

08005f98 <__ssvfiscanf_r>:
 8005f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f9c:	460c      	mov	r4, r1
 8005f9e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8005fa2:	2100      	movs	r1, #0
 8005fa4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8005fa8:	49a6      	ldr	r1, [pc, #664]	; (8006244 <__ssvfiscanf_r+0x2ac>)
 8005faa:	91a0      	str	r1, [sp, #640]	; 0x280
 8005fac:	f10d 0804 	add.w	r8, sp, #4
 8005fb0:	49a5      	ldr	r1, [pc, #660]	; (8006248 <__ssvfiscanf_r+0x2b0>)
 8005fb2:	4fa6      	ldr	r7, [pc, #664]	; (800624c <__ssvfiscanf_r+0x2b4>)
 8005fb4:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8006250 <__ssvfiscanf_r+0x2b8>
 8005fb8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8005fbc:	4606      	mov	r6, r0
 8005fbe:	91a1      	str	r1, [sp, #644]	; 0x284
 8005fc0:	9300      	str	r3, [sp, #0]
 8005fc2:	7813      	ldrb	r3, [r2, #0]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	f000 815a 	beq.w	800627e <__ssvfiscanf_r+0x2e6>
 8005fca:	5dd9      	ldrb	r1, [r3, r7]
 8005fcc:	f011 0108 	ands.w	r1, r1, #8
 8005fd0:	f102 0501 	add.w	r5, r2, #1
 8005fd4:	d019      	beq.n	800600a <__ssvfiscanf_r+0x72>
 8005fd6:	6863      	ldr	r3, [r4, #4]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	dd0f      	ble.n	8005ffc <__ssvfiscanf_r+0x64>
 8005fdc:	6823      	ldr	r3, [r4, #0]
 8005fde:	781a      	ldrb	r2, [r3, #0]
 8005fe0:	5cba      	ldrb	r2, [r7, r2]
 8005fe2:	0712      	lsls	r2, r2, #28
 8005fe4:	d401      	bmi.n	8005fea <__ssvfiscanf_r+0x52>
 8005fe6:	462a      	mov	r2, r5
 8005fe8:	e7eb      	b.n	8005fc2 <__ssvfiscanf_r+0x2a>
 8005fea:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8005fec:	3201      	adds	r2, #1
 8005fee:	9245      	str	r2, [sp, #276]	; 0x114
 8005ff0:	6862      	ldr	r2, [r4, #4]
 8005ff2:	3301      	adds	r3, #1
 8005ff4:	3a01      	subs	r2, #1
 8005ff6:	6062      	str	r2, [r4, #4]
 8005ff8:	6023      	str	r3, [r4, #0]
 8005ffa:	e7ec      	b.n	8005fd6 <__ssvfiscanf_r+0x3e>
 8005ffc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005ffe:	4621      	mov	r1, r4
 8006000:	4630      	mov	r0, r6
 8006002:	4798      	blx	r3
 8006004:	2800      	cmp	r0, #0
 8006006:	d0e9      	beq.n	8005fdc <__ssvfiscanf_r+0x44>
 8006008:	e7ed      	b.n	8005fe6 <__ssvfiscanf_r+0x4e>
 800600a:	2b25      	cmp	r3, #37	; 0x25
 800600c:	d012      	beq.n	8006034 <__ssvfiscanf_r+0x9c>
 800600e:	469a      	mov	sl, r3
 8006010:	6863      	ldr	r3, [r4, #4]
 8006012:	2b00      	cmp	r3, #0
 8006014:	f340 8091 	ble.w	800613a <__ssvfiscanf_r+0x1a2>
 8006018:	6822      	ldr	r2, [r4, #0]
 800601a:	7813      	ldrb	r3, [r2, #0]
 800601c:	4553      	cmp	r3, sl
 800601e:	f040 812e 	bne.w	800627e <__ssvfiscanf_r+0x2e6>
 8006022:	6863      	ldr	r3, [r4, #4]
 8006024:	3b01      	subs	r3, #1
 8006026:	6063      	str	r3, [r4, #4]
 8006028:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800602a:	3201      	adds	r2, #1
 800602c:	3301      	adds	r3, #1
 800602e:	6022      	str	r2, [r4, #0]
 8006030:	9345      	str	r3, [sp, #276]	; 0x114
 8006032:	e7d8      	b.n	8005fe6 <__ssvfiscanf_r+0x4e>
 8006034:	9141      	str	r1, [sp, #260]	; 0x104
 8006036:	9143      	str	r1, [sp, #268]	; 0x10c
 8006038:	7853      	ldrb	r3, [r2, #1]
 800603a:	2b2a      	cmp	r3, #42	; 0x2a
 800603c:	bf02      	ittt	eq
 800603e:	2310      	moveq	r3, #16
 8006040:	1c95      	addeq	r5, r2, #2
 8006042:	9341      	streq	r3, [sp, #260]	; 0x104
 8006044:	220a      	movs	r2, #10
 8006046:	46aa      	mov	sl, r5
 8006048:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800604c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8006050:	2b09      	cmp	r3, #9
 8006052:	d91d      	bls.n	8006090 <__ssvfiscanf_r+0xf8>
 8006054:	487e      	ldr	r0, [pc, #504]	; (8006250 <__ssvfiscanf_r+0x2b8>)
 8006056:	2203      	movs	r2, #3
 8006058:	f7fa f89a 	bl	8000190 <memchr>
 800605c:	b140      	cbz	r0, 8006070 <__ssvfiscanf_r+0xd8>
 800605e:	2301      	movs	r3, #1
 8006060:	eba0 0009 	sub.w	r0, r0, r9
 8006064:	fa03 f000 	lsl.w	r0, r3, r0
 8006068:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800606a:	4318      	orrs	r0, r3
 800606c:	9041      	str	r0, [sp, #260]	; 0x104
 800606e:	4655      	mov	r5, sl
 8006070:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006074:	2b78      	cmp	r3, #120	; 0x78
 8006076:	d806      	bhi.n	8006086 <__ssvfiscanf_r+0xee>
 8006078:	2b57      	cmp	r3, #87	; 0x57
 800607a:	d810      	bhi.n	800609e <__ssvfiscanf_r+0x106>
 800607c:	2b25      	cmp	r3, #37	; 0x25
 800607e:	d0c6      	beq.n	800600e <__ssvfiscanf_r+0x76>
 8006080:	d856      	bhi.n	8006130 <__ssvfiscanf_r+0x198>
 8006082:	2b00      	cmp	r3, #0
 8006084:	d064      	beq.n	8006150 <__ssvfiscanf_r+0x1b8>
 8006086:	2303      	movs	r3, #3
 8006088:	9347      	str	r3, [sp, #284]	; 0x11c
 800608a:	230a      	movs	r3, #10
 800608c:	9342      	str	r3, [sp, #264]	; 0x108
 800608e:	e071      	b.n	8006174 <__ssvfiscanf_r+0x1dc>
 8006090:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8006092:	fb02 1103 	mla	r1, r2, r3, r1
 8006096:	3930      	subs	r1, #48	; 0x30
 8006098:	9143      	str	r1, [sp, #268]	; 0x10c
 800609a:	4655      	mov	r5, sl
 800609c:	e7d3      	b.n	8006046 <__ssvfiscanf_r+0xae>
 800609e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80060a2:	2a20      	cmp	r2, #32
 80060a4:	d8ef      	bhi.n	8006086 <__ssvfiscanf_r+0xee>
 80060a6:	a101      	add	r1, pc, #4	; (adr r1, 80060ac <__ssvfiscanf_r+0x114>)
 80060a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80060ac:	0800615f 	.word	0x0800615f
 80060b0:	08006087 	.word	0x08006087
 80060b4:	08006087 	.word	0x08006087
 80060b8:	080061bd 	.word	0x080061bd
 80060bc:	08006087 	.word	0x08006087
 80060c0:	08006087 	.word	0x08006087
 80060c4:	08006087 	.word	0x08006087
 80060c8:	08006087 	.word	0x08006087
 80060cc:	08006087 	.word	0x08006087
 80060d0:	08006087 	.word	0x08006087
 80060d4:	08006087 	.word	0x08006087
 80060d8:	080061d3 	.word	0x080061d3
 80060dc:	080061a9 	.word	0x080061a9
 80060e0:	08006137 	.word	0x08006137
 80060e4:	08006137 	.word	0x08006137
 80060e8:	08006137 	.word	0x08006137
 80060ec:	08006087 	.word	0x08006087
 80060f0:	080061ad 	.word	0x080061ad
 80060f4:	08006087 	.word	0x08006087
 80060f8:	08006087 	.word	0x08006087
 80060fc:	08006087 	.word	0x08006087
 8006100:	08006087 	.word	0x08006087
 8006104:	080061e3 	.word	0x080061e3
 8006108:	080061b5 	.word	0x080061b5
 800610c:	08006157 	.word	0x08006157
 8006110:	08006087 	.word	0x08006087
 8006114:	08006087 	.word	0x08006087
 8006118:	080061df 	.word	0x080061df
 800611c:	08006087 	.word	0x08006087
 8006120:	080061a9 	.word	0x080061a9
 8006124:	08006087 	.word	0x08006087
 8006128:	08006087 	.word	0x08006087
 800612c:	0800615f 	.word	0x0800615f
 8006130:	3b45      	subs	r3, #69	; 0x45
 8006132:	2b02      	cmp	r3, #2
 8006134:	d8a7      	bhi.n	8006086 <__ssvfiscanf_r+0xee>
 8006136:	2305      	movs	r3, #5
 8006138:	e01b      	b.n	8006172 <__ssvfiscanf_r+0x1da>
 800613a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800613c:	4621      	mov	r1, r4
 800613e:	4630      	mov	r0, r6
 8006140:	4798      	blx	r3
 8006142:	2800      	cmp	r0, #0
 8006144:	f43f af68 	beq.w	8006018 <__ssvfiscanf_r+0x80>
 8006148:	9844      	ldr	r0, [sp, #272]	; 0x110
 800614a:	2800      	cmp	r0, #0
 800614c:	f040 808d 	bne.w	800626a <__ssvfiscanf_r+0x2d2>
 8006150:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006154:	e08f      	b.n	8006276 <__ssvfiscanf_r+0x2de>
 8006156:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8006158:	f042 0220 	orr.w	r2, r2, #32
 800615c:	9241      	str	r2, [sp, #260]	; 0x104
 800615e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8006160:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006164:	9241      	str	r2, [sp, #260]	; 0x104
 8006166:	2210      	movs	r2, #16
 8006168:	2b6f      	cmp	r3, #111	; 0x6f
 800616a:	9242      	str	r2, [sp, #264]	; 0x108
 800616c:	bf34      	ite	cc
 800616e:	2303      	movcc	r3, #3
 8006170:	2304      	movcs	r3, #4
 8006172:	9347      	str	r3, [sp, #284]	; 0x11c
 8006174:	6863      	ldr	r3, [r4, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	dd42      	ble.n	8006200 <__ssvfiscanf_r+0x268>
 800617a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800617c:	0659      	lsls	r1, r3, #25
 800617e:	d404      	bmi.n	800618a <__ssvfiscanf_r+0x1f2>
 8006180:	6823      	ldr	r3, [r4, #0]
 8006182:	781a      	ldrb	r2, [r3, #0]
 8006184:	5cba      	ldrb	r2, [r7, r2]
 8006186:	0712      	lsls	r2, r2, #28
 8006188:	d441      	bmi.n	800620e <__ssvfiscanf_r+0x276>
 800618a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800618c:	2b02      	cmp	r3, #2
 800618e:	dc50      	bgt.n	8006232 <__ssvfiscanf_r+0x29a>
 8006190:	466b      	mov	r3, sp
 8006192:	4622      	mov	r2, r4
 8006194:	a941      	add	r1, sp, #260	; 0x104
 8006196:	4630      	mov	r0, r6
 8006198:	f000 fa0a 	bl	80065b0 <_scanf_chars>
 800619c:	2801      	cmp	r0, #1
 800619e:	d06e      	beq.n	800627e <__ssvfiscanf_r+0x2e6>
 80061a0:	2802      	cmp	r0, #2
 80061a2:	f47f af20 	bne.w	8005fe6 <__ssvfiscanf_r+0x4e>
 80061a6:	e7cf      	b.n	8006148 <__ssvfiscanf_r+0x1b0>
 80061a8:	220a      	movs	r2, #10
 80061aa:	e7dd      	b.n	8006168 <__ssvfiscanf_r+0x1d0>
 80061ac:	2300      	movs	r3, #0
 80061ae:	9342      	str	r3, [sp, #264]	; 0x108
 80061b0:	2303      	movs	r3, #3
 80061b2:	e7de      	b.n	8006172 <__ssvfiscanf_r+0x1da>
 80061b4:	2308      	movs	r3, #8
 80061b6:	9342      	str	r3, [sp, #264]	; 0x108
 80061b8:	2304      	movs	r3, #4
 80061ba:	e7da      	b.n	8006172 <__ssvfiscanf_r+0x1da>
 80061bc:	4629      	mov	r1, r5
 80061be:	4640      	mov	r0, r8
 80061c0:	f000 fb48 	bl	8006854 <__sccl>
 80061c4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80061c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061ca:	9341      	str	r3, [sp, #260]	; 0x104
 80061cc:	4605      	mov	r5, r0
 80061ce:	2301      	movs	r3, #1
 80061d0:	e7cf      	b.n	8006172 <__ssvfiscanf_r+0x1da>
 80061d2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80061d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061d8:	9341      	str	r3, [sp, #260]	; 0x104
 80061da:	2300      	movs	r3, #0
 80061dc:	e7c9      	b.n	8006172 <__ssvfiscanf_r+0x1da>
 80061de:	2302      	movs	r3, #2
 80061e0:	e7c7      	b.n	8006172 <__ssvfiscanf_r+0x1da>
 80061e2:	9841      	ldr	r0, [sp, #260]	; 0x104
 80061e4:	06c3      	lsls	r3, r0, #27
 80061e6:	f53f aefe 	bmi.w	8005fe6 <__ssvfiscanf_r+0x4e>
 80061ea:	9b00      	ldr	r3, [sp, #0]
 80061ec:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80061ee:	1d19      	adds	r1, r3, #4
 80061f0:	9100      	str	r1, [sp, #0]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f010 0f01 	tst.w	r0, #1
 80061f8:	bf14      	ite	ne
 80061fa:	801a      	strhne	r2, [r3, #0]
 80061fc:	601a      	streq	r2, [r3, #0]
 80061fe:	e6f2      	b.n	8005fe6 <__ssvfiscanf_r+0x4e>
 8006200:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006202:	4621      	mov	r1, r4
 8006204:	4630      	mov	r0, r6
 8006206:	4798      	blx	r3
 8006208:	2800      	cmp	r0, #0
 800620a:	d0b6      	beq.n	800617a <__ssvfiscanf_r+0x1e2>
 800620c:	e79c      	b.n	8006148 <__ssvfiscanf_r+0x1b0>
 800620e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8006210:	3201      	adds	r2, #1
 8006212:	9245      	str	r2, [sp, #276]	; 0x114
 8006214:	6862      	ldr	r2, [r4, #4]
 8006216:	3a01      	subs	r2, #1
 8006218:	2a00      	cmp	r2, #0
 800621a:	6062      	str	r2, [r4, #4]
 800621c:	dd02      	ble.n	8006224 <__ssvfiscanf_r+0x28c>
 800621e:	3301      	adds	r3, #1
 8006220:	6023      	str	r3, [r4, #0]
 8006222:	e7ad      	b.n	8006180 <__ssvfiscanf_r+0x1e8>
 8006224:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006226:	4621      	mov	r1, r4
 8006228:	4630      	mov	r0, r6
 800622a:	4798      	blx	r3
 800622c:	2800      	cmp	r0, #0
 800622e:	d0a7      	beq.n	8006180 <__ssvfiscanf_r+0x1e8>
 8006230:	e78a      	b.n	8006148 <__ssvfiscanf_r+0x1b0>
 8006232:	2b04      	cmp	r3, #4
 8006234:	dc0e      	bgt.n	8006254 <__ssvfiscanf_r+0x2bc>
 8006236:	466b      	mov	r3, sp
 8006238:	4622      	mov	r2, r4
 800623a:	a941      	add	r1, sp, #260	; 0x104
 800623c:	4630      	mov	r0, r6
 800623e:	f000 fa11 	bl	8006664 <_scanf_i>
 8006242:	e7ab      	b.n	800619c <__ssvfiscanf_r+0x204>
 8006244:	08005ee5 	.word	0x08005ee5
 8006248:	08005f5f 	.word	0x08005f5f
 800624c:	0800709b 	.word	0x0800709b
 8006250:	08007052 	.word	0x08007052
 8006254:	4b0b      	ldr	r3, [pc, #44]	; (8006284 <__ssvfiscanf_r+0x2ec>)
 8006256:	2b00      	cmp	r3, #0
 8006258:	f43f aec5 	beq.w	8005fe6 <__ssvfiscanf_r+0x4e>
 800625c:	466b      	mov	r3, sp
 800625e:	4622      	mov	r2, r4
 8006260:	a941      	add	r1, sp, #260	; 0x104
 8006262:	4630      	mov	r0, r6
 8006264:	f3af 8000 	nop.w
 8006268:	e798      	b.n	800619c <__ssvfiscanf_r+0x204>
 800626a:	89a3      	ldrh	r3, [r4, #12]
 800626c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006270:	bf18      	it	ne
 8006272:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8006276:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800627a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800627e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8006280:	e7f9      	b.n	8006276 <__ssvfiscanf_r+0x2de>
 8006282:	bf00      	nop
 8006284:	00000000 	.word	0x00000000

08006288 <_printf_common>:
 8006288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800628c:	4616      	mov	r6, r2
 800628e:	4699      	mov	r9, r3
 8006290:	688a      	ldr	r2, [r1, #8]
 8006292:	690b      	ldr	r3, [r1, #16]
 8006294:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006298:	4293      	cmp	r3, r2
 800629a:	bfb8      	it	lt
 800629c:	4613      	movlt	r3, r2
 800629e:	6033      	str	r3, [r6, #0]
 80062a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062a4:	4607      	mov	r7, r0
 80062a6:	460c      	mov	r4, r1
 80062a8:	b10a      	cbz	r2, 80062ae <_printf_common+0x26>
 80062aa:	3301      	adds	r3, #1
 80062ac:	6033      	str	r3, [r6, #0]
 80062ae:	6823      	ldr	r3, [r4, #0]
 80062b0:	0699      	lsls	r1, r3, #26
 80062b2:	bf42      	ittt	mi
 80062b4:	6833      	ldrmi	r3, [r6, #0]
 80062b6:	3302      	addmi	r3, #2
 80062b8:	6033      	strmi	r3, [r6, #0]
 80062ba:	6825      	ldr	r5, [r4, #0]
 80062bc:	f015 0506 	ands.w	r5, r5, #6
 80062c0:	d106      	bne.n	80062d0 <_printf_common+0x48>
 80062c2:	f104 0a19 	add.w	sl, r4, #25
 80062c6:	68e3      	ldr	r3, [r4, #12]
 80062c8:	6832      	ldr	r2, [r6, #0]
 80062ca:	1a9b      	subs	r3, r3, r2
 80062cc:	42ab      	cmp	r3, r5
 80062ce:	dc26      	bgt.n	800631e <_printf_common+0x96>
 80062d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80062d4:	1e13      	subs	r3, r2, #0
 80062d6:	6822      	ldr	r2, [r4, #0]
 80062d8:	bf18      	it	ne
 80062da:	2301      	movne	r3, #1
 80062dc:	0692      	lsls	r2, r2, #26
 80062de:	d42b      	bmi.n	8006338 <_printf_common+0xb0>
 80062e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062e4:	4649      	mov	r1, r9
 80062e6:	4638      	mov	r0, r7
 80062e8:	47c0      	blx	r8
 80062ea:	3001      	adds	r0, #1
 80062ec:	d01e      	beq.n	800632c <_printf_common+0xa4>
 80062ee:	6823      	ldr	r3, [r4, #0]
 80062f0:	68e5      	ldr	r5, [r4, #12]
 80062f2:	6832      	ldr	r2, [r6, #0]
 80062f4:	f003 0306 	and.w	r3, r3, #6
 80062f8:	2b04      	cmp	r3, #4
 80062fa:	bf08      	it	eq
 80062fc:	1aad      	subeq	r5, r5, r2
 80062fe:	68a3      	ldr	r3, [r4, #8]
 8006300:	6922      	ldr	r2, [r4, #16]
 8006302:	bf0c      	ite	eq
 8006304:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006308:	2500      	movne	r5, #0
 800630a:	4293      	cmp	r3, r2
 800630c:	bfc4      	itt	gt
 800630e:	1a9b      	subgt	r3, r3, r2
 8006310:	18ed      	addgt	r5, r5, r3
 8006312:	2600      	movs	r6, #0
 8006314:	341a      	adds	r4, #26
 8006316:	42b5      	cmp	r5, r6
 8006318:	d11a      	bne.n	8006350 <_printf_common+0xc8>
 800631a:	2000      	movs	r0, #0
 800631c:	e008      	b.n	8006330 <_printf_common+0xa8>
 800631e:	2301      	movs	r3, #1
 8006320:	4652      	mov	r2, sl
 8006322:	4649      	mov	r1, r9
 8006324:	4638      	mov	r0, r7
 8006326:	47c0      	blx	r8
 8006328:	3001      	adds	r0, #1
 800632a:	d103      	bne.n	8006334 <_printf_common+0xac>
 800632c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006334:	3501      	adds	r5, #1
 8006336:	e7c6      	b.n	80062c6 <_printf_common+0x3e>
 8006338:	18e1      	adds	r1, r4, r3
 800633a:	1c5a      	adds	r2, r3, #1
 800633c:	2030      	movs	r0, #48	; 0x30
 800633e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006342:	4422      	add	r2, r4
 8006344:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006348:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800634c:	3302      	adds	r3, #2
 800634e:	e7c7      	b.n	80062e0 <_printf_common+0x58>
 8006350:	2301      	movs	r3, #1
 8006352:	4622      	mov	r2, r4
 8006354:	4649      	mov	r1, r9
 8006356:	4638      	mov	r0, r7
 8006358:	47c0      	blx	r8
 800635a:	3001      	adds	r0, #1
 800635c:	d0e6      	beq.n	800632c <_printf_common+0xa4>
 800635e:	3601      	adds	r6, #1
 8006360:	e7d9      	b.n	8006316 <_printf_common+0x8e>
	...

08006364 <_printf_i>:
 8006364:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006368:	7e0f      	ldrb	r7, [r1, #24]
 800636a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800636c:	2f78      	cmp	r7, #120	; 0x78
 800636e:	4691      	mov	r9, r2
 8006370:	4680      	mov	r8, r0
 8006372:	460c      	mov	r4, r1
 8006374:	469a      	mov	sl, r3
 8006376:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800637a:	d807      	bhi.n	800638c <_printf_i+0x28>
 800637c:	2f62      	cmp	r7, #98	; 0x62
 800637e:	d80a      	bhi.n	8006396 <_printf_i+0x32>
 8006380:	2f00      	cmp	r7, #0
 8006382:	f000 80d8 	beq.w	8006536 <_printf_i+0x1d2>
 8006386:	2f58      	cmp	r7, #88	; 0x58
 8006388:	f000 80a3 	beq.w	80064d2 <_printf_i+0x16e>
 800638c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006390:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006394:	e03a      	b.n	800640c <_printf_i+0xa8>
 8006396:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800639a:	2b15      	cmp	r3, #21
 800639c:	d8f6      	bhi.n	800638c <_printf_i+0x28>
 800639e:	a101      	add	r1, pc, #4	; (adr r1, 80063a4 <_printf_i+0x40>)
 80063a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063a4:	080063fd 	.word	0x080063fd
 80063a8:	08006411 	.word	0x08006411
 80063ac:	0800638d 	.word	0x0800638d
 80063b0:	0800638d 	.word	0x0800638d
 80063b4:	0800638d 	.word	0x0800638d
 80063b8:	0800638d 	.word	0x0800638d
 80063bc:	08006411 	.word	0x08006411
 80063c0:	0800638d 	.word	0x0800638d
 80063c4:	0800638d 	.word	0x0800638d
 80063c8:	0800638d 	.word	0x0800638d
 80063cc:	0800638d 	.word	0x0800638d
 80063d0:	0800651d 	.word	0x0800651d
 80063d4:	08006441 	.word	0x08006441
 80063d8:	080064ff 	.word	0x080064ff
 80063dc:	0800638d 	.word	0x0800638d
 80063e0:	0800638d 	.word	0x0800638d
 80063e4:	0800653f 	.word	0x0800653f
 80063e8:	0800638d 	.word	0x0800638d
 80063ec:	08006441 	.word	0x08006441
 80063f0:	0800638d 	.word	0x0800638d
 80063f4:	0800638d 	.word	0x0800638d
 80063f8:	08006507 	.word	0x08006507
 80063fc:	682b      	ldr	r3, [r5, #0]
 80063fe:	1d1a      	adds	r2, r3, #4
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	602a      	str	r2, [r5, #0]
 8006404:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006408:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800640c:	2301      	movs	r3, #1
 800640e:	e0a3      	b.n	8006558 <_printf_i+0x1f4>
 8006410:	6820      	ldr	r0, [r4, #0]
 8006412:	6829      	ldr	r1, [r5, #0]
 8006414:	0606      	lsls	r6, r0, #24
 8006416:	f101 0304 	add.w	r3, r1, #4
 800641a:	d50a      	bpl.n	8006432 <_printf_i+0xce>
 800641c:	680e      	ldr	r6, [r1, #0]
 800641e:	602b      	str	r3, [r5, #0]
 8006420:	2e00      	cmp	r6, #0
 8006422:	da03      	bge.n	800642c <_printf_i+0xc8>
 8006424:	232d      	movs	r3, #45	; 0x2d
 8006426:	4276      	negs	r6, r6
 8006428:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800642c:	485e      	ldr	r0, [pc, #376]	; (80065a8 <_printf_i+0x244>)
 800642e:	230a      	movs	r3, #10
 8006430:	e019      	b.n	8006466 <_printf_i+0x102>
 8006432:	680e      	ldr	r6, [r1, #0]
 8006434:	602b      	str	r3, [r5, #0]
 8006436:	f010 0f40 	tst.w	r0, #64	; 0x40
 800643a:	bf18      	it	ne
 800643c:	b236      	sxthne	r6, r6
 800643e:	e7ef      	b.n	8006420 <_printf_i+0xbc>
 8006440:	682b      	ldr	r3, [r5, #0]
 8006442:	6820      	ldr	r0, [r4, #0]
 8006444:	1d19      	adds	r1, r3, #4
 8006446:	6029      	str	r1, [r5, #0]
 8006448:	0601      	lsls	r1, r0, #24
 800644a:	d501      	bpl.n	8006450 <_printf_i+0xec>
 800644c:	681e      	ldr	r6, [r3, #0]
 800644e:	e002      	b.n	8006456 <_printf_i+0xf2>
 8006450:	0646      	lsls	r6, r0, #25
 8006452:	d5fb      	bpl.n	800644c <_printf_i+0xe8>
 8006454:	881e      	ldrh	r6, [r3, #0]
 8006456:	4854      	ldr	r0, [pc, #336]	; (80065a8 <_printf_i+0x244>)
 8006458:	2f6f      	cmp	r7, #111	; 0x6f
 800645a:	bf0c      	ite	eq
 800645c:	2308      	moveq	r3, #8
 800645e:	230a      	movne	r3, #10
 8006460:	2100      	movs	r1, #0
 8006462:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006466:	6865      	ldr	r5, [r4, #4]
 8006468:	60a5      	str	r5, [r4, #8]
 800646a:	2d00      	cmp	r5, #0
 800646c:	bfa2      	ittt	ge
 800646e:	6821      	ldrge	r1, [r4, #0]
 8006470:	f021 0104 	bicge.w	r1, r1, #4
 8006474:	6021      	strge	r1, [r4, #0]
 8006476:	b90e      	cbnz	r6, 800647c <_printf_i+0x118>
 8006478:	2d00      	cmp	r5, #0
 800647a:	d04d      	beq.n	8006518 <_printf_i+0x1b4>
 800647c:	4615      	mov	r5, r2
 800647e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006482:	fb03 6711 	mls	r7, r3, r1, r6
 8006486:	5dc7      	ldrb	r7, [r0, r7]
 8006488:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800648c:	4637      	mov	r7, r6
 800648e:	42bb      	cmp	r3, r7
 8006490:	460e      	mov	r6, r1
 8006492:	d9f4      	bls.n	800647e <_printf_i+0x11a>
 8006494:	2b08      	cmp	r3, #8
 8006496:	d10b      	bne.n	80064b0 <_printf_i+0x14c>
 8006498:	6823      	ldr	r3, [r4, #0]
 800649a:	07de      	lsls	r6, r3, #31
 800649c:	d508      	bpl.n	80064b0 <_printf_i+0x14c>
 800649e:	6923      	ldr	r3, [r4, #16]
 80064a0:	6861      	ldr	r1, [r4, #4]
 80064a2:	4299      	cmp	r1, r3
 80064a4:	bfde      	ittt	le
 80064a6:	2330      	movle	r3, #48	; 0x30
 80064a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064ac:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80064b0:	1b52      	subs	r2, r2, r5
 80064b2:	6122      	str	r2, [r4, #16]
 80064b4:	f8cd a000 	str.w	sl, [sp]
 80064b8:	464b      	mov	r3, r9
 80064ba:	aa03      	add	r2, sp, #12
 80064bc:	4621      	mov	r1, r4
 80064be:	4640      	mov	r0, r8
 80064c0:	f7ff fee2 	bl	8006288 <_printf_common>
 80064c4:	3001      	adds	r0, #1
 80064c6:	d14c      	bne.n	8006562 <_printf_i+0x1fe>
 80064c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80064cc:	b004      	add	sp, #16
 80064ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064d2:	4835      	ldr	r0, [pc, #212]	; (80065a8 <_printf_i+0x244>)
 80064d4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80064d8:	6829      	ldr	r1, [r5, #0]
 80064da:	6823      	ldr	r3, [r4, #0]
 80064dc:	f851 6b04 	ldr.w	r6, [r1], #4
 80064e0:	6029      	str	r1, [r5, #0]
 80064e2:	061d      	lsls	r5, r3, #24
 80064e4:	d514      	bpl.n	8006510 <_printf_i+0x1ac>
 80064e6:	07df      	lsls	r7, r3, #31
 80064e8:	bf44      	itt	mi
 80064ea:	f043 0320 	orrmi.w	r3, r3, #32
 80064ee:	6023      	strmi	r3, [r4, #0]
 80064f0:	b91e      	cbnz	r6, 80064fa <_printf_i+0x196>
 80064f2:	6823      	ldr	r3, [r4, #0]
 80064f4:	f023 0320 	bic.w	r3, r3, #32
 80064f8:	6023      	str	r3, [r4, #0]
 80064fa:	2310      	movs	r3, #16
 80064fc:	e7b0      	b.n	8006460 <_printf_i+0xfc>
 80064fe:	6823      	ldr	r3, [r4, #0]
 8006500:	f043 0320 	orr.w	r3, r3, #32
 8006504:	6023      	str	r3, [r4, #0]
 8006506:	2378      	movs	r3, #120	; 0x78
 8006508:	4828      	ldr	r0, [pc, #160]	; (80065ac <_printf_i+0x248>)
 800650a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800650e:	e7e3      	b.n	80064d8 <_printf_i+0x174>
 8006510:	0659      	lsls	r1, r3, #25
 8006512:	bf48      	it	mi
 8006514:	b2b6      	uxthmi	r6, r6
 8006516:	e7e6      	b.n	80064e6 <_printf_i+0x182>
 8006518:	4615      	mov	r5, r2
 800651a:	e7bb      	b.n	8006494 <_printf_i+0x130>
 800651c:	682b      	ldr	r3, [r5, #0]
 800651e:	6826      	ldr	r6, [r4, #0]
 8006520:	6961      	ldr	r1, [r4, #20]
 8006522:	1d18      	adds	r0, r3, #4
 8006524:	6028      	str	r0, [r5, #0]
 8006526:	0635      	lsls	r5, r6, #24
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	d501      	bpl.n	8006530 <_printf_i+0x1cc>
 800652c:	6019      	str	r1, [r3, #0]
 800652e:	e002      	b.n	8006536 <_printf_i+0x1d2>
 8006530:	0670      	lsls	r0, r6, #25
 8006532:	d5fb      	bpl.n	800652c <_printf_i+0x1c8>
 8006534:	8019      	strh	r1, [r3, #0]
 8006536:	2300      	movs	r3, #0
 8006538:	6123      	str	r3, [r4, #16]
 800653a:	4615      	mov	r5, r2
 800653c:	e7ba      	b.n	80064b4 <_printf_i+0x150>
 800653e:	682b      	ldr	r3, [r5, #0]
 8006540:	1d1a      	adds	r2, r3, #4
 8006542:	602a      	str	r2, [r5, #0]
 8006544:	681d      	ldr	r5, [r3, #0]
 8006546:	6862      	ldr	r2, [r4, #4]
 8006548:	2100      	movs	r1, #0
 800654a:	4628      	mov	r0, r5
 800654c:	f7f9 fe20 	bl	8000190 <memchr>
 8006550:	b108      	cbz	r0, 8006556 <_printf_i+0x1f2>
 8006552:	1b40      	subs	r0, r0, r5
 8006554:	6060      	str	r0, [r4, #4]
 8006556:	6863      	ldr	r3, [r4, #4]
 8006558:	6123      	str	r3, [r4, #16]
 800655a:	2300      	movs	r3, #0
 800655c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006560:	e7a8      	b.n	80064b4 <_printf_i+0x150>
 8006562:	6923      	ldr	r3, [r4, #16]
 8006564:	462a      	mov	r2, r5
 8006566:	4649      	mov	r1, r9
 8006568:	4640      	mov	r0, r8
 800656a:	47d0      	blx	sl
 800656c:	3001      	adds	r0, #1
 800656e:	d0ab      	beq.n	80064c8 <_printf_i+0x164>
 8006570:	6823      	ldr	r3, [r4, #0]
 8006572:	079b      	lsls	r3, r3, #30
 8006574:	d413      	bmi.n	800659e <_printf_i+0x23a>
 8006576:	68e0      	ldr	r0, [r4, #12]
 8006578:	9b03      	ldr	r3, [sp, #12]
 800657a:	4298      	cmp	r0, r3
 800657c:	bfb8      	it	lt
 800657e:	4618      	movlt	r0, r3
 8006580:	e7a4      	b.n	80064cc <_printf_i+0x168>
 8006582:	2301      	movs	r3, #1
 8006584:	4632      	mov	r2, r6
 8006586:	4649      	mov	r1, r9
 8006588:	4640      	mov	r0, r8
 800658a:	47d0      	blx	sl
 800658c:	3001      	adds	r0, #1
 800658e:	d09b      	beq.n	80064c8 <_printf_i+0x164>
 8006590:	3501      	adds	r5, #1
 8006592:	68e3      	ldr	r3, [r4, #12]
 8006594:	9903      	ldr	r1, [sp, #12]
 8006596:	1a5b      	subs	r3, r3, r1
 8006598:	42ab      	cmp	r3, r5
 800659a:	dcf2      	bgt.n	8006582 <_printf_i+0x21e>
 800659c:	e7eb      	b.n	8006576 <_printf_i+0x212>
 800659e:	2500      	movs	r5, #0
 80065a0:	f104 0619 	add.w	r6, r4, #25
 80065a4:	e7f5      	b.n	8006592 <_printf_i+0x22e>
 80065a6:	bf00      	nop
 80065a8:	0800705d 	.word	0x0800705d
 80065ac:	0800706e 	.word	0x0800706e

080065b0 <_scanf_chars>:
 80065b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065b4:	4615      	mov	r5, r2
 80065b6:	688a      	ldr	r2, [r1, #8]
 80065b8:	4680      	mov	r8, r0
 80065ba:	460c      	mov	r4, r1
 80065bc:	b932      	cbnz	r2, 80065cc <_scanf_chars+0x1c>
 80065be:	698a      	ldr	r2, [r1, #24]
 80065c0:	2a00      	cmp	r2, #0
 80065c2:	bf0c      	ite	eq
 80065c4:	2201      	moveq	r2, #1
 80065c6:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 80065ca:	608a      	str	r2, [r1, #8]
 80065cc:	6822      	ldr	r2, [r4, #0]
 80065ce:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8006660 <_scanf_chars+0xb0>
 80065d2:	06d1      	lsls	r1, r2, #27
 80065d4:	bf5f      	itttt	pl
 80065d6:	681a      	ldrpl	r2, [r3, #0]
 80065d8:	1d11      	addpl	r1, r2, #4
 80065da:	6019      	strpl	r1, [r3, #0]
 80065dc:	6816      	ldrpl	r6, [r2, #0]
 80065de:	2700      	movs	r7, #0
 80065e0:	69a0      	ldr	r0, [r4, #24]
 80065e2:	b188      	cbz	r0, 8006608 <_scanf_chars+0x58>
 80065e4:	2801      	cmp	r0, #1
 80065e6:	d107      	bne.n	80065f8 <_scanf_chars+0x48>
 80065e8:	682b      	ldr	r3, [r5, #0]
 80065ea:	781a      	ldrb	r2, [r3, #0]
 80065ec:	6963      	ldr	r3, [r4, #20]
 80065ee:	5c9b      	ldrb	r3, [r3, r2]
 80065f0:	b953      	cbnz	r3, 8006608 <_scanf_chars+0x58>
 80065f2:	2f00      	cmp	r7, #0
 80065f4:	d031      	beq.n	800665a <_scanf_chars+0xaa>
 80065f6:	e022      	b.n	800663e <_scanf_chars+0x8e>
 80065f8:	2802      	cmp	r0, #2
 80065fa:	d120      	bne.n	800663e <_scanf_chars+0x8e>
 80065fc:	682b      	ldr	r3, [r5, #0]
 80065fe:	781b      	ldrb	r3, [r3, #0]
 8006600:	f813 3009 	ldrb.w	r3, [r3, r9]
 8006604:	071b      	lsls	r3, r3, #28
 8006606:	d41a      	bmi.n	800663e <_scanf_chars+0x8e>
 8006608:	6823      	ldr	r3, [r4, #0]
 800660a:	06da      	lsls	r2, r3, #27
 800660c:	bf5e      	ittt	pl
 800660e:	682b      	ldrpl	r3, [r5, #0]
 8006610:	781b      	ldrbpl	r3, [r3, #0]
 8006612:	f806 3b01 	strbpl.w	r3, [r6], #1
 8006616:	682a      	ldr	r2, [r5, #0]
 8006618:	686b      	ldr	r3, [r5, #4]
 800661a:	3201      	adds	r2, #1
 800661c:	602a      	str	r2, [r5, #0]
 800661e:	68a2      	ldr	r2, [r4, #8]
 8006620:	3b01      	subs	r3, #1
 8006622:	3a01      	subs	r2, #1
 8006624:	606b      	str	r3, [r5, #4]
 8006626:	3701      	adds	r7, #1
 8006628:	60a2      	str	r2, [r4, #8]
 800662a:	b142      	cbz	r2, 800663e <_scanf_chars+0x8e>
 800662c:	2b00      	cmp	r3, #0
 800662e:	dcd7      	bgt.n	80065e0 <_scanf_chars+0x30>
 8006630:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006634:	4629      	mov	r1, r5
 8006636:	4640      	mov	r0, r8
 8006638:	4798      	blx	r3
 800663a:	2800      	cmp	r0, #0
 800663c:	d0d0      	beq.n	80065e0 <_scanf_chars+0x30>
 800663e:	6823      	ldr	r3, [r4, #0]
 8006640:	f013 0310 	ands.w	r3, r3, #16
 8006644:	d105      	bne.n	8006652 <_scanf_chars+0xa2>
 8006646:	68e2      	ldr	r2, [r4, #12]
 8006648:	3201      	adds	r2, #1
 800664a:	60e2      	str	r2, [r4, #12]
 800664c:	69a2      	ldr	r2, [r4, #24]
 800664e:	b102      	cbz	r2, 8006652 <_scanf_chars+0xa2>
 8006650:	7033      	strb	r3, [r6, #0]
 8006652:	6923      	ldr	r3, [r4, #16]
 8006654:	443b      	add	r3, r7
 8006656:	6123      	str	r3, [r4, #16]
 8006658:	2000      	movs	r0, #0
 800665a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800665e:	bf00      	nop
 8006660:	0800709b 	.word	0x0800709b

08006664 <_scanf_i>:
 8006664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006668:	4698      	mov	r8, r3
 800666a:	4b76      	ldr	r3, [pc, #472]	; (8006844 <_scanf_i+0x1e0>)
 800666c:	460c      	mov	r4, r1
 800666e:	4682      	mov	sl, r0
 8006670:	4616      	mov	r6, r2
 8006672:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006676:	b087      	sub	sp, #28
 8006678:	ab03      	add	r3, sp, #12
 800667a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800667e:	4b72      	ldr	r3, [pc, #456]	; (8006848 <_scanf_i+0x1e4>)
 8006680:	69a1      	ldr	r1, [r4, #24]
 8006682:	4a72      	ldr	r2, [pc, #456]	; (800684c <_scanf_i+0x1e8>)
 8006684:	2903      	cmp	r1, #3
 8006686:	bf18      	it	ne
 8006688:	461a      	movne	r2, r3
 800668a:	68a3      	ldr	r3, [r4, #8]
 800668c:	9201      	str	r2, [sp, #4]
 800668e:	1e5a      	subs	r2, r3, #1
 8006690:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006694:	bf88      	it	hi
 8006696:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800669a:	4627      	mov	r7, r4
 800669c:	bf82      	ittt	hi
 800669e:	eb03 0905 	addhi.w	r9, r3, r5
 80066a2:	f240 135d 	movwhi	r3, #349	; 0x15d
 80066a6:	60a3      	strhi	r3, [r4, #8]
 80066a8:	f857 3b1c 	ldr.w	r3, [r7], #28
 80066ac:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80066b0:	bf98      	it	ls
 80066b2:	f04f 0900 	movls.w	r9, #0
 80066b6:	6023      	str	r3, [r4, #0]
 80066b8:	463d      	mov	r5, r7
 80066ba:	f04f 0b00 	mov.w	fp, #0
 80066be:	6831      	ldr	r1, [r6, #0]
 80066c0:	ab03      	add	r3, sp, #12
 80066c2:	7809      	ldrb	r1, [r1, #0]
 80066c4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80066c8:	2202      	movs	r2, #2
 80066ca:	f7f9 fd61 	bl	8000190 <memchr>
 80066ce:	b328      	cbz	r0, 800671c <_scanf_i+0xb8>
 80066d0:	f1bb 0f01 	cmp.w	fp, #1
 80066d4:	d159      	bne.n	800678a <_scanf_i+0x126>
 80066d6:	6862      	ldr	r2, [r4, #4]
 80066d8:	b92a      	cbnz	r2, 80066e6 <_scanf_i+0x82>
 80066da:	6822      	ldr	r2, [r4, #0]
 80066dc:	2308      	movs	r3, #8
 80066de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066e2:	6063      	str	r3, [r4, #4]
 80066e4:	6022      	str	r2, [r4, #0]
 80066e6:	6822      	ldr	r2, [r4, #0]
 80066e8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80066ec:	6022      	str	r2, [r4, #0]
 80066ee:	68a2      	ldr	r2, [r4, #8]
 80066f0:	1e51      	subs	r1, r2, #1
 80066f2:	60a1      	str	r1, [r4, #8]
 80066f4:	b192      	cbz	r2, 800671c <_scanf_i+0xb8>
 80066f6:	6832      	ldr	r2, [r6, #0]
 80066f8:	1c51      	adds	r1, r2, #1
 80066fa:	6031      	str	r1, [r6, #0]
 80066fc:	7812      	ldrb	r2, [r2, #0]
 80066fe:	f805 2b01 	strb.w	r2, [r5], #1
 8006702:	6872      	ldr	r2, [r6, #4]
 8006704:	3a01      	subs	r2, #1
 8006706:	2a00      	cmp	r2, #0
 8006708:	6072      	str	r2, [r6, #4]
 800670a:	dc07      	bgt.n	800671c <_scanf_i+0xb8>
 800670c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8006710:	4631      	mov	r1, r6
 8006712:	4650      	mov	r0, sl
 8006714:	4790      	blx	r2
 8006716:	2800      	cmp	r0, #0
 8006718:	f040 8085 	bne.w	8006826 <_scanf_i+0x1c2>
 800671c:	f10b 0b01 	add.w	fp, fp, #1
 8006720:	f1bb 0f03 	cmp.w	fp, #3
 8006724:	d1cb      	bne.n	80066be <_scanf_i+0x5a>
 8006726:	6863      	ldr	r3, [r4, #4]
 8006728:	b90b      	cbnz	r3, 800672e <_scanf_i+0xca>
 800672a:	230a      	movs	r3, #10
 800672c:	6063      	str	r3, [r4, #4]
 800672e:	6863      	ldr	r3, [r4, #4]
 8006730:	4947      	ldr	r1, [pc, #284]	; (8006850 <_scanf_i+0x1ec>)
 8006732:	6960      	ldr	r0, [r4, #20]
 8006734:	1ac9      	subs	r1, r1, r3
 8006736:	f000 f88d 	bl	8006854 <__sccl>
 800673a:	f04f 0b00 	mov.w	fp, #0
 800673e:	68a3      	ldr	r3, [r4, #8]
 8006740:	6822      	ldr	r2, [r4, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d03d      	beq.n	80067c2 <_scanf_i+0x15e>
 8006746:	6831      	ldr	r1, [r6, #0]
 8006748:	6960      	ldr	r0, [r4, #20]
 800674a:	f891 c000 	ldrb.w	ip, [r1]
 800674e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8006752:	2800      	cmp	r0, #0
 8006754:	d035      	beq.n	80067c2 <_scanf_i+0x15e>
 8006756:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800675a:	d124      	bne.n	80067a6 <_scanf_i+0x142>
 800675c:	0510      	lsls	r0, r2, #20
 800675e:	d522      	bpl.n	80067a6 <_scanf_i+0x142>
 8006760:	f10b 0b01 	add.w	fp, fp, #1
 8006764:	f1b9 0f00 	cmp.w	r9, #0
 8006768:	d003      	beq.n	8006772 <_scanf_i+0x10e>
 800676a:	3301      	adds	r3, #1
 800676c:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8006770:	60a3      	str	r3, [r4, #8]
 8006772:	6873      	ldr	r3, [r6, #4]
 8006774:	3b01      	subs	r3, #1
 8006776:	2b00      	cmp	r3, #0
 8006778:	6073      	str	r3, [r6, #4]
 800677a:	dd1b      	ble.n	80067b4 <_scanf_i+0x150>
 800677c:	6833      	ldr	r3, [r6, #0]
 800677e:	3301      	adds	r3, #1
 8006780:	6033      	str	r3, [r6, #0]
 8006782:	68a3      	ldr	r3, [r4, #8]
 8006784:	3b01      	subs	r3, #1
 8006786:	60a3      	str	r3, [r4, #8]
 8006788:	e7d9      	b.n	800673e <_scanf_i+0xda>
 800678a:	f1bb 0f02 	cmp.w	fp, #2
 800678e:	d1ae      	bne.n	80066ee <_scanf_i+0x8a>
 8006790:	6822      	ldr	r2, [r4, #0]
 8006792:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8006796:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800679a:	d1bf      	bne.n	800671c <_scanf_i+0xb8>
 800679c:	2310      	movs	r3, #16
 800679e:	6063      	str	r3, [r4, #4]
 80067a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067a4:	e7a2      	b.n	80066ec <_scanf_i+0x88>
 80067a6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80067aa:	6022      	str	r2, [r4, #0]
 80067ac:	780b      	ldrb	r3, [r1, #0]
 80067ae:	f805 3b01 	strb.w	r3, [r5], #1
 80067b2:	e7de      	b.n	8006772 <_scanf_i+0x10e>
 80067b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80067b8:	4631      	mov	r1, r6
 80067ba:	4650      	mov	r0, sl
 80067bc:	4798      	blx	r3
 80067be:	2800      	cmp	r0, #0
 80067c0:	d0df      	beq.n	8006782 <_scanf_i+0x11e>
 80067c2:	6823      	ldr	r3, [r4, #0]
 80067c4:	05db      	lsls	r3, r3, #23
 80067c6:	d50d      	bpl.n	80067e4 <_scanf_i+0x180>
 80067c8:	42bd      	cmp	r5, r7
 80067ca:	d909      	bls.n	80067e0 <_scanf_i+0x17c>
 80067cc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80067d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80067d4:	4632      	mov	r2, r6
 80067d6:	4650      	mov	r0, sl
 80067d8:	4798      	blx	r3
 80067da:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80067de:	464d      	mov	r5, r9
 80067e0:	42bd      	cmp	r5, r7
 80067e2:	d02d      	beq.n	8006840 <_scanf_i+0x1dc>
 80067e4:	6822      	ldr	r2, [r4, #0]
 80067e6:	f012 0210 	ands.w	r2, r2, #16
 80067ea:	d113      	bne.n	8006814 <_scanf_i+0x1b0>
 80067ec:	702a      	strb	r2, [r5, #0]
 80067ee:	6863      	ldr	r3, [r4, #4]
 80067f0:	9e01      	ldr	r6, [sp, #4]
 80067f2:	4639      	mov	r1, r7
 80067f4:	4650      	mov	r0, sl
 80067f6:	47b0      	blx	r6
 80067f8:	6821      	ldr	r1, [r4, #0]
 80067fa:	f8d8 3000 	ldr.w	r3, [r8]
 80067fe:	f011 0f20 	tst.w	r1, #32
 8006802:	d013      	beq.n	800682c <_scanf_i+0x1c8>
 8006804:	1d1a      	adds	r2, r3, #4
 8006806:	f8c8 2000 	str.w	r2, [r8]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	6018      	str	r0, [r3, #0]
 800680e:	68e3      	ldr	r3, [r4, #12]
 8006810:	3301      	adds	r3, #1
 8006812:	60e3      	str	r3, [r4, #12]
 8006814:	1bed      	subs	r5, r5, r7
 8006816:	44ab      	add	fp, r5
 8006818:	6925      	ldr	r5, [r4, #16]
 800681a:	445d      	add	r5, fp
 800681c:	6125      	str	r5, [r4, #16]
 800681e:	2000      	movs	r0, #0
 8006820:	b007      	add	sp, #28
 8006822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006826:	f04f 0b00 	mov.w	fp, #0
 800682a:	e7ca      	b.n	80067c2 <_scanf_i+0x15e>
 800682c:	1d1a      	adds	r2, r3, #4
 800682e:	f8c8 2000 	str.w	r2, [r8]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f011 0f01 	tst.w	r1, #1
 8006838:	bf14      	ite	ne
 800683a:	8018      	strhne	r0, [r3, #0]
 800683c:	6018      	streq	r0, [r3, #0]
 800683e:	e7e6      	b.n	800680e <_scanf_i+0x1aa>
 8006840:	2001      	movs	r0, #1
 8006842:	e7ed      	b.n	8006820 <_scanf_i+0x1bc>
 8006844:	08006f78 	.word	0x08006f78
 8006848:	08006aa5 	.word	0x08006aa5
 800684c:	080069bd 	.word	0x080069bd
 8006850:	08007098 	.word	0x08007098

08006854 <__sccl>:
 8006854:	b570      	push	{r4, r5, r6, lr}
 8006856:	780b      	ldrb	r3, [r1, #0]
 8006858:	4604      	mov	r4, r0
 800685a:	2b5e      	cmp	r3, #94	; 0x5e
 800685c:	bf0b      	itete	eq
 800685e:	784b      	ldrbeq	r3, [r1, #1]
 8006860:	1c48      	addne	r0, r1, #1
 8006862:	1c88      	addeq	r0, r1, #2
 8006864:	2200      	movne	r2, #0
 8006866:	bf08      	it	eq
 8006868:	2201      	moveq	r2, #1
 800686a:	1e61      	subs	r1, r4, #1
 800686c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8006870:	f801 2f01 	strb.w	r2, [r1, #1]!
 8006874:	42a9      	cmp	r1, r5
 8006876:	d1fb      	bne.n	8006870 <__sccl+0x1c>
 8006878:	b90b      	cbnz	r3, 800687e <__sccl+0x2a>
 800687a:	3801      	subs	r0, #1
 800687c:	bd70      	pop	{r4, r5, r6, pc}
 800687e:	f082 0201 	eor.w	r2, r2, #1
 8006882:	54e2      	strb	r2, [r4, r3]
 8006884:	4605      	mov	r5, r0
 8006886:	4628      	mov	r0, r5
 8006888:	f810 1b01 	ldrb.w	r1, [r0], #1
 800688c:	292d      	cmp	r1, #45	; 0x2d
 800688e:	d006      	beq.n	800689e <__sccl+0x4a>
 8006890:	295d      	cmp	r1, #93	; 0x5d
 8006892:	d0f3      	beq.n	800687c <__sccl+0x28>
 8006894:	b909      	cbnz	r1, 800689a <__sccl+0x46>
 8006896:	4628      	mov	r0, r5
 8006898:	e7f0      	b.n	800687c <__sccl+0x28>
 800689a:	460b      	mov	r3, r1
 800689c:	e7f1      	b.n	8006882 <__sccl+0x2e>
 800689e:	786e      	ldrb	r6, [r5, #1]
 80068a0:	2e5d      	cmp	r6, #93	; 0x5d
 80068a2:	d0fa      	beq.n	800689a <__sccl+0x46>
 80068a4:	42b3      	cmp	r3, r6
 80068a6:	dcf8      	bgt.n	800689a <__sccl+0x46>
 80068a8:	3502      	adds	r5, #2
 80068aa:	4619      	mov	r1, r3
 80068ac:	3101      	adds	r1, #1
 80068ae:	428e      	cmp	r6, r1
 80068b0:	5462      	strb	r2, [r4, r1]
 80068b2:	dcfb      	bgt.n	80068ac <__sccl+0x58>
 80068b4:	1af1      	subs	r1, r6, r3
 80068b6:	3901      	subs	r1, #1
 80068b8:	1c58      	adds	r0, r3, #1
 80068ba:	42b3      	cmp	r3, r6
 80068bc:	bfa8      	it	ge
 80068be:	2100      	movge	r1, #0
 80068c0:	1843      	adds	r3, r0, r1
 80068c2:	e7e0      	b.n	8006886 <__sccl+0x32>

080068c4 <_strtol_l.constprop.0>:
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068ca:	4680      	mov	r8, r0
 80068cc:	d001      	beq.n	80068d2 <_strtol_l.constprop.0+0xe>
 80068ce:	2b24      	cmp	r3, #36	; 0x24
 80068d0:	d906      	bls.n	80068e0 <_strtol_l.constprop.0+0x1c>
 80068d2:	f7ff f8f7 	bl	8005ac4 <__errno>
 80068d6:	2316      	movs	r3, #22
 80068d8:	6003      	str	r3, [r0, #0]
 80068da:	2000      	movs	r0, #0
 80068dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068e0:	4f35      	ldr	r7, [pc, #212]	; (80069b8 <_strtol_l.constprop.0+0xf4>)
 80068e2:	460d      	mov	r5, r1
 80068e4:	4628      	mov	r0, r5
 80068e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80068ea:	5de6      	ldrb	r6, [r4, r7]
 80068ec:	f016 0608 	ands.w	r6, r6, #8
 80068f0:	d1f8      	bne.n	80068e4 <_strtol_l.constprop.0+0x20>
 80068f2:	2c2d      	cmp	r4, #45	; 0x2d
 80068f4:	d12f      	bne.n	8006956 <_strtol_l.constprop.0+0x92>
 80068f6:	782c      	ldrb	r4, [r5, #0]
 80068f8:	2601      	movs	r6, #1
 80068fa:	1c85      	adds	r5, r0, #2
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d057      	beq.n	80069b0 <_strtol_l.constprop.0+0xec>
 8006900:	2b10      	cmp	r3, #16
 8006902:	d109      	bne.n	8006918 <_strtol_l.constprop.0+0x54>
 8006904:	2c30      	cmp	r4, #48	; 0x30
 8006906:	d107      	bne.n	8006918 <_strtol_l.constprop.0+0x54>
 8006908:	7828      	ldrb	r0, [r5, #0]
 800690a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800690e:	2858      	cmp	r0, #88	; 0x58
 8006910:	d149      	bne.n	80069a6 <_strtol_l.constprop.0+0xe2>
 8006912:	786c      	ldrb	r4, [r5, #1]
 8006914:	2310      	movs	r3, #16
 8006916:	3502      	adds	r5, #2
 8006918:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800691c:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8006920:	2700      	movs	r7, #0
 8006922:	fbbe f9f3 	udiv	r9, lr, r3
 8006926:	4638      	mov	r0, r7
 8006928:	fb03 ea19 	mls	sl, r3, r9, lr
 800692c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006930:	f1bc 0f09 	cmp.w	ip, #9
 8006934:	d814      	bhi.n	8006960 <_strtol_l.constprop.0+0x9c>
 8006936:	4664      	mov	r4, ip
 8006938:	42a3      	cmp	r3, r4
 800693a:	dd22      	ble.n	8006982 <_strtol_l.constprop.0+0xbe>
 800693c:	2f00      	cmp	r7, #0
 800693e:	db1d      	blt.n	800697c <_strtol_l.constprop.0+0xb8>
 8006940:	4581      	cmp	r9, r0
 8006942:	d31b      	bcc.n	800697c <_strtol_l.constprop.0+0xb8>
 8006944:	d101      	bne.n	800694a <_strtol_l.constprop.0+0x86>
 8006946:	45a2      	cmp	sl, r4
 8006948:	db18      	blt.n	800697c <_strtol_l.constprop.0+0xb8>
 800694a:	fb00 4003 	mla	r0, r0, r3, r4
 800694e:	2701      	movs	r7, #1
 8006950:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006954:	e7ea      	b.n	800692c <_strtol_l.constprop.0+0x68>
 8006956:	2c2b      	cmp	r4, #43	; 0x2b
 8006958:	bf04      	itt	eq
 800695a:	782c      	ldrbeq	r4, [r5, #0]
 800695c:	1c85      	addeq	r5, r0, #2
 800695e:	e7cd      	b.n	80068fc <_strtol_l.constprop.0+0x38>
 8006960:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006964:	f1bc 0f19 	cmp.w	ip, #25
 8006968:	d801      	bhi.n	800696e <_strtol_l.constprop.0+0xaa>
 800696a:	3c37      	subs	r4, #55	; 0x37
 800696c:	e7e4      	b.n	8006938 <_strtol_l.constprop.0+0x74>
 800696e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006972:	f1bc 0f19 	cmp.w	ip, #25
 8006976:	d804      	bhi.n	8006982 <_strtol_l.constprop.0+0xbe>
 8006978:	3c57      	subs	r4, #87	; 0x57
 800697a:	e7dd      	b.n	8006938 <_strtol_l.constprop.0+0x74>
 800697c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006980:	e7e6      	b.n	8006950 <_strtol_l.constprop.0+0x8c>
 8006982:	2f00      	cmp	r7, #0
 8006984:	da07      	bge.n	8006996 <_strtol_l.constprop.0+0xd2>
 8006986:	2322      	movs	r3, #34	; 0x22
 8006988:	f8c8 3000 	str.w	r3, [r8]
 800698c:	4670      	mov	r0, lr
 800698e:	2a00      	cmp	r2, #0
 8006990:	d0a4      	beq.n	80068dc <_strtol_l.constprop.0+0x18>
 8006992:	1e69      	subs	r1, r5, #1
 8006994:	e005      	b.n	80069a2 <_strtol_l.constprop.0+0xde>
 8006996:	b106      	cbz	r6, 800699a <_strtol_l.constprop.0+0xd6>
 8006998:	4240      	negs	r0, r0
 800699a:	2a00      	cmp	r2, #0
 800699c:	d09e      	beq.n	80068dc <_strtol_l.constprop.0+0x18>
 800699e:	2f00      	cmp	r7, #0
 80069a0:	d1f7      	bne.n	8006992 <_strtol_l.constprop.0+0xce>
 80069a2:	6011      	str	r1, [r2, #0]
 80069a4:	e79a      	b.n	80068dc <_strtol_l.constprop.0+0x18>
 80069a6:	2430      	movs	r4, #48	; 0x30
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1b5      	bne.n	8006918 <_strtol_l.constprop.0+0x54>
 80069ac:	2308      	movs	r3, #8
 80069ae:	e7b3      	b.n	8006918 <_strtol_l.constprop.0+0x54>
 80069b0:	2c30      	cmp	r4, #48	; 0x30
 80069b2:	d0a9      	beq.n	8006908 <_strtol_l.constprop.0+0x44>
 80069b4:	230a      	movs	r3, #10
 80069b6:	e7af      	b.n	8006918 <_strtol_l.constprop.0+0x54>
 80069b8:	0800709b 	.word	0x0800709b

080069bc <_strtol_r>:
 80069bc:	f7ff bf82 	b.w	80068c4 <_strtol_l.constprop.0>

080069c0 <_strtoul_l.constprop.0>:
 80069c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80069c4:	4f36      	ldr	r7, [pc, #216]	; (8006aa0 <_strtoul_l.constprop.0+0xe0>)
 80069c6:	4686      	mov	lr, r0
 80069c8:	460d      	mov	r5, r1
 80069ca:	4628      	mov	r0, r5
 80069cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80069d0:	5de6      	ldrb	r6, [r4, r7]
 80069d2:	f016 0608 	ands.w	r6, r6, #8
 80069d6:	d1f8      	bne.n	80069ca <_strtoul_l.constprop.0+0xa>
 80069d8:	2c2d      	cmp	r4, #45	; 0x2d
 80069da:	d12f      	bne.n	8006a3c <_strtoul_l.constprop.0+0x7c>
 80069dc:	782c      	ldrb	r4, [r5, #0]
 80069de:	2601      	movs	r6, #1
 80069e0:	1c85      	adds	r5, r0, #2
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d057      	beq.n	8006a96 <_strtoul_l.constprop.0+0xd6>
 80069e6:	2b10      	cmp	r3, #16
 80069e8:	d109      	bne.n	80069fe <_strtoul_l.constprop.0+0x3e>
 80069ea:	2c30      	cmp	r4, #48	; 0x30
 80069ec:	d107      	bne.n	80069fe <_strtoul_l.constprop.0+0x3e>
 80069ee:	7828      	ldrb	r0, [r5, #0]
 80069f0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80069f4:	2858      	cmp	r0, #88	; 0x58
 80069f6:	d149      	bne.n	8006a8c <_strtoul_l.constprop.0+0xcc>
 80069f8:	786c      	ldrb	r4, [r5, #1]
 80069fa:	2310      	movs	r3, #16
 80069fc:	3502      	adds	r5, #2
 80069fe:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8006a02:	2700      	movs	r7, #0
 8006a04:	fbb8 f8f3 	udiv	r8, r8, r3
 8006a08:	fb03 f908 	mul.w	r9, r3, r8
 8006a0c:	ea6f 0909 	mvn.w	r9, r9
 8006a10:	4638      	mov	r0, r7
 8006a12:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006a16:	f1bc 0f09 	cmp.w	ip, #9
 8006a1a:	d814      	bhi.n	8006a46 <_strtoul_l.constprop.0+0x86>
 8006a1c:	4664      	mov	r4, ip
 8006a1e:	42a3      	cmp	r3, r4
 8006a20:	dd22      	ble.n	8006a68 <_strtoul_l.constprop.0+0xa8>
 8006a22:	2f00      	cmp	r7, #0
 8006a24:	db1d      	blt.n	8006a62 <_strtoul_l.constprop.0+0xa2>
 8006a26:	4580      	cmp	r8, r0
 8006a28:	d31b      	bcc.n	8006a62 <_strtoul_l.constprop.0+0xa2>
 8006a2a:	d101      	bne.n	8006a30 <_strtoul_l.constprop.0+0x70>
 8006a2c:	45a1      	cmp	r9, r4
 8006a2e:	db18      	blt.n	8006a62 <_strtoul_l.constprop.0+0xa2>
 8006a30:	fb00 4003 	mla	r0, r0, r3, r4
 8006a34:	2701      	movs	r7, #1
 8006a36:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a3a:	e7ea      	b.n	8006a12 <_strtoul_l.constprop.0+0x52>
 8006a3c:	2c2b      	cmp	r4, #43	; 0x2b
 8006a3e:	bf04      	itt	eq
 8006a40:	782c      	ldrbeq	r4, [r5, #0]
 8006a42:	1c85      	addeq	r5, r0, #2
 8006a44:	e7cd      	b.n	80069e2 <_strtoul_l.constprop.0+0x22>
 8006a46:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006a4a:	f1bc 0f19 	cmp.w	ip, #25
 8006a4e:	d801      	bhi.n	8006a54 <_strtoul_l.constprop.0+0x94>
 8006a50:	3c37      	subs	r4, #55	; 0x37
 8006a52:	e7e4      	b.n	8006a1e <_strtoul_l.constprop.0+0x5e>
 8006a54:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006a58:	f1bc 0f19 	cmp.w	ip, #25
 8006a5c:	d804      	bhi.n	8006a68 <_strtoul_l.constprop.0+0xa8>
 8006a5e:	3c57      	subs	r4, #87	; 0x57
 8006a60:	e7dd      	b.n	8006a1e <_strtoul_l.constprop.0+0x5e>
 8006a62:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006a66:	e7e6      	b.n	8006a36 <_strtoul_l.constprop.0+0x76>
 8006a68:	2f00      	cmp	r7, #0
 8006a6a:	da07      	bge.n	8006a7c <_strtoul_l.constprop.0+0xbc>
 8006a6c:	2322      	movs	r3, #34	; 0x22
 8006a6e:	f8ce 3000 	str.w	r3, [lr]
 8006a72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a76:	b932      	cbnz	r2, 8006a86 <_strtoul_l.constprop.0+0xc6>
 8006a78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a7c:	b106      	cbz	r6, 8006a80 <_strtoul_l.constprop.0+0xc0>
 8006a7e:	4240      	negs	r0, r0
 8006a80:	2a00      	cmp	r2, #0
 8006a82:	d0f9      	beq.n	8006a78 <_strtoul_l.constprop.0+0xb8>
 8006a84:	b107      	cbz	r7, 8006a88 <_strtoul_l.constprop.0+0xc8>
 8006a86:	1e69      	subs	r1, r5, #1
 8006a88:	6011      	str	r1, [r2, #0]
 8006a8a:	e7f5      	b.n	8006a78 <_strtoul_l.constprop.0+0xb8>
 8006a8c:	2430      	movs	r4, #48	; 0x30
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1b5      	bne.n	80069fe <_strtoul_l.constprop.0+0x3e>
 8006a92:	2308      	movs	r3, #8
 8006a94:	e7b3      	b.n	80069fe <_strtoul_l.constprop.0+0x3e>
 8006a96:	2c30      	cmp	r4, #48	; 0x30
 8006a98:	d0a9      	beq.n	80069ee <_strtoul_l.constprop.0+0x2e>
 8006a9a:	230a      	movs	r3, #10
 8006a9c:	e7af      	b.n	80069fe <_strtoul_l.constprop.0+0x3e>
 8006a9e:	bf00      	nop
 8006aa0:	0800709b 	.word	0x0800709b

08006aa4 <_strtoul_r>:
 8006aa4:	f7ff bf8c 	b.w	80069c0 <_strtoul_l.constprop.0>

08006aa8 <__submore>:
 8006aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006aac:	460c      	mov	r4, r1
 8006aae:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8006ab0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ab4:	4299      	cmp	r1, r3
 8006ab6:	d11d      	bne.n	8006af4 <__submore+0x4c>
 8006ab8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006abc:	f000 f8b4 	bl	8006c28 <_malloc_r>
 8006ac0:	b918      	cbnz	r0, 8006aca <__submore+0x22>
 8006ac2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006aca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ace:	63a3      	str	r3, [r4, #56]	; 0x38
 8006ad0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8006ad4:	6360      	str	r0, [r4, #52]	; 0x34
 8006ad6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8006ada:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006ade:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8006ae2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006ae6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8006aea:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8006aee:	6020      	str	r0, [r4, #0]
 8006af0:	2000      	movs	r0, #0
 8006af2:	e7e8      	b.n	8006ac6 <__submore+0x1e>
 8006af4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8006af6:	0077      	lsls	r7, r6, #1
 8006af8:	463a      	mov	r2, r7
 8006afa:	f000 f909 	bl	8006d10 <_realloc_r>
 8006afe:	4605      	mov	r5, r0
 8006b00:	2800      	cmp	r0, #0
 8006b02:	d0de      	beq.n	8006ac2 <__submore+0x1a>
 8006b04:	eb00 0806 	add.w	r8, r0, r6
 8006b08:	4601      	mov	r1, r0
 8006b0a:	4632      	mov	r2, r6
 8006b0c:	4640      	mov	r0, r8
 8006b0e:	f7ff f803 	bl	8005b18 <memcpy>
 8006b12:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8006b16:	f8c4 8000 	str.w	r8, [r4]
 8006b1a:	e7e9      	b.n	8006af0 <__submore+0x48>

08006b1c <__retarget_lock_acquire_recursive>:
 8006b1c:	4770      	bx	lr

08006b1e <__retarget_lock_release_recursive>:
 8006b1e:	4770      	bx	lr

08006b20 <memmove>:
 8006b20:	4288      	cmp	r0, r1
 8006b22:	b510      	push	{r4, lr}
 8006b24:	eb01 0402 	add.w	r4, r1, r2
 8006b28:	d902      	bls.n	8006b30 <memmove+0x10>
 8006b2a:	4284      	cmp	r4, r0
 8006b2c:	4623      	mov	r3, r4
 8006b2e:	d807      	bhi.n	8006b40 <memmove+0x20>
 8006b30:	1e43      	subs	r3, r0, #1
 8006b32:	42a1      	cmp	r1, r4
 8006b34:	d008      	beq.n	8006b48 <memmove+0x28>
 8006b36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b3e:	e7f8      	b.n	8006b32 <memmove+0x12>
 8006b40:	4402      	add	r2, r0
 8006b42:	4601      	mov	r1, r0
 8006b44:	428a      	cmp	r2, r1
 8006b46:	d100      	bne.n	8006b4a <memmove+0x2a>
 8006b48:	bd10      	pop	{r4, pc}
 8006b4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b52:	e7f7      	b.n	8006b44 <memmove+0x24>

08006b54 <_free_r>:
 8006b54:	b538      	push	{r3, r4, r5, lr}
 8006b56:	4605      	mov	r5, r0
 8006b58:	2900      	cmp	r1, #0
 8006b5a:	d041      	beq.n	8006be0 <_free_r+0x8c>
 8006b5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b60:	1f0c      	subs	r4, r1, #4
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	bfb8      	it	lt
 8006b66:	18e4      	addlt	r4, r4, r3
 8006b68:	f000 f912 	bl	8006d90 <__malloc_lock>
 8006b6c:	4a1d      	ldr	r2, [pc, #116]	; (8006be4 <_free_r+0x90>)
 8006b6e:	6813      	ldr	r3, [r2, #0]
 8006b70:	b933      	cbnz	r3, 8006b80 <_free_r+0x2c>
 8006b72:	6063      	str	r3, [r4, #4]
 8006b74:	6014      	str	r4, [r2, #0]
 8006b76:	4628      	mov	r0, r5
 8006b78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b7c:	f000 b90e 	b.w	8006d9c <__malloc_unlock>
 8006b80:	42a3      	cmp	r3, r4
 8006b82:	d908      	bls.n	8006b96 <_free_r+0x42>
 8006b84:	6820      	ldr	r0, [r4, #0]
 8006b86:	1821      	adds	r1, r4, r0
 8006b88:	428b      	cmp	r3, r1
 8006b8a:	bf01      	itttt	eq
 8006b8c:	6819      	ldreq	r1, [r3, #0]
 8006b8e:	685b      	ldreq	r3, [r3, #4]
 8006b90:	1809      	addeq	r1, r1, r0
 8006b92:	6021      	streq	r1, [r4, #0]
 8006b94:	e7ed      	b.n	8006b72 <_free_r+0x1e>
 8006b96:	461a      	mov	r2, r3
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	b10b      	cbz	r3, 8006ba0 <_free_r+0x4c>
 8006b9c:	42a3      	cmp	r3, r4
 8006b9e:	d9fa      	bls.n	8006b96 <_free_r+0x42>
 8006ba0:	6811      	ldr	r1, [r2, #0]
 8006ba2:	1850      	adds	r0, r2, r1
 8006ba4:	42a0      	cmp	r0, r4
 8006ba6:	d10b      	bne.n	8006bc0 <_free_r+0x6c>
 8006ba8:	6820      	ldr	r0, [r4, #0]
 8006baa:	4401      	add	r1, r0
 8006bac:	1850      	adds	r0, r2, r1
 8006bae:	4283      	cmp	r3, r0
 8006bb0:	6011      	str	r1, [r2, #0]
 8006bb2:	d1e0      	bne.n	8006b76 <_free_r+0x22>
 8006bb4:	6818      	ldr	r0, [r3, #0]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	6053      	str	r3, [r2, #4]
 8006bba:	4401      	add	r1, r0
 8006bbc:	6011      	str	r1, [r2, #0]
 8006bbe:	e7da      	b.n	8006b76 <_free_r+0x22>
 8006bc0:	d902      	bls.n	8006bc8 <_free_r+0x74>
 8006bc2:	230c      	movs	r3, #12
 8006bc4:	602b      	str	r3, [r5, #0]
 8006bc6:	e7d6      	b.n	8006b76 <_free_r+0x22>
 8006bc8:	6820      	ldr	r0, [r4, #0]
 8006bca:	1821      	adds	r1, r4, r0
 8006bcc:	428b      	cmp	r3, r1
 8006bce:	bf04      	itt	eq
 8006bd0:	6819      	ldreq	r1, [r3, #0]
 8006bd2:	685b      	ldreq	r3, [r3, #4]
 8006bd4:	6063      	str	r3, [r4, #4]
 8006bd6:	bf04      	itt	eq
 8006bd8:	1809      	addeq	r1, r1, r0
 8006bda:	6021      	streq	r1, [r4, #0]
 8006bdc:	6054      	str	r4, [r2, #4]
 8006bde:	e7ca      	b.n	8006b76 <_free_r+0x22>
 8006be0:	bd38      	pop	{r3, r4, r5, pc}
 8006be2:	bf00      	nop
 8006be4:	20001a50 	.word	0x20001a50

08006be8 <sbrk_aligned>:
 8006be8:	b570      	push	{r4, r5, r6, lr}
 8006bea:	4e0e      	ldr	r6, [pc, #56]	; (8006c24 <sbrk_aligned+0x3c>)
 8006bec:	460c      	mov	r4, r1
 8006bee:	6831      	ldr	r1, [r6, #0]
 8006bf0:	4605      	mov	r5, r0
 8006bf2:	b911      	cbnz	r1, 8006bfa <sbrk_aligned+0x12>
 8006bf4:	f000 f8bc 	bl	8006d70 <_sbrk_r>
 8006bf8:	6030      	str	r0, [r6, #0]
 8006bfa:	4621      	mov	r1, r4
 8006bfc:	4628      	mov	r0, r5
 8006bfe:	f000 f8b7 	bl	8006d70 <_sbrk_r>
 8006c02:	1c43      	adds	r3, r0, #1
 8006c04:	d00a      	beq.n	8006c1c <sbrk_aligned+0x34>
 8006c06:	1cc4      	adds	r4, r0, #3
 8006c08:	f024 0403 	bic.w	r4, r4, #3
 8006c0c:	42a0      	cmp	r0, r4
 8006c0e:	d007      	beq.n	8006c20 <sbrk_aligned+0x38>
 8006c10:	1a21      	subs	r1, r4, r0
 8006c12:	4628      	mov	r0, r5
 8006c14:	f000 f8ac 	bl	8006d70 <_sbrk_r>
 8006c18:	3001      	adds	r0, #1
 8006c1a:	d101      	bne.n	8006c20 <sbrk_aligned+0x38>
 8006c1c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006c20:	4620      	mov	r0, r4
 8006c22:	bd70      	pop	{r4, r5, r6, pc}
 8006c24:	20001a54 	.word	0x20001a54

08006c28 <_malloc_r>:
 8006c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c2c:	1ccd      	adds	r5, r1, #3
 8006c2e:	f025 0503 	bic.w	r5, r5, #3
 8006c32:	3508      	adds	r5, #8
 8006c34:	2d0c      	cmp	r5, #12
 8006c36:	bf38      	it	cc
 8006c38:	250c      	movcc	r5, #12
 8006c3a:	2d00      	cmp	r5, #0
 8006c3c:	4607      	mov	r7, r0
 8006c3e:	db01      	blt.n	8006c44 <_malloc_r+0x1c>
 8006c40:	42a9      	cmp	r1, r5
 8006c42:	d905      	bls.n	8006c50 <_malloc_r+0x28>
 8006c44:	230c      	movs	r3, #12
 8006c46:	603b      	str	r3, [r7, #0]
 8006c48:	2600      	movs	r6, #0
 8006c4a:	4630      	mov	r0, r6
 8006c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c50:	4e2e      	ldr	r6, [pc, #184]	; (8006d0c <_malloc_r+0xe4>)
 8006c52:	f000 f89d 	bl	8006d90 <__malloc_lock>
 8006c56:	6833      	ldr	r3, [r6, #0]
 8006c58:	461c      	mov	r4, r3
 8006c5a:	bb34      	cbnz	r4, 8006caa <_malloc_r+0x82>
 8006c5c:	4629      	mov	r1, r5
 8006c5e:	4638      	mov	r0, r7
 8006c60:	f7ff ffc2 	bl	8006be8 <sbrk_aligned>
 8006c64:	1c43      	adds	r3, r0, #1
 8006c66:	4604      	mov	r4, r0
 8006c68:	d14d      	bne.n	8006d06 <_malloc_r+0xde>
 8006c6a:	6834      	ldr	r4, [r6, #0]
 8006c6c:	4626      	mov	r6, r4
 8006c6e:	2e00      	cmp	r6, #0
 8006c70:	d140      	bne.n	8006cf4 <_malloc_r+0xcc>
 8006c72:	6823      	ldr	r3, [r4, #0]
 8006c74:	4631      	mov	r1, r6
 8006c76:	4638      	mov	r0, r7
 8006c78:	eb04 0803 	add.w	r8, r4, r3
 8006c7c:	f000 f878 	bl	8006d70 <_sbrk_r>
 8006c80:	4580      	cmp	r8, r0
 8006c82:	d13a      	bne.n	8006cfa <_malloc_r+0xd2>
 8006c84:	6821      	ldr	r1, [r4, #0]
 8006c86:	3503      	adds	r5, #3
 8006c88:	1a6d      	subs	r5, r5, r1
 8006c8a:	f025 0503 	bic.w	r5, r5, #3
 8006c8e:	3508      	adds	r5, #8
 8006c90:	2d0c      	cmp	r5, #12
 8006c92:	bf38      	it	cc
 8006c94:	250c      	movcc	r5, #12
 8006c96:	4629      	mov	r1, r5
 8006c98:	4638      	mov	r0, r7
 8006c9a:	f7ff ffa5 	bl	8006be8 <sbrk_aligned>
 8006c9e:	3001      	adds	r0, #1
 8006ca0:	d02b      	beq.n	8006cfa <_malloc_r+0xd2>
 8006ca2:	6823      	ldr	r3, [r4, #0]
 8006ca4:	442b      	add	r3, r5
 8006ca6:	6023      	str	r3, [r4, #0]
 8006ca8:	e00e      	b.n	8006cc8 <_malloc_r+0xa0>
 8006caa:	6822      	ldr	r2, [r4, #0]
 8006cac:	1b52      	subs	r2, r2, r5
 8006cae:	d41e      	bmi.n	8006cee <_malloc_r+0xc6>
 8006cb0:	2a0b      	cmp	r2, #11
 8006cb2:	d916      	bls.n	8006ce2 <_malloc_r+0xba>
 8006cb4:	1961      	adds	r1, r4, r5
 8006cb6:	42a3      	cmp	r3, r4
 8006cb8:	6025      	str	r5, [r4, #0]
 8006cba:	bf18      	it	ne
 8006cbc:	6059      	strne	r1, [r3, #4]
 8006cbe:	6863      	ldr	r3, [r4, #4]
 8006cc0:	bf08      	it	eq
 8006cc2:	6031      	streq	r1, [r6, #0]
 8006cc4:	5162      	str	r2, [r4, r5]
 8006cc6:	604b      	str	r3, [r1, #4]
 8006cc8:	4638      	mov	r0, r7
 8006cca:	f104 060b 	add.w	r6, r4, #11
 8006cce:	f000 f865 	bl	8006d9c <__malloc_unlock>
 8006cd2:	f026 0607 	bic.w	r6, r6, #7
 8006cd6:	1d23      	adds	r3, r4, #4
 8006cd8:	1af2      	subs	r2, r6, r3
 8006cda:	d0b6      	beq.n	8006c4a <_malloc_r+0x22>
 8006cdc:	1b9b      	subs	r3, r3, r6
 8006cde:	50a3      	str	r3, [r4, r2]
 8006ce0:	e7b3      	b.n	8006c4a <_malloc_r+0x22>
 8006ce2:	6862      	ldr	r2, [r4, #4]
 8006ce4:	42a3      	cmp	r3, r4
 8006ce6:	bf0c      	ite	eq
 8006ce8:	6032      	streq	r2, [r6, #0]
 8006cea:	605a      	strne	r2, [r3, #4]
 8006cec:	e7ec      	b.n	8006cc8 <_malloc_r+0xa0>
 8006cee:	4623      	mov	r3, r4
 8006cf0:	6864      	ldr	r4, [r4, #4]
 8006cf2:	e7b2      	b.n	8006c5a <_malloc_r+0x32>
 8006cf4:	4634      	mov	r4, r6
 8006cf6:	6876      	ldr	r6, [r6, #4]
 8006cf8:	e7b9      	b.n	8006c6e <_malloc_r+0x46>
 8006cfa:	230c      	movs	r3, #12
 8006cfc:	603b      	str	r3, [r7, #0]
 8006cfe:	4638      	mov	r0, r7
 8006d00:	f000 f84c 	bl	8006d9c <__malloc_unlock>
 8006d04:	e7a1      	b.n	8006c4a <_malloc_r+0x22>
 8006d06:	6025      	str	r5, [r4, #0]
 8006d08:	e7de      	b.n	8006cc8 <_malloc_r+0xa0>
 8006d0a:	bf00      	nop
 8006d0c:	20001a50 	.word	0x20001a50

08006d10 <_realloc_r>:
 8006d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d14:	4680      	mov	r8, r0
 8006d16:	4614      	mov	r4, r2
 8006d18:	460e      	mov	r6, r1
 8006d1a:	b921      	cbnz	r1, 8006d26 <_realloc_r+0x16>
 8006d1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d20:	4611      	mov	r1, r2
 8006d22:	f7ff bf81 	b.w	8006c28 <_malloc_r>
 8006d26:	b92a      	cbnz	r2, 8006d34 <_realloc_r+0x24>
 8006d28:	f7ff ff14 	bl	8006b54 <_free_r>
 8006d2c:	4625      	mov	r5, r4
 8006d2e:	4628      	mov	r0, r5
 8006d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d34:	f000 f838 	bl	8006da8 <_malloc_usable_size_r>
 8006d38:	4284      	cmp	r4, r0
 8006d3a:	4607      	mov	r7, r0
 8006d3c:	d802      	bhi.n	8006d44 <_realloc_r+0x34>
 8006d3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006d42:	d812      	bhi.n	8006d6a <_realloc_r+0x5a>
 8006d44:	4621      	mov	r1, r4
 8006d46:	4640      	mov	r0, r8
 8006d48:	f7ff ff6e 	bl	8006c28 <_malloc_r>
 8006d4c:	4605      	mov	r5, r0
 8006d4e:	2800      	cmp	r0, #0
 8006d50:	d0ed      	beq.n	8006d2e <_realloc_r+0x1e>
 8006d52:	42bc      	cmp	r4, r7
 8006d54:	4622      	mov	r2, r4
 8006d56:	4631      	mov	r1, r6
 8006d58:	bf28      	it	cs
 8006d5a:	463a      	movcs	r2, r7
 8006d5c:	f7fe fedc 	bl	8005b18 <memcpy>
 8006d60:	4631      	mov	r1, r6
 8006d62:	4640      	mov	r0, r8
 8006d64:	f7ff fef6 	bl	8006b54 <_free_r>
 8006d68:	e7e1      	b.n	8006d2e <_realloc_r+0x1e>
 8006d6a:	4635      	mov	r5, r6
 8006d6c:	e7df      	b.n	8006d2e <_realloc_r+0x1e>
	...

08006d70 <_sbrk_r>:
 8006d70:	b538      	push	{r3, r4, r5, lr}
 8006d72:	4d06      	ldr	r5, [pc, #24]	; (8006d8c <_sbrk_r+0x1c>)
 8006d74:	2300      	movs	r3, #0
 8006d76:	4604      	mov	r4, r0
 8006d78:	4608      	mov	r0, r1
 8006d7a:	602b      	str	r3, [r5, #0]
 8006d7c:	f7f9 ff48 	bl	8000c10 <_sbrk>
 8006d80:	1c43      	adds	r3, r0, #1
 8006d82:	d102      	bne.n	8006d8a <_sbrk_r+0x1a>
 8006d84:	682b      	ldr	r3, [r5, #0]
 8006d86:	b103      	cbz	r3, 8006d8a <_sbrk_r+0x1a>
 8006d88:	6023      	str	r3, [r4, #0]
 8006d8a:	bd38      	pop	{r3, r4, r5, pc}
 8006d8c:	20001a48 	.word	0x20001a48

08006d90 <__malloc_lock>:
 8006d90:	4801      	ldr	r0, [pc, #4]	; (8006d98 <__malloc_lock+0x8>)
 8006d92:	f7ff bec3 	b.w	8006b1c <__retarget_lock_acquire_recursive>
 8006d96:	bf00      	nop
 8006d98:	20001a4c 	.word	0x20001a4c

08006d9c <__malloc_unlock>:
 8006d9c:	4801      	ldr	r0, [pc, #4]	; (8006da4 <__malloc_unlock+0x8>)
 8006d9e:	f7ff bebe 	b.w	8006b1e <__retarget_lock_release_recursive>
 8006da2:	bf00      	nop
 8006da4:	20001a4c 	.word	0x20001a4c

08006da8 <_malloc_usable_size_r>:
 8006da8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006dac:	1f18      	subs	r0, r3, #4
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	bfbc      	itt	lt
 8006db2:	580b      	ldrlt	r3, [r1, r0]
 8006db4:	18c0      	addlt	r0, r0, r3
 8006db6:	4770      	bx	lr

08006db8 <_init>:
 8006db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dba:	bf00      	nop
 8006dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dbe:	bc08      	pop	{r3}
 8006dc0:	469e      	mov	lr, r3
 8006dc2:	4770      	bx	lr

08006dc4 <_fini>:
 8006dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dc6:	bf00      	nop
 8006dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dca:	bc08      	pop	{r3}
 8006dcc:	469e      	mov	lr, r3
 8006dce:	4770      	bx	lr
