# Compile of ALU.vhd was successful.
# Compile of BinaryToBCD.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of CU.vhd was successful.
# Compile of Display.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of ProgramCode.vhd was successful.
# Compile of TestBench.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 16:31:57 on Apr 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_signed(body)
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
add wave -position insertpoint  \
sim:/testbench/TinyClock
add wave -position insertpoint  \
sim:/testbench/Binary
add wave -position insertpoint  \
sim:/testbench/Result \
sim:/testbench/DecimalOutput
add wave -position insertpoint  \
sim:/testbench/ActionJackson
add wave -position insertpoint  \
sim:/testbench/TooBigResult
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# Compile of ALU.vhd was successful.
# Compile of BinaryToBCD.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of CU.vhd was successful.
# Compile of Display.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of ProgramCode.vhd was successful.
# Compile of TestBench.vhd was successful.
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i_Numpad/TooBigResult has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# Compile of ALU.vhd was successful.
# Compile of BinaryToBCD.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of CU.vhd was successful.
# Compile of Display.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of ProgramCode.vhd was successful.
# Compile of TestBench.vhd was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ALU.vhd failed with 1 errors.
# Compile of BinaryToBCD.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of CU.vhd was successful.
# Compile of Display.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of ProgramCode.vhd was successful.
# Compile of TestBench.vhd was successful.
# 9 compiles, 1 failed with 1 error.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(26): near ")": (vcom-1576) expecting IDENTIFIER.
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 1 error.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i_Numpad/TooBigResult has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
add wave -position insertpoint  \
sim:/testbench/i_Numpad/TestButton
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
add wave -position insertpoint  \
sim:/testbench/i_Numpad/ButtonEnable
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd(338): Cannot drive signal 'TooBigResult' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd(519): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 2 errors.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
# Load canceled
quit -sim
# End time: 16:44:12 on Apr 26,2020, Elapsed time: 0:12:15
# Errors: 4, Warnings: 202
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 16:44:22 on Apr 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_signed(body)
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
add wave -position insertpoint  \
sim:/testbench/Binary \
sim:/testbench/Result
add wave -position insertpoint  \
sim:/testbench/DecimalOutput
add wave -position insertpoint  \
sim:/testbench/ActionJackson
add wave -position insertpoint  \
sim:/testbench/TooBigResult
add wave -position insertpoint  \
sim:/testbench/i_Numpad/TooBigResult \
sim:/testbench/i_Numpad/DisplayError
add wave -position insertpoint  \
sim:/testbench/i_Numpad/ButtonEnable
add wave -position insertpoint  \
sim:/testbench/i_Numpad/Switch
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd(16): near ")": (vcom-1576) expecting IDENTIFIER.
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd(83): (vcom-1035) Formal port "TooBigResult" has OPEN or no actual associated with it.
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd(139): VHDL Compiler exiting
# 
# 
# 9 compiles, 2 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/i_Numpad/TooBigResult'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/i_Numpad/DisplayError'. 
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd(15): near ")": (vcom-1576) expecting IDENTIFIER.
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd(67): (vcom-1484) Unknown formal identifier "ActionJackson".
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd(140): VHDL Compiler exiting
# 
# 
# 9 compiles, 2 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
add wave -position insertpoint  \
sim:/testbench/i_BCD/TooBigResult \
sim:/testbench/i_BCD/ActionJackson
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd(44): (vcom-1136) Unknown identifier "TooBigResult".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd(44): Expression is not a signal.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd(167): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/i_BCD/TooBigResult'. 
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd(379): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd(381): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd(523): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd(378): near "=": syntax error
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 1 error.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
add wave -position insertpoint  \
sim:/testbench/i_BCD/Busy
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd(170): near "process": (vcom-1576) expecting IF.
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 1 error.
restart
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
add wave -position insertpoint  \
sim:/testbench/TooBigResult
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
add wave -position insertpoint  \
sim:/testbench/i_ALU/ClockCycle
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd(355): near "elsif": (vcom-1576) expecting END.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd(523): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 2 errors.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(60): Illegal target for signal assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(60): (vcom-1136) Unknown identifier "TBR".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(169): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 3 errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(60): Illegal target for signal assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(60): (vcom-1136) Unknown identifier "TBR".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(169): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 3 errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(60): Illegal target for signal assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(60): (vcom-1136) Unknown identifier "TBR".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(169): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
restart
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.cu(rtl)
# Loading work.memory(rtl)
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 3 errors.
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
run
restart
# Loading work.testbench(sim)
# Loading work.numpad(sim)
# Loading work.programcode(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(60): Illegal target for signal assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(60): (vcom-1136) Unknown identifier "TBR".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd(169): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
add wave -position insertpoint  \
sim:/testbench/i_ALU/TooBigResult
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
add wave -position insertpoint  \
sim:/testbench/TinyClock
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 136615 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 136625 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 138115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 139595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 141125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 142605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 143335 ms  Iteration: 1  Instance: /testbench/i_BCD
run
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 136625 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 138115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 139595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 141125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 142605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 143335 ms  Iteration: 1  Instance: /testbench/i_BCD
# End time: 18:01:32 on Apr 26,2020, Elapsed time: 1:17:10
# Errors: 31, Warnings: 959
