WARNING: Unknown item design_compiler in section Tools
WARNING: Unknown item openroad in section Tools
WARNING: Unknown item formal in section Target
WARNING: Unknown item formal in section Target
WARNING: Unknown item formal in section Target
INFO: Preparing lowrisc:constants:top_pkg:0
INFO: Preparing lowrisc:ibex:ibex_pkg:0.1
INFO: Preparing lowrisc:ip:spi_device_pkg:0.1
INFO: Preparing lowrisc:prim:assert:0.1
INFO: Preparing lowrisc:prim:cipher_pkg:0.1
INFO: Preparing lowrisc:prim:primgen:0.1
INFO: Preparing lowrisc:prim:secded:0.1
INFO: Preparing lowrisc:prim:subreg:0
INFO: Preparing lowrisc:prim:util:0.1
INFO: Preparing openhwgroup.org:ip:cv32e40p:0
INFO: Preparing openhwgroup.org:ip:cv32e40x:0
INFO: Preparing pulp-platform.org::cluster_interconnect:0
INFO: Preparing pulp-platform.org::common_cells:1.29.0
INFO: Preparing pulp-platform.org::pulpissimo_simjtag:0
INFO: Preparing pulp-platform.org::register_interface:0
INFO: Preparing pulp-platform.org::riscv_dbg_pkg:0
INFO: Preparing pulp-platform.org::tech_cells_generic:0
INFO: Preparing ::spiflash:0
INFO: Preparing x-heep::packages:0
INFO: Preparing x-heep:ip:power_manager_pkg:0
INFO: Preparing yosyshq:picorv32_spimemio:0-r1:0
INFO: Preparing lowrisc:ip:rv_plic_component:0.1
INFO: Preparing lowrisc:prim:arbiter:0
INFO: Preparing lowrisc:prim:cipher:0
INFO: Preparing lowrisc:prim:diff_decode:0
INFO: Preparing lowrisc:prim:prim_pkg:0.1
INFO: Preparing lowrisc:tlul:headers:0.1
INFO: Preparing openhwgroup.org:ip:cve2:0
INFO: Preparing pulp-platform.org::riscv_dbg:0
INFO: Preparing pulp-platform.org:ip:gpio:0
INFO: Preparing vlsi:polito:keccak:0
INFO: Preparing x-heep:ip:boot_rom:0
INFO: Preparing x-heep:ip:dma:0
INFO: Preparing x-heep:ip:i2s:0
INFO: Preparing x-heep:ip:pad_control:0
INFO: Preparing x-heep:ip:pdm2pcm:0
INFO: Preparing x-heep:obi_spimemio:0.1.0:0
INFO: Preparing lowrisc:prim:buf:0
INFO: Preparing lowrisc:prim:clock_mux2:0
INFO: Preparing lowrisc:prim:flop:0
INFO: Preparing lowrisc:prim:flop_en:0
INFO: Preparing lowrisc:prim:xor2:0
INFO: Preparing lowrisc:prim:alert:0
INFO: Preparing lowrisc:prim:flop_2sync:0
INFO: Preparing lowrisc:prim:fifo:0
INFO: Preparing lowrisc:prim:all:0.1
INFO: Preparing lowrisc:tlul:common:0.1
INFO: Preparing lowrisc:ip:spi_host:1.0
INFO: Preparing lowrisc:tlul:socket_1n:0.1
INFO: Preparing lowrisc:tlul:trans_intg:0.1
INFO: Preparing openhwgroup.org:ip:soc_ctrl:0
INFO: Preparing x-heep:ip:fast_intr_ctrl:0
INFO: Preparing x-heep:ip:power_manager:0
INFO: Preparing lowrisc:tlul:adapter_reg:0.1
INFO: Preparing lowrisc:ip:tlul:0.1
INFO: Preparing lowrisc:ip:i2c:0.1
INFO: Preparing lowrisc:ip:rv_plic_example:0.1
INFO: Preparing lowrisc:ip:rv_timer:0.1
INFO: Preparing lowrisc:ip:uart:0.1
INFO: Preparing openhwgroup.org:systems:core-v-mini-mcu:0
INFO: Preparing vlsi:polito:mcu_keccak:0
INFO: Generating lowrisc:prim:prim_pkg-impl:0.1
Creating prim_pkg.sv
Core file written to prim_pkg.core.
INFO: Generating lowrisc:prim:buf-impl:0
Implementations for primitive buf: generic
Inspecting generic module /home/alessandra.dolmeta/keccak_integration/hw/vendor/esl_epfl_x_heep/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_buf.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/generated/lowrisc_prim_buf-impl_0/prim_buf.sv
Creating core file for primitive buf.
Core file written to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/generated/lowrisc_prim_buf-impl_0/prim_buf.core
INFO: Generating lowrisc:prim:clock_mux2-impl:0
Implementations for primitive clock_mux2: generic
Inspecting generic module /home/alessandra.dolmeta/keccak_integration/hw/vendor/esl_epfl_x_heep/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_clock_mux2.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.sv
Creating core file for primitive clock_mux2.
Core file written to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.core
INFO: Generating lowrisc:prim:flop-impl:0
Implementations for primitive flop: generic
Inspecting generic module /home/alessandra.dolmeta/keccak_integration/hw/vendor/esl_epfl_x_heep/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/generated/lowrisc_prim_flop-impl_0/prim_flop.sv
Creating core file for primitive flop.
Core file written to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/generated/lowrisc_prim_flop-impl_0/prim_flop.core
INFO: Generating lowrisc:prim:flop_en-impl:0
Implementations for primitive flop_en: generic
Inspecting generic module /home/alessandra.dolmeta/keccak_integration/hw/vendor/esl_epfl_x_heep/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop_en.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/generated/lowrisc_prim_flop_en-impl_0/prim_flop_en.sv
Creating core file for primitive flop_en.
Core file written to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/generated/lowrisc_prim_flop_en-impl_0/prim_flop_en.core
INFO: Generating lowrisc:prim:xor2-impl:0
Implementations for primitive xor2: generic
Inspecting generic module /home/alessandra.dolmeta/keccak_integration/hw/vendor/esl_epfl_x_heep/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_xor2.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/generated/lowrisc_prim_xor2-impl_0/prim_xor2.sv
Creating core file for primitive xor2.
Core file written to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/generated/lowrisc_prim_xor2-impl_0/prim_xor2.core
INFO: Generating lowrisc:prim:flop_2sync-impl:0
Implementations for primitive flop_2sync: generic
Inspecting generic module /home/alessandra.dolmeta/keccak_integration/hw/vendor/esl_epfl_x_heep/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop_2sync.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/generated/lowrisc_prim_flop_2sync-impl_0/prim_flop_2sync.sv
Creating core file for primitive flop_2sync.
Core file written to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/generated/lowrisc_prim_flop_2sync-impl_0/prim_flop_2sync.core
INFO: Wrote dependency graph to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/vlsi_polito_mcu_keccak_0.deps-after-generators.dot
INFO: Wrote Makefile fragment to /home/alessandra.dolmeta/keccak_integration/build/vlsi_polito_mcu_keccak_0/sim-modelsim/core-deps.mk
INFO: Setting up project
INFO: Running pre_build script pre_build_uartdpi
INFO: Running pre_build script pre_build_remote_bitbang
INFO: Running pre_build script pre_patch_modelsim_Makefile
INFO: Building

