Release 13.3 Map O.76xd (lin64)
Xilinx Mapping Report File for Design 'top_tdc'

Design Information
------------------
Command Line   : map -detail -w -timing -ol high syn_tdc.ngd 
Target Device  : xc6slx45t
Target Package : fgg484
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Nov  4 11:42:29 2011

Design Summary
--------------
Number of errors:      0
Number of warnings:    4
Slice Logic Utilization:
  Number of Slice Registers:                 4,925 out of  54,576    9%
    Number used as Flip Flops:               4,902
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               23
  Number of Slice LUTs:                      3,788 out of  27,288   13%
    Number used as logic:                    3,538 out of  27,288   12%
      Number using O6 output only:           2,259
      Number using O5 output only:             346
      Number using O5 and O6:                  933
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   6,408    0%
    Number used exclusively as route-thrus:    250
      Number with same-slice register load:    236
      Number with same-slice carry load:        12
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 1,870 out of   6,822   27%
  Nummber of MUXCYs used:                    1,232 out of  13,644    9%
  Number of LUT Flip Flop pairs used:        6,032
    Number with an unused Flip Flop:         1,417 out of   6,032   23%
    Number with an unused LUT:               2,244 out of   6,032   37%
    Number of fully used LUT-FF pairs:       2,371 out of   6,032   39%
    Number of unique control sets:             209
    Number of slice register sites lost
      to control set restrictions:             650 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       136 out of     296   45%
    Number of LOCed IOBs:                      136 out of     136  100%
    IOB Flip Flops:                             36

Specific Feature Utilization:
  Number of RAMB16BWERs:                        11 out of     116    9%
  Number of RAMB8BWERs:                          1 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  34 out of     376    9%
    Number used as ILOGIC2s:                    14
    Number used as ISERDES2s:                   20
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         8 out of     376    2%
    Number used as IODELAY2s:                    8
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  42 out of     376   11%
    Number used as OLOGIC2s:                    22
    Number used as OSERDES2s:                   20
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      58    5%
  Number of GTPA1_DUALs:                         0 out of       2    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.36

Peak Memory Usage:  934 MB
Total REAL time to MAP completion:  2 mins 28 secs 
Total CPU time to MAP completion:   2 mins 27 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:2548 - The register "spec_aux3_o_1" has the property IOB=TRUE, but
   was not packed into the ILOGIC component. 
WARNING:Pack:2548 - The register "spec_aux5_o_1" has the property IOB=TRUE, but
   was not packed into the ILOGIC component. 
WARNING:Timing:3223 - Timing constraint TS_1035_1 = MAXDELAY FROM TIMEGRP "from_1035_1" TO TIMEGRP "to_1035_0" 20 ns ignored during timing
   analysis.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:LIT:243 - Logical network vc_rdy_i(0)_IBUF has no load.
INFO:LIT:243 - Logical network vc_rdy_i(1)_IBUF has no load.
INFO:LIT:243 - Logical network pll_sdo_i_IBUF has no load.
INFO:LIT:243 - Logical network tdc_in_fpga_5_i_IBUF has no load.
INFO:LIT:243 - Logical network pll_status_i_IBUF has no load.
INFO:LIT:243 - Logical network pll_refmon_i_IBUF has no load.
INFO:LIT:243 - Logical network err_flag_i_IBUF has no load.
INFO:LIT:243 - Logical network p_wr_req_i(0)_IBUF has no load.
INFO:LIT:243 - Logical network p_wr_req_i(1)_IBUF has no load.
INFO:LIT:243 - Logical network tx_error_i_IBUF has no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(127) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(126) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(125) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(124) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(123) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(122) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(121) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(120) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(119) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(118) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(117) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(116) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(115) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(114) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(113) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(112) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(111) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(110) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(109) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(108) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(107) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(106) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(105) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(104) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(103) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(102) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(101) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(100) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(99) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(98) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(97) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(96) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(95) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(94) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(93) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(92) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(91) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(90) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(89) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(88) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(87) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(86) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(85) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(84) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(83) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(82) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(81) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(80) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(79) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(78) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(77) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(76) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(75) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(74) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(73) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(72) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(71) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(70) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(69) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(68) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(67) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(66) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(65) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(64) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(63) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(62) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(61) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(60) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(59) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(58) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(57) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(56) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(55) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(54) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(53) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(52) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(51) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(50) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(49) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(48) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(47) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(46) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(45) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(44) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(43) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(42) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(41) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(40) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(39) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(38) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(37) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(36) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(35) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(34) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(33) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(32) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(31) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(30) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(29) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(28) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(27) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(26) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(25) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(24) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(23) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(22) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(21) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(20) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(19) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(18) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(17) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(16) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(15) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(14) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(13) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(12) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(11) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(10) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(9) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(8) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(7) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(6) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(5) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(4) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(3) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(2) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(1) has
   no load.
INFO:LIT:243 - Logical network circular_buffer_block.memory_block/douta(0) has
   no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/valid has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/full has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<62> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<61> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<60> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<59> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<58> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<57> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<56> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<55> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<54> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<53> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<52> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<51> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/valid has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/full has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/full has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/full has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/full has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/dout<63> has no load.
INFO:LIT:243 - Logical network
   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/dout<62> has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  87 block(s) removed
  37 block(s) optimized away
 219 signal(s) removed
2801 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "circular_buffer_block.memory_block/douta(127)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(126)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(125)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(124)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(123)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(122)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(121)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(120)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(119)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(118)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(117)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(116)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(115)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(114)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(113)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(112)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(111)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(110)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(109)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(108)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(107)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(106)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(105)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(104)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(103)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(102)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(101)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(100)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(99)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(98)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(97)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(96)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(95)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(94)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(93)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(92)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(91)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(90)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(89)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(88)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(87)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(86)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(85)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(84)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(83)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(82)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(81)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(80)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(79)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(78)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(77)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(76)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(75)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(74)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(73)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(72)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(71)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(70)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(69)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(68)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(67)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(66)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(65)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(64)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(63)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(62)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(61)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(60)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(59)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(58)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(57)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(56)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(55)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(54)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(53)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(52)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(51)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(50)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(49)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(48)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(47)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(46)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(45)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(44)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(43)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(42)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(41)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(40)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(39)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(38)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(37)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(36)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(35)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(34)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(33)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(32)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(31)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(30)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(29)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(28)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(27)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(26)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(25)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(24)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(23)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(22)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(21)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(20)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(19)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(18)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(17)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(16)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(15)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(14)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(13)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(12)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(11)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(10)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(9)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(8)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(7)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(6)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(5)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(4)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(3)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(2)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(1)" is sourceless and has
been removed.
The signal "circular_buffer_block.memory_block/douta(0)" is sourceless and has
been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/valid" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/full" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<62>" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<61>" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<60>" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<59>" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<58>" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<57>" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<56>" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<55>" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<54>" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<53>" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<52>" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/dout<51>" is
sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/grhf.rh
f/ram_valid_int_GND_113_o_MUX_12_o" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/grhf.rh
f/ram_valid_d1" (FF) removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/valid" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/prog_full" is
sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/prog_full_i_rstpot" (ROM) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/prog_full_i_rstpot" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/prog_full_i" (FF) removed.
The signal "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/full" is
sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/grhf.
rhf/ram_valid_int_GND_79_o_MUX_12_o" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/grhf.
rhf/ram_valid_d1" (FF) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_cy<3>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_cy<4>" (MUX) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/_n0032" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lutdi4" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lut<4>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad<9>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lut<4>" (ROM) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lutdi4" (ROM) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lut<4>" (ROM) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lut<4>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_cy<4>" (MUX) removed.
    The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_cy<4>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lutdi4" (ROM) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lutdi4" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_cy<2>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_cy<3>" (MUX) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lutdi3" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lut<3>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad<7>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lut<3>" (ROM) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lutdi3" (ROM) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lut<3>" (ROM) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lut<3>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_cy<3>" (MUX) removed.
    The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_cy<3>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lutdi3" (ROM) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lutdi3" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad<8>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_cy<1>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_cy<2>" (MUX) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lutdi2" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lut<2>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad<5>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lut<2>" (ROM) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lutdi2" (ROM) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lut<2>" (ROM) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lut<2>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_cy<2>" (MUX) removed.
    The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_cy<2>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lutdi2" (ROM) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lutdi2" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad<6>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_cy<0>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_cy<1>" (MUX) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lutdi1" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lut<1>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad<3>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lut<1>" (ROM) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lutdi1" (ROM) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lut<1>" (ROM) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lut<1>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_cy<1>" (MUX) removed.
    The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_cy<1>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lutdi1" (ROM) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lutdi1" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad<4>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lutdi" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_cy<0>" (MUX) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lut<0>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad<1>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lut<0>" (ROM) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar__n0032_lutdi" (ROM) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lut<0>" (ROM) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lut<0>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_cy<0>" (MUX) removed.
    The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_cy<0>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lutdi" (ROM) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Mcompar_n0005_lutdi" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad<2>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<8>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_xor<9>" (XOR) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/n0025<9>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad_9" (FF) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<9>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<7>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_xor<8>" (XOR) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/n0025<8>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad_8" (FF) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<8>" (MUX) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<8>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<6>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_xor<7>" (XOR) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/n0025<7>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad_7" (FF) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<7>" (MUX) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<7>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<5>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_xor<6>" (XOR) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/n0025<6>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad_6" (FF) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<6>" (MUX) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<6>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<4>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_xor<5>" (XOR) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/n0025<5>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad_5" (FF) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<5>" (MUX) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<5>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<3>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_xor<4>" (XOR) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/n0025<4>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad_4" (FF) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<4>" (MUX) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<4>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<2>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_xor<3>" (XOR) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/n0025<3>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad_3" (FF) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<3>" (MUX) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<3>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<1>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_xor<2>" (XOR) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/n0025<2>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad_2" (FF) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<2>" (MUX) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<2>" is sourceless and has been removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<0>" is sourceless and has been removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_xor<1>" (XOR) removed.
  The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/n0025<1>" is sourceless and has been removed.
   Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/diff_pntr_pad_1" (FF) removed.
 Sourceless block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<1>" (MUX) removed.
The signal
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<1>" is sourceless and has been removed.
The signal "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/full" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/full" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/full" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/dout<63>" is
sourceless and has been removed.
The signal "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/dout<62>" is
sourceless and has been removed.
Unused block
"gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas
.wsts/ram_full_i" (FF) removed.
Unused block "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/GND" (ZERO)
removed.
Unused block "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/VCC" (ONE)
removed.
Unused block
"gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas
.wsts/ram_full_i" (FF) removed.
Unused block "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/GND" (ZERO)
removed.
Unused block "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/VCC" (ONE)
removed.
Unused block
"gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.wsts/ram_full_i" (FF) removed.
Unused block "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/GND" (ZERO)
removed.
Unused block "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/VCC" (ONE)
removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/grhf.rh
f/Mmux_ram_valid_int_GND_113_o_MUX_12_o11" (ROM) removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
Unused block "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/GND" (ZERO)
removed.
Unused block "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/VCC" (ONE)
removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/grhf.
rhf/Mmux_ram_valid_int_GND_79_o_MUX_12_o11" (ROM) removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_cy<0>" (MUX) removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<1>" (ROM) removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<2>" (ROM) removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<3>" (ROM) removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<4>" (ROM) removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<5>" (ROM) removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<6>" (ROM) removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<7>" (ROM) removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<8>" (ROM) removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
gpf.wrpf/Madd_n0025_lut<9>" (ROM) removed.
Unused block
"gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.
wsts/ram_full_i" (FF) removed.
Unused block "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/GND" (ZERO)
removed.
Unused block "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/VCC" (ONE)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		GND
VCC 		VCC
GND 		circular_buffer_block.memory_block/XST_GND
LUT4
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar__n0032_lutdi2
   optimized to 0
LUT4
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar__n0032_lutdi3
   optimized to 0
LUT2
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar__n0032_lutdi4
   optimized to 0
LUT4
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar_n0005_lutdi2
   optimized to 0
LUT4
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar_n0005_lutdi3
   optimized to 0
LUT2
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar_n0005_lutdi4
   optimized to 0
GND 		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/XST_GND
VCC 		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/XST_VCC
LUT4
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar__n0032_lutdi2
   optimized to 0
LUT4
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar__n0032_lutdi3
   optimized to 0
LUT2
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar__n0032_lutdi4
   optimized to 0
LUT4
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar_n0005_lutdi2
   optimized to 0
LUT4
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar_n0005_lutdi3
   optimized to 0
LUT2
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar_n0005_lutdi4
   optimized to 0
GND 		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/XST_GND
VCC 		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/XST_VCC
LUT4
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gw
as.gpf.wrpf/Mcompar__n0032_lutdi2
   optimized to 0
LUT4
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gw
as.gpf.wrpf/Mcompar__n0032_lutdi3
   optimized to 0
LUT2
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gw
as.gpf.wrpf/Mcompar__n0032_lutdi4
   optimized to 0
LUT4
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gw
as.gpf.wrpf/Mcompar_n0005_lutdi2
   optimized to 0
LUT4
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gw
as.gpf.wrpf/Mcompar_n0005_lutdi3
   optimized to 0
LUT2
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gw
as.gpf.wrpf/Mcompar_n0005_lutdi4
   optimized to 0
GND 		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/XST_GND
VCC 		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/XST_VCC
LUT4
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.g
pf.wrpf/Mcompar__n0032_lutdi2
   optimized to 0
LUT4
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.g
pf.wrpf/Mcompar__n0032_lutdi3
   optimized to 0
LUT2
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.g
pf.wrpf/Mcompar__n0032_lutdi4
   optimized to 0
LUT4
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.g
pf.wrpf/Mcompar_n0005_lutdi2
   optimized to 0
LUT4
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.g
pf.wrpf/Mcompar_n0005_lutdi3
   optimized to 0
LUT2
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.g
pf.wrpf/Mcompar_n0005_lutdi4
   optimized to 0
GND 		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/XST_GND
VCC 		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/XST_VCC
GND 		gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/XST_GND
VCC 		gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_1/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_12/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_23/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_34/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_45/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_56/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_67/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_78/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_89/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_100/MUX
CY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_1/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_12/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_23/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_34/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_45/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_56/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_67/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_78/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_89/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_100/MUX
CY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_0/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_1/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_2/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_3/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_4/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_5/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_6/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_7/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_8/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_9/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_10/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_11/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_12/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_13/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_14/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_15/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_16/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_17/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_18/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_19/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_20/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_21/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_22/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_23/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_0/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_1/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_2/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_3/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_4/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_5/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_6/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_7/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_8/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_9/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_10/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_11/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_12/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_13/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_14/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_15/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_16/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_17/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_18/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_19/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_20/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_21/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_22/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_23/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_24/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_25/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_26/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_27/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_28/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_29/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_30/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_0/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_1/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_2/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_3/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_4/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_5/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_6/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_7/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_8/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_9/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_10/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_11/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_12/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_13/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_14/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_15/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_16/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_17/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_18/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_19/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_20/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_21/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_22/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_23/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_24/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_25/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_26/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_27/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_28/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_29/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_30/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_0/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_1/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_2/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_3/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_4/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_5/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_6/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_7/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_8/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_9/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_10/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_11/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_12/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_13/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_14/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_15/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_16/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_17/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_18/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_19/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_20/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_21/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_22/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2_cry_23/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_cry_1/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_cry_2/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_cry_3/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_cry_4/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_cry_5/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_cry_6/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_cry_7/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_cry_8/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_cry_9/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_cry_10/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_bit_index_2_cry_0/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_bit_index_2_cry_1/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_bit_index_2_cry_2/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_byte_index_cry_0/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_byte_index_cry_1/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_byte_index_cry_2/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_byte_index_cry_3/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_byte_index_cry_4/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_byte_index_cry_5/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_0/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_1/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_2/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_3/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_4/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_5/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_6/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_7/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_8/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_9/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_10/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_11/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_12/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_13/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_14/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_15/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_16/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_17/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_18/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_19/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_20/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_21/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_22/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_23/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_24/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_25/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_26/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_27/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_28/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_29/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un1_wr_pointer_cry_30/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_2/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_3/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_4/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_5/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_6/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_7/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_8/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_9/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_10/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_11/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_12/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_13/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_14/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_15/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_16/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_17/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_18/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_19/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_20/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_21/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_22/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_23/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_24/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_25/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_26/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_27/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_28/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_29/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_30/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_2/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_3/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_4/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_5/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_6/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_7/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_8/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_9/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_10/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_11/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_12/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_13/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_14/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_15/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_16/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_17/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_18/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_19/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_20/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_21/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_22/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_23/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_24/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_25/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_26/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_27/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_28/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_29/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_30/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[0]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[1]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[2]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[3]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[4]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[5]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[6]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[7]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[8]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[9]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[10]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[11]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[12]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[13]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[14]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[15]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[16]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[17]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[18]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[19]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[20]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[21]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[22]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[23]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[24]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[25]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[26]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[27]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[28]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[29]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_cry[30]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[0]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[1]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[2]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[3]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[4]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[5]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[6]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[7]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[8]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[9]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[10]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[11]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[12]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[13]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[14]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[15]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[16]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[17]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[18]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[19]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[20]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[21]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[22]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[23]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[24]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[25]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[26]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[27]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[28]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[29]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_cry[30]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[0]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[1]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[2]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[3]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[4]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[5]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[6]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[7]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[8]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[9]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[10]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[11]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[12]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[13]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[14]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[15]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[16]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[17]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[18]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[19]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[20]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[21]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[22]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[23]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[24]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[25]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[26]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[27]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[28]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[29]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_cry[30]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[1]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[2]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[3]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[4]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[5]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[6]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[7]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[8]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[9]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[10]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[11]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[12]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[13]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[14]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[15]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[16]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[17]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[18]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[19]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[20]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[21]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[22]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[23]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[24]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[25]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[26]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[27]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[28]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[29]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_cry[30]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[0]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[1]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[2]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[3]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[4]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[5]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[6]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[7]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[8]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[9]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[10]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[11]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[12]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[13]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[14]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[15]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[16]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[17]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[18]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[19]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[20]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[21]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[22]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[23]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[24]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[25]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[26]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[27]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[28]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[29]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.value_cry[30]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[0]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[0]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[0]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[0]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[1]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[2]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[3]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[4]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[5]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[6]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[7]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[8]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[9]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[10]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[11]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[12]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[13]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[14]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[15]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[16]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[17]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[18]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[19]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[20]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[21]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[22]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[23]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[24]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[25]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[26]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[27]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[28]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[29]/MUXCY_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_cry[30]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[0]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[1]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[2]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[3]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[4]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[5]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[6]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[7]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[8]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[9]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[10]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[11]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[12]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[13]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[14]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[15]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[16]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[17]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[18]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[19]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[20]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[21]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[22]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[23]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[24]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[25]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[26]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[27]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[28]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[29]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_cry[30]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[0]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[1]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[2]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[3]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[4]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[5]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[6]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[7]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[8]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[9]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[10]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[11]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[12]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[13]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[14]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[15]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[16]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[17]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[18]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[19]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[20]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[21]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[22]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[23]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[24]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[25]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[26]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[27]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[28]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[29]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_cry[30]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[29]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[30]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[29]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[30]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[0]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[29]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[30]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[29]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[30]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[0]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[1]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[2]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[3]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[4]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[5]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[6]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[7]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[8]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[9]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[10]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[11]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[12]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[13]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[14]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[15]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[16]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[17]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[18]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[19]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[20]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[21]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[22]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[23]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[24]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[25]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[26]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[27]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[28]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[29]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[30]/MUXCY_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_cry[0]/MUXCY_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_cry[1]/MUXCY_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_cry[2]/MUXCY_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_cry[3]/MUXCY_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_cry[4]/MUXCY_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_cry[5]/MUXCY_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_cry[6]/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_0/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_1/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_2/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_3/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_4/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_5/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_6/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_7/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_8/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_9/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_10/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_11/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_12/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_13/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_14/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_15/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_16/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_17/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_18/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_19/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_20/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_21/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_22/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_23/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_24/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_25/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_26/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_27/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_28/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_29/MUXCY_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decount.value_6_cry_30/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_0/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_1/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_2/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_3/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_4/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_5/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_6/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_7/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_8/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_9/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_10/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_11/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_12/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_13/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_14/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_15/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_16/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_17/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_18/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_19/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_20/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_21/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_22/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_23/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_24/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_25/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_26/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_27/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_28/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_29/MUXCY_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decount.value_6_cry_30/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_7/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_8/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_9/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_10/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_11/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_12/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_13/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_14/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_15/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_16/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_17/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_18/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_19/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_20/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_21/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_22/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_23/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_24/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_25/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_26/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_27/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_28/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_29/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_30/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_2/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_3/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_4/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_5/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_6/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_7/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_8/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_9/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_10/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_11/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_12/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_13/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_14/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_15/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_16/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_17/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_18/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_19/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_20/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_21/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_22/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_23/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_24/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_25/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_26/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_27/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_28/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_29/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_30/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_0/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_1/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_2/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_4/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_5/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_6/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_8/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_9/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_10/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_12/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_13/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_14/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_16/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_17/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_18/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_o2/LUT2_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_0_a
2_27_0_1/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.un9_l2p_dma_current_statelto
29_0_0_a2_0_1_0/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_target_cnt.un1_dma_length_cnt_0_2/LU
T2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.un17_p2l_dma_current_statel
to29_0_2/LUT2_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIFPV5[13]/LUT2_L_BUF
LOCALBUF 		data_formatting_block.pointer_update.un37_mem_cyc_5/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_RNIHAH[13]/LUT2_L_BUF
LOCALBUF 		m30_e_0_2/LUT2_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[20]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[14]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[2]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[3]/LUT3_L_BUF
LOCALBUF 		data_engine_block.acam_config_rdbk_5_RNI9H89[9]/LUT3_L_BUF
LOCALBUF 		data_engine_block.acam_config_rdbk_5_RNI7D89[8]/LUT3_L_BUF
LOCALBUF 		data_engine_block.acam_config_rdbk_5_RNIF38B[16]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[1]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[7]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[30]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[31]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[22]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[17]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[10]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[11]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[0]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[26]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[29]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[27]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[23]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[24]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[4]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[18]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[19]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[13]/LUT3_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2[5]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.un9_l2p_dma_current_statelto
29_0_0_a2_0_21_1_3/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_25_0_a2_4_1/
LUT4_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.un1_reset_1_i_a2_0_3/LUT4_L_BUF
LOCALBUF 		reg_control_block.in_en_ctrl_RNIBO9J[29]/LUT6_L_BUF
LOCALBUF 		reg_control_block.in_en_ctrl_RNI3MVJ[9]/LUT6_L_BUF
LOCALBUF 		reg_control_block.in_en_ctrl_RNIKV6J[21]/LUT6_L_BUF
LOCALBUF 		reg_control_block.in_en_ctrl_RNIRN7J[25]/LUT6_L_BUF
LOCALBUF 		reg_control_block.un1_acam_config_04_5_0_lut6_2_RNO/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[2]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[20]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[18]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[20]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[18]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[15]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[6]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[6]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[14]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[3]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[2]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[3]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[2]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[20]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[18]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[3]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[13]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_31_RNO_0[26]/LUT6_L_BUF
LOCALBUF 		reg_control_block.in_en_ctrl_RNIVLVJ[8]/LUT6_L_BUF
LOCALBUF 		reg_control_block.in_en_ctrl_RNIR78J[16]/LUT6_L_BUF
LOCALBUF 		reg_control_block.un1_acam_config_04_11_3_lut6_2_RNO/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[1]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[0]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[1]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[1]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[10]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[28]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[28]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[27]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[23]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[24]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[19]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[13]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[7]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[5]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[31]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[30]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[22]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[17]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[10]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[0]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[22]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[17]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_23[4]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[10]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[0]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[22]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[27]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[27]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[24]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[24]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[17]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19[13]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.un12_eop_i_0_0/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_RNI2SP51[13]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_22[31]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.un17_p2l_dma_current_statel
to9_i_a2/LUT6_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.count_done_RNO_0/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_27[6]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_26[14]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_26[5]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_14_i_m12_lut6_2_RNIP34F1[21]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_27[28]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_26[23]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_26[7]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_26[30]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_26[4]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_26[26]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_26[19]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_ns_0_i_0_a2_2_0[
6]/LUT6_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.un1_reset_1_i_a2_3_4/LUT6_L_BUF
LOCALBUF 		csr_adr_keep_RNIHLHA1[2]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_25[15]/LUT5_L_BUF
LOCALBUF 		csr_adr_keep_RNIQL693[2]/LUT6_L_BUF
LOCALBUF 		csr_adr_keep_RNI6CVC3[2]/LUT6_L_BUF
LOCALBUF 		csr_adr_keep_RNICHRG3[2]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_2_RNI7AKJ2[12]/LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[18]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[20]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[2]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[3]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_19_RNI5V261[11]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[1]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[23]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[24]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[19]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[13]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[7]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[5]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[0]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[30]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[10]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[22]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[17]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[4]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[26]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[27]/LUT5_L_BUF
LOCALBUF 		data_engine_block.engine_stsr_1/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_done_irqe_lut6_2_RNO/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_25_0_o2_1_1/
LUT6_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[14]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_30[6]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_20_RNIHHQH1[29]/LUT5_L_BUF
LOCALBUF 		csr_adr_keep_RNI8EFN4[1]/LUT5_L_BUF
LOCALBUF 		csr_adr_keep_RNIV4653[1]/LUT5_L_BUF
LOCALBUF 		csr_adr_keep_RNIDK7R4[1]/LUT5_L_BUF
LOCALBUF 		csr_adr_keep_RNI6VU65[1]/LUT5_L_BUF
LOCALBUF 		csr_adr_keep_RNI57M94[1]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_30[28]/LUT5_L_BUF
LOCALBUF 		reg_control_block.reg_dat_o_29[31]/LUT5_L_BUF
LOCALBUF 		reg_control_block.clear_ctrl_regc_2_0_0/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.un1_ldm_arb_dframe_o_0_sqmuxa_6_0_0/LU
T6_L_BUF
LOCALBUF 		data_engine_block.dat_o_0_iv_0_a2_2[1]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_start_p2l_oe_lut6_2_RNO/LUT6_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_start_l2p_oe_lut6_2_RNO/LUT6_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.next_item_valid_oe_RNO/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.un1_pdm_arb_dframe_o_0_sqmuxa_0_i_a2_0
_lut6_2_RNO/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.data_fifo_rde_RNO/LUT5_L_BUF
LOCALBUF 		un1_mem_pipe_cyc_19/LUT6_L_BUF
LOCALBUF 		clks_rsts_mgment.general_poreset.count_done_RNO_0/LUT5_L_BUF
LOCALBUF 		un1_mem_pipe_cyc_0_0_0/LUT5_L_BUF
LOCALBUF 		start_retrigger_block.retrig_period_counter.count_done_r/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNICNB[1]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIDRB[2]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIEVB[3]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIF3C[4]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIG7C[5]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIHBC[6]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIIFC[7]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIJJC[8]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIKNC[9]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIKSV2[10]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNILSV2[11]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIMSV2[12]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNINSV2[13]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIOSV2[14]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIPSV2[15]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIQSV2[16]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIRSV2[17]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNISSV2[18]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNITSV2[19]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIN003[20]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIO003[21]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIP003[22]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIQ003[23]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIR003[24]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIS003[25]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIT003[26]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIU003[27]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIV003[28]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNI0103[29]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_RNIQ403[30]/LUT1_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.value_s_RNO[31]/LUT1_L_BUF
LOCALBUF 		reg_control_block.clear_ctrl_regc/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_st_RNO[7]/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_stc_0/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_st_RNO[2]/LUT5_L_BUF
LOCALBUF 		data_engine_block.engine_st_RNO[1]/LUT5_L_BUF
LOCALBUF 		data_engine_block.engine_st_RNO[0]/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_st_RNO[9]/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_st_RNO[8]/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_pointerc/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_pointerc_0/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_pointerc_1/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_pointerc_2/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_pointerc_3/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_pointerc_4/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_pointerc_5/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_pointerc_6/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.count_donec/LUT6_L_BUF
LOCALBUF 		circular_buffer_block.wb_pipelined_st_RNO[0]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.count_donec/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.count_donec/LUT4_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_1058_b0/LUT5_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_1056_b0/LUT5_L_BUF
LOCALBUF 		one_second_block.local_utc_1055_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1054_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1053_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1052_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1051_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1050_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1049_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1048_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1047_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1046_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1045_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1044_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1043_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1042_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1041_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1040_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1039_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1038_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1037_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1036_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1035_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1034_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1033_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1032_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1031_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1030_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1029_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1028_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1027_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1026_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1025_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1024_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_959_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_958_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_957_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_956_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_955_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_954_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_953_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_952_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_951_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_950_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_949_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_948_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_947_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_946_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_945_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_944_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_943_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_942_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_941_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_940_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_939_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_938_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_937_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_936_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_935_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_934_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_933_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_932_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_931_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_930_b0/LUT3_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_865_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_864_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_863_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_862_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_861_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_860_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_859_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_858_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_857_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_856_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_855_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_854_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_853_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_852_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_851_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_850_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_849_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_848_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_847_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_846_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_845_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_844_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_843_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_842_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_841_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_840_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_839_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_838_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_837_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_836_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_835_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.value_834_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_833_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_832_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_831_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_830_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_829_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_828_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_827_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_826_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_825_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_824_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_823_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_822_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_821_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_820_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_819_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_818_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_817_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_816_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_815_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_814_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_813_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_812_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_811_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_810_b0/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_809_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_808_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_807_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_806_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_805_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_804_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_803_m1/LUT2_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.value_802_m1/LUT2_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[31]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[30]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[29]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[28]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[27]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[26]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[25]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[24]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[23]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[22]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[21]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[20]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[19]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[18]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[17]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[16]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[15]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[14]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[13]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[12]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[11]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[10]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[9]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[8]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[7]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[6]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[5]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[4]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[3]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[2]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[1]/LUT6_L_BUF
LOCALBUF 		tdc_led_blink_counter.value_lm_0[0]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_lm_0[10]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_lm_0[9]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_lm_0[8]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_lm_0[7]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_lm_0[6]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_lm_0[5]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_lm_0[4]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_lm_0[3]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_lm_0[1]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[5]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[4]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[3]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[2]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[1]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[0]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[29]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[28]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[27]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[26]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[25]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[24]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[23]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[22]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[21]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[20]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[19]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[18]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[17]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[16]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[15]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[14]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[13]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[12]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[11]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[10]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[9]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[8]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[7]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[6]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[5]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[4]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[3]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[2]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[1]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[0]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[29]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[28]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[27]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[26]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[25]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[24]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[23]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[22]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[21]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[20]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[19]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[18]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[17]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[16]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[15]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[14]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[13]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[12]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[11]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[10]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[9]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[8]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[7]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[6]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[5]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[4]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[3]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[2]/LUT4_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[31]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[30]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[29]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[28]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[27]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[26]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[25]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[24]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[23]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[22]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[21]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[20]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[19]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[18]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[17]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[16]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[15]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[14]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[13]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[12]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[11]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[10]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[9]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[8]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[7]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[6]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[5]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[4]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[3]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[2]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.value_lm_0[1]/LUT2_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[31]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[30]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[29]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[28]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[27]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[26]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[25]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[24]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[23]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[22]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[21]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[20]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[19]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[18]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[17]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[16]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[15]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[14]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[13]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[12]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[11]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[10]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[9]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[8]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[7]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[6]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[5]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[4]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[3]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[2]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[1]/LUT3_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.value_lm_0[0]/LUT3_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[31]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[30]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[29]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[28]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[27]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[26]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[25]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[24]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[23]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[22]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[21]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[20]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[19]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[18]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[17]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[16]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[15]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[14]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[13]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[12]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[11]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[10]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[9]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[8]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[7]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[6]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[5]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[4]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[3]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[2]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[1]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.value_lm_0[0]/LUT6_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[31]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[30]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[29]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[28]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[27]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[26]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[25]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[24]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[23]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[22]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[21]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[20]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[19]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[18]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[17]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[16]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[15]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[14]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[13]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[12]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[11]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[10]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[9]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[8]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[7]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[6]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[5]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[4]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[3]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[2]/LUT2_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.value_lm_0[1]/LUT2_L_BUF
LOCALBUF 		spec_led_red_RNO/LUT3_L_BUF
LOCALBUF 		data_formatting_block.dacapo_flag_e/LUT6_L_BUF
LOCALBUF 		reg_control_block.control_register_5[10]/LUT2_L_BUF
LOCALBUF 		reg_control_block.control_register_5[8]/LUT2_L_BUF
LOCALBUF 		reg_control_block.control_register_5[7]/LUT2_L_BUF
LOCALBUF 		reg_control_block.control_register_5[6]/LUT2_L_BUF
LOCALBUF 		reg_control_block.control_register_5[5]/LUT2_L_BUF
LOCALBUF 		reg_control_block.control_register_5[4]/LUT2_L_BUF
LOCALBUF 		reg_control_block.control_register_5[3]/LUT2_L_BUF
LOCALBUF 		reg_control_block.control_register_5[2]/LUT2_L_BUF
LOCALBUF 		reg_control_block.control_register_5[1]/LUT2_L_BUF
LOCALBUF 		reg_control_block.control_register_5[0]/LUT2_L_BUF
LOCALBUF 		spec_led_blink_counter.decount.un14_value_0_a3/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_valid_t_4/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_dframe_t_4/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_8/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_7/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_6/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_5/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_4/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_3/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_23/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_22/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_21/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_20/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_19/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_18/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_17/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_16/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_15/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_14/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_13/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_12/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_11/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_10/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_9/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_31/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_30/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_29/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_28/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_27/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_26/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_25/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_24/LUT4_L_B
UF
LOCALBUF 		gnum_interface_block.cmp_p2l_decode32.master_cpld_RNO/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_decode32.master_cpln_RNO/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_decode32.target_mrd_RNO/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_decode32.target_mwr_RNO/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_RNO[4]/LUT6_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[5]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[4]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[3]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[2]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[1]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[0]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[20]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[19]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[18]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[17]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[16]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[15]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[14]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[13]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[12]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[11]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[10]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[9]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[8]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[7]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[6]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[29]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[28]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[27]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[26]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[25]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[24]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[23]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[22]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[21]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.l2p_64b_address_RNO/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[31]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[30]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[29]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[28]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[27]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[26]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[25]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[24]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[23]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[22]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[21]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[20]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[19]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[18]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[17]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[16]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[15]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[14]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[13]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[12]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[9]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[8]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[7]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[6]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[5]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[4]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[3]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[2]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[1]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[0]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.un17_p2l_dma_current_statel
to29/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[9]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[8]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[7]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[6]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[5]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[4]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[3]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[2]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[1]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[0]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_RNO[1]/LUT6_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_ns_i_i_0[5]/LUT5
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_ns_0_0_0[2]/LUT6
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_RNO[7]/LUT6_L_BU
F
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[6]/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[5]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i[4]/LUT5_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i[3]/LUT5_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i[2]/LUT5_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i[1]/LUT5_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i[0]/LUT5_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[21]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[20]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[19]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[18]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[17]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[16]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[15]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[14]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[13]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[12]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i[11]/LUT5_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i[10]/LUT5_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i[9]/LUT5_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i[8]/LUT5_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i[7]/LUT5_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[29]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4[28]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4[27]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[26]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[25]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[24]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[23]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[22]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_21/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_20/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_19/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_18/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_17/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_16/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_15/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_14/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_13/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_12/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_11/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_10/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_9/LUT4_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_8/LUT4_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_31/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_30/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_29/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_28/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_27/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_26/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_25/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_24/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_23/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_22/LUT4_
L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.l2p_64b_address_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_target_cnt.un1_addr_fifo_full/LUT5_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.un9_l2p_dma_current_statelto
29_0_0_a2/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[31]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[30]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[29]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[28]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[27]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[26]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[25]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[24]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[23]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[22]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[21]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[20]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[19]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[18]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[17]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[16]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[15]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[14]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[13]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[12]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[11]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[10]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[9]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[8]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[7]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[6]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[5]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[4]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[3]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[2]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[1]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[0]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_header_RNO[5]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_data_cnt_6_0_a2_0[4]/LUT
6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_data_cnt_6_0_a2_0[3]/LUT
6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_data_cnt_6_0_0_a2_0[2]/L
UT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_data_cnt_6_0_a2_0[1]/LUT
6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_data_cnt_6_0_a2_0[0]/LUT
6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.un1_ldm_arb_req_o_0_sqmuxa_0_s_0/LUT6_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_22_i/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_RNO[4]/LUT6_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_RNO[5]/LUT6_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_RNO[6]/LUT6_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_RNO[0]/LUT5_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_ns_0_i_i[5]/LUT
6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_r
wsel_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_rws
el_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_
rwsel_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_
rwsel_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_rwse
l_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_rw
sel_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rw
sel_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_rws
el_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_l
w_RNO/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_l
w_read_in_progress_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_l
w_RNO/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_
RNO/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_
lw_RNO/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_
lw_RNO/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_R
NO/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw
_RNO/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[31]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[30]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[29]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[28]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[27]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[26]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[25]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[24]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[23]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[22]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[21]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[20]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[19]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[18]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[17]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[16]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[15]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[14]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[13]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[12]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[11]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[10]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[9]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[8]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[7]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[6]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[5]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[4]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[3]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[2]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[1]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[0]/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_dma_controller.dma_ctrl_abort_o_e/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[31]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[30]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[29]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[28]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[27]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[26]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[25]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[24]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[23]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[22]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[21]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[20]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[19]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[18]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[17]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[16]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[15]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[14]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[13]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[12]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[11]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[10]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[9]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[8]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[7]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[6]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[5]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[4]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[3]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4_i_m4[2]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4[1]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_attrib_reg_4[0]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[31]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[30]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[29]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[28]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[27]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[26]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[25]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[24]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[23]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[22]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[21]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[20]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[19]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[18]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[17]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[16]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[15]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4[14]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m2[13]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m2[12]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m2[11]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m4[10]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m4[9]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m4[8]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m4[7]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m4[6]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m4[5]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m4[4]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m4[3]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m4[2]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m4[1]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_cstart_reg_4_i_m4[0]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[31]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[30]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[29]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[28]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[27]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[26]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[25]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[24]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[23]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[22]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4_i_m2[21]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4_i_m2[20]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4_i_m2[19]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[18]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[17]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[16]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[15]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[14]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[13]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[12]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[11]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[10]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[9]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[8]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[7]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[6]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[5]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[4]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[3]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[2]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[1]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4_i_m2[0]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[31]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[30]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[29]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[28]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[27]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[26]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[25]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[24]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[23]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[22]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[21]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[20]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[19]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[18]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[17]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[16]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[15]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[14]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[13]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[12]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[11]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[10]/LUT3
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[9]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4_i_m2[8]/LUT3_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4[7]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4[6]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4[5]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4[4]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4[3]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4[2]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4[1]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstartl_reg_4[0]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[31]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[30]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[29]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[28]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[27]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[26]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[25]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4_i_m2[24]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4_i_m2[23]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4_i_m2[22]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4_i_m2[21]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[20]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[19]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[18]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[17]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[16]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[15]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[14]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[13]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[12]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[11]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[10]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[9]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[8]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[7]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[6]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[5]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[4]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4[3]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4_i_m2[2]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4_i_m2[1]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_len_reg_4_i_m2[0]/LUT3_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4_i_m2[31]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4_i_m2[30]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4_i_m2[29]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4_i_m2[28]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[27]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[26]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[25]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[24]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[23]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[22]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[21]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[20]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[19]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[18]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[17]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[16]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[15]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[14]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[13]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[12]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[11]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4_i_m2[10]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[9]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[8]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[7]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[6]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[5]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[4]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[3]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[2]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[1]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nexth_reg_4[0]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[31]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[30]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[29]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[28]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[27]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[26]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[25]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[24]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[23]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[22]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[21]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[20]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[19]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[18]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[17]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[16]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[15]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[14]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[13]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[12]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[11]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[10]/LUT3_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[9]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[8]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[7]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[6]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[5]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[4]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[3]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[2]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[1]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4_i_m2[0]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_h_o_4_i_m2[31
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_h_o_4_i_m2[30
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_h_o_4_i_m2[29
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[28]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[27]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[26]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[25]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[24]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[23]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[22]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[21]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[20]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[19]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_h_o_4_i_m2[18
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_h_o_4_i_m2[17
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_h_o_4_i_m2[16
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[15]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[14]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[13]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[12]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[11]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[10]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[9]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[8]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[7]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[6]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[5]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[4]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[3]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[2]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[1]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o_RNO[0]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[31
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[30
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[29
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[28
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[27
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[26
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[25
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[24
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[23
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[22
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[21
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[20
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[19
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[18
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[17
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[16
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[15
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[14
]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o_RNO[13]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o_RNO[12]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o_RNO[11]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o_RNO[10]/LUT3_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o_RNO[9]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o_RNO[8]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o_RNO[7]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o_RNO[6]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o_RNO[5]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o_RNO[4]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o_RNO[3]/LUT3_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[2]
/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[1]
/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_fsm.dma_ctrl_host_addr_l_o_4_i_m2[0]
/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[31]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[30]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[29]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[27]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[26]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[25]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[23]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[22]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[21]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[20]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[19]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[17]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[16]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[15]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[14]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[13]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[12]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[11]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[10]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[9]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[8]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[7]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o_RNO[3]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.s_wb_ack_muxed/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.wishbone_current_state_ns_1_0_.m3/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.l2p_read_cpl_current_state_ns_0_a2_i_0[1]/
LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.l2p_read_cpl_current_state_RNO[0]/LUT6_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_185_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_186_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_187_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_188_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_189_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_190_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_191_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_192_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_177_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_55_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_56_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_57_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_58_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_59_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_60_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_61_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_62_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_178_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_179_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_180_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_181_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_182_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_183_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_184_i/LU
T5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_63_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_48_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_49_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_50_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_51_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_52_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_53_i/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_54_i/LUT
5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.to_wb_fifo_rd_e/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wb_cyc_t_e/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[31]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[30]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[29]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[28]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[27]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[26]/LUT3_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[25]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[24]/LUT3_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[23]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[22]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[21]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[20]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[19]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[18]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[17]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[16]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[15]/LUT3_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[14]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[13]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[12]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[11]/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[10]/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[9]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[8]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[7]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[6]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[5]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[4]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[3]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[2]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[1]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o_RNO[0]/LUT3_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.from_wb_fifo_rd_RNO/LUT1_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.busyd_RNO/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.state_3_sqmuxa_0_a4/LUT3_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.state_ns_i[3]/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.state_ns_i[2]/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.state_ns_a4[1]/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.state_RNO[8]/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.counter_3[11]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.counter_3[0]/LUT2_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.cal_clk_e/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.rst_clk_e/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.enable_e/LUT2_L_BUF
LOCALBUF 		clks_rsts_mgment.pll_init_st_i_RNO[4]/LUT3_L_BUF
LOCALBUF 		clks_rsts_mgment.pll_init_st_RNO[1]/LUT5_L_BUF
LOCALBUF 		clks_rsts_mgment.pll_init_st_RNO[2]/LUT5_L_BUF
LOCALBUF 		clks_rsts_mgment.pll_init_st_RNO[3]/LUT6_L_BUF
LOCALBUF 		clks_rsts_mgment.bit_index_RNO[3]/LUT5_L_BUF
LOCALBUF 		clks_rsts_mgment.bit_index_RNO[2]/LUT5_L_BUF
LOCALBUF 		clks_rsts_mgment.bit_index_RNO[0]/LUT5_L_BUF
LOCALBUF 		clks_rsts_mgment.general_poreset.count_done_RNO/LUT6_L_BUF
LOCALBUF 		acam_data_block.acam_data_st_i_RNO[6]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.waitingfor_refclk_RNO/LUT5_L_BUF
LOCALBUF 		one_second_block.clock_periods_counter.count_done_RNO/LUT6_L_BUF
LOCALBUF 		data_engine_block.data_config_decoding.acam_data_wr66_0/LUT6_L_BUF
LOCALBUF 		clks_rsts_mgment.pll_init_st_RNO_0[3]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[30]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[31]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[24]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[23]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[27]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[26]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[25]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[22]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[21]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[20]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[19]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[18]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[0]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[29]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[28]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[17]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[1]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[15]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[9]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[6]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[8]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[4]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[16]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[14]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[13]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[11]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[10]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[7]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[5]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[3]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[12]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[2]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[2]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[1]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[0]/LUT5_L_BUF
LOCALBUF 		m70_7/MUXCY_L_BUF
LOCALBUF 		m70_9/MUXCY_L_BUF
LOCALBUF 		m70_11/MUXCY_L_BUF
LOCALBUF 		m70_13/MUXCY_L_BUF
LOCALBUF 		m70_15/MUXCY_L_BUF
LOCALBUF 		m70_17/MUXCY_L_BUF
LOCALBUF 		m70_19/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_fast_RNO[7]/LUT6
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_7_rep1_RNO/LUT6_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_7_rep2_RNO/LUT6_
L_BUF
LOCALBUF
		data_formatting_block.pointer_update.un37_mem_cyc_3_0_RNIT54P/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_dma_controller.dma_statuse[2]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_r
wsel_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg_11_
0[0]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_ns_0_a3_0_a2_0_
a2[3]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_RNO[2]/LUT6_L_B
UF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.data_fifo_rde/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_ctrl_done_oe_mb/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_req_oe/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_valid_o_RNO/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_req_o_RNO/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.next_item_valid_oe/LUT3_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_dframe_o_e/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_RNO[3]/LUT6_L_BU
F
LOCALBUF 		gnum_interface_block.cmp_p2l_decode32.p2l_addr_cyclee/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[20]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[21]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[22]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[23]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[24]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[25]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[26]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[27]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[28]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[29]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[30]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[31]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[5]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[6]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[7]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[8]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[9]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[10]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[11]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[12]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[13]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[14]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[15]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[16]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[17]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[18]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[19]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[0]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[1]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[2]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[3]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[4]/LUT6_L_BUF
LOCALBUF 		reg_control_block.control_register_e[9]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[0]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[6]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[7]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[8]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[9]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[10]/LUT6_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_1057_b0/LUT6_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_1059_b0/LUT6_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_1060_m1/LUT6_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_1061_m1/LUT4_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_1062_m1/LUT4_L_BUF
LOCALBUF 		data_engine_block.config_adr_counter_1063_m1/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_st_ns_0_i[0]/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_stc/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_st_RNO[4]/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_st_RNO[3]/LUT6_L_BUF
LOCALBUF 		data_formatting_block.acam_data_slicing.acam_fifo_ef_6/LUT5_L_BUF
LOCALBUF 		reg_control_block.csr_interface.reg_ack_4/LUT6_L_BUF
LUT1 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_11
LUT1 		acam_timing_block.un1_total_delay_axb_31
LUT1 		one_second_block.un1_total_delay_axb_31
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_s_RNO[29]
LUT1 		acam_timing_block.window_active_counter.value_s_RNO[31]
LUT1
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_s_31_RN
O
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_s_RNO[31]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_s_RNO[31]/LUT1_L_BUF
LUT1
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_s_31_RN
O
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_s_RNO[31]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_s_RNO[31]/LUT1_L_BUF
INV 		rst_n_a_i_ibuf_RNIVM12
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIB471[28]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIA471[27]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI9471[26]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI8471[25]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI7471[24]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI6471[23]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI5471[22]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI4471[21]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI3471[20]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI9071[19]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI8071[18]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI7071[17]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI6071[16]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI5071[15]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI4071[14]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI3071[13]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI2071[12]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI1071[11]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI0071[10]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIU2R3[9]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNITUQ3[8]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNISQQ3[7]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIRMQ3[6]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIQIQ3[5]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIPEQ3[4]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIOAQ3[3]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIN6Q3[2]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIM2Q3[1]
LUT1 		acam_timing_block.window_active_counter.value_RNI1O03[30]
LUT1 		acam_timing_block.window_active_counter.value_RNI7K03[29]
LUT1 		acam_timing_block.window_active_counter.value_RNI6K03[28]
LUT1 		acam_timing_block.window_active_counter.value_RNI5K03[27]
LUT1 		acam_timing_block.window_active_counter.value_RNI4K03[26]
LUT1 		acam_timing_block.window_active_counter.value_RNI3K03[25]
LUT1 		acam_timing_block.window_active_counter.value_RNI2K03[24]
LUT1 		acam_timing_block.window_active_counter.value_RNI1K03[23]
LUT1 		acam_timing_block.window_active_counter.value_RNI0K03[22]
LUT1 		acam_timing_block.window_active_counter.value_RNIVJ03[21]
LUT1 		acam_timing_block.window_active_counter.value_RNIUJ03[20]
LUT1 		acam_timing_block.window_active_counter.value_RNI4G03[19]
LUT1 		acam_timing_block.window_active_counter.value_RNI3G03[18]
LUT1 		acam_timing_block.window_active_counter.value_RNI2G03[17]
LUT1 		acam_timing_block.window_active_counter.value_RNI1G03[16]
LUT1 		acam_timing_block.window_active_counter.value_RNI0G03[15]
LUT1 		acam_timing_block.window_active_counter.value_RNIVF03[14]
LUT1 		acam_timing_block.window_active_counter.value_RNIUF03[13]
LUT1 		acam_timing_block.window_active_counter.value_RNITF03[12]
LUT1 		acam_timing_block.window_active_counter.value_RNISF03[11]
LUT1 		acam_timing_block.window_active_counter.value_RNIRF03[10]
LUT1 		acam_timing_block.window_active_counter.value_RNIRHV6[9]
LUT1 		acam_timing_block.window_active_counter.value_RNIQDV6[8]
LUT1 		acam_timing_block.window_active_counter.value_RNIP9V6[7]
LUT1 		acam_timing_block.window_active_counter.value_RNIO5V6[6]
LUT1 		acam_timing_block.window_active_counter.value_RNIN1V6[5]
LUT1 		acam_timing_block.window_active_counter.value_RNIMTU6[4]
LUT1 		acam_timing_block.window_active_counter.value_RNILPU6[3]
LUT1 		acam_timing_block.window_active_counter.value_RNIKLU6[2]
LUT1 		acam_timing_block.window_active_counter.value_RNIJHU6[1]
LUT1 		one_second_block.un1_total_delay_axb_30
LUT1 		one_second_block.un1_total_delay_axb_29
LUT1 		one_second_block.un1_total_delay_axb_28
LUT1 		one_second_block.un1_total_delay_axb_27
LUT1 		one_second_block.un1_total_delay_axb_26
LUT1 		one_second_block.un1_total_delay_axb_25
LUT1 		one_second_block.un1_total_delay_axb_24
LUT1 		one_second_block.un1_total_delay_axb_23
LUT1 		one_second_block.un1_total_delay_axb_22
LUT1 		one_second_block.un1_total_delay_axb_21
LUT1 		one_second_block.un1_total_delay_axb_20
LUT1 		one_second_block.un1_total_delay_axb_19
LUT1 		one_second_block.un1_total_delay_axb_18
LUT1 		one_second_block.un1_total_delay_axb_17
LUT1 		one_second_block.un1_total_delay_axb_16
LUT1 		one_second_block.un1_total_delay_axb_15
LUT1 		one_second_block.un1_total_delay_axb_14
LUT1 		one_second_block.un1_total_delay_axb_13
LUT1 		one_second_block.un1_total_delay_axb_12
LUT1 		one_second_block.un1_total_delay_axb_11
LUT1 		one_second_block.un1_total_delay_axb_10
LUT1 		one_second_block.un1_total_delay_axb_9
LUT1 		one_second_block.un1_total_delay_axb_8
LUT1 		one_second_block.un1_total_delay_axb_7
LUT1 		one_second_block.un1_total_delay_axb_6
LUT1 		one_second_block.un1_total_delay_axb_5
LUT1 		one_second_block.un1_total_delay_axb_4
LUT1 		one_second_block.un1_total_delay_axb_3
LUT1 		acam_timing_block.un1_total_delay_axb_30
LUT1 		acam_timing_block.un1_total_delay_axb_29
LUT1 		acam_timing_block.un1_total_delay_axb_28
LUT1 		acam_timing_block.un1_total_delay_axb_27
LUT1 		acam_timing_block.un1_total_delay_axb_26
LUT1 		acam_timing_block.un1_total_delay_axb_25
LUT1 		acam_timing_block.un1_total_delay_axb_24
LUT1 		acam_timing_block.un1_total_delay_axb_23
LUT1 		acam_timing_block.un1_total_delay_axb_22
LUT1 		acam_timing_block.un1_total_delay_axb_21
LUT1 		acam_timing_block.un1_total_delay_axb_20
LUT1 		acam_timing_block.un1_total_delay_axb_19
LUT1 		acam_timing_block.un1_total_delay_axb_18
LUT1 		acam_timing_block.un1_total_delay_axb_17
LUT1 		acam_timing_block.un1_total_delay_axb_16
LUT1 		acam_timing_block.un1_total_delay_axb_15
LUT1 		acam_timing_block.un1_total_delay_axb_14
LUT1 		acam_timing_block.un1_total_delay_axb_13
LUT1 		acam_timing_block.un1_total_delay_axb_12
LUT1 		acam_timing_block.un1_total_delay_axb_11
LUT1 		acam_timing_block.un1_total_delay_axb_10
LUT1 		acam_timing_block.un1_total_delay_axb_9
LUT1 		acam_timing_block.un1_total_delay_axb_8
LUT1 		acam_timing_block.un1_total_delay_axb_7
LUT1 		acam_timing_block.un1_total_delay_axb_6
LUT1 		acam_timing_block.un1_total_delay_axb_5
LUT1 		acam_timing_block.un1_total_delay_axb_4
LUT1 		acam_timing_block.un1_total_delay_axb_3
LUT1 		data_formatting_block.un1_wr_pointer_axb_7
LUT1 		data_formatting_block.un1_wr_pointer_axb_6
LUT1 		data_formatting_block.un1_wr_pointer_axb_5
LUT1 		data_formatting_block.un1_wr_pointer_axb_4
LUT1 		data_formatting_block.un1_wr_pointer_axb_3
LUT1 		data_formatting_block.un1_wr_pointer_axb_2
LUT1 		data_formatting_block.un1_wr_pointer_axb_1
LUT1 		data_formatting_block.un1_wr_pointer_axb_0
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQS26_0[30]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQS26[30]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQS26[30]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI2146_0[29]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI2146[29]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI2146[29]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI1T36_0[28]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI1T36[28]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI1T36[28]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI0P36_0[27]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI0P36[27]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI0P36[27]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIVK36_0[26]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIVK36[26]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIVK36[26]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIUG36_0[25]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIUG36[25]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIUG36[25]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNITC36_0[24]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNITC36[24]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNITC36[24]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIS836_0[23]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIS836[23]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIS836[23]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIR436_0[22]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIR436[22]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIR436[22]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQ036_0[21]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQ036[21]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQ036[21]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIPS26_0[20]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIPS26[20]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIPS26[20]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI1146_0[19]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI1146[19]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI1146[19]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI0T36_0[18]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI0T36[18]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI0T36[18]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIVO36_0[17]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIVO36[17]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIVO36[17]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIUK36_0[16]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIUK36[16]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIUK36[16]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNITG36_0[15]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNITG36[15]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNITG36[15]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNISC36_0[14]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNISC36[14]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNISC36[14]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIR836_0[13]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIR836[13]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIR836[13]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQ436_0[12]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQ436[12]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQ436[12]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIP036_0[11]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIP036[11]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIP036[11]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIOS26_0[10]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIOS26[10]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIOS26[10]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIGJK5_0[9]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIGJK5[9]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIGJK5[9]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIFJK5_0[8]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIFJK5[8]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIFJK5[8]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIEJK5_0[7]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIEJK5[7]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIEJK5[7]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIDJK5_0[6]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIDJK5[6]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIDJK5[6]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNICJK5_0[5]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNICJK5[5]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNICJK5[5]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIBJK5_0[4]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIBJK5[4]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIBJK5[4]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIAJK5_0[3]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIAJK5[3]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIAJK5[3]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI9JK5_0[2]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI9JK5[2]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI9JK5[2]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI8JK5_0[1]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI8JK5[1]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI8JK5[1]/LUT1_L_BUF
LUT1
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_0_R
NO
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQS26_0[30]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQS26[30]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQS26[30]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI2146_0[29]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI2146[29]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI2146[29]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI1T36_0[28]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI1T36[28]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI1T36[28]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI0P36_0[27]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI0P36[27]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI0P36[27]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIVK36_0[26]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIVK36[26]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIVK36[26]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIUG36_0[25]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIUG36[25]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIUG36[25]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNITC36_0[24]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNITC36[24]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNITC36[24]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIS836_0[23]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIS836[23]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIS836[23]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIR436_0[22]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIR436[22]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIR436[22]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQ036_0[21]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQ036[21]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQ036[21]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIPS26_0[20]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIPS26[20]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIPS26[20]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI1146_0[19]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI1146[19]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI1146[19]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI0T36_0[18]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI0T36[18]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI0T36[18]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIVO36_0[17]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIVO36[17]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIVO36[17]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIUK36_0[16]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIUK36[16]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIUK36[16]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNITG36_0[15]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNITG36[15]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNITG36[15]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNISC36_0[14]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNISC36[14]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNISC36[14]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIR836_0[13]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIR836[13]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIR836[13]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQ436_0[12]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQ436[12]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQ436[12]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIP036_0[11]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIP036[11]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIP036[11]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIOS26_0[10]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIOS26[10]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIOS26[10]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIGJK5_0[9]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIGJK5[9]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIGJK5[9]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIFJK5_0[8]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIFJK5[8]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIFJK5[8]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIEJK5_0[7]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIEJK5[7]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIEJK5[7]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIDJK5_0[6]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIDJK5[6]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIDJK5[6]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNICJK5_0[5]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNICJK5[5]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNICJK5[5]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIBJK5_0[4]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIBJK5[4]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIBJK5[4]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIAJK5_0[3]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIAJK5[3]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIAJK5[3]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI9JK5_0[2]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI9JK5[2]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI9JK5[2]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI8JK5_0[1]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI8JK5[1]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI8JK5[1]/LUT1_L_BUF
LUT1
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_0_R
NO
INV 		data_engine_block.data_engine_comb_fsm.un15_acam_ack_6_lut6_2_RNIHKJ3
INV 		reg_control_block.N_256_0_i
INV 		reg_control_block.N_130_0_i
INV 		reg_control_block.N_274_0_i
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_17
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_17/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_18
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_18/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_19
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_19/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_20
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_20/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_21
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_21/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_22
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_22/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_23
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_23/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_24
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_24/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_25
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_25/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_26
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_26/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_27
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_27/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_28
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_28/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_29
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_29/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_30
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_30/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_31
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_31/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_8
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_8/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_9
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_9/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_10
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_10/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_11
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_11/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_12
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_12/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_13
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_13/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_14
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_14/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_15
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_15/LUT1_L_BUF
LUT1_L 		data_formatting_block.un1_wr_pointer_axb_16
LOCALBUF 		data_formatting_block.un1_wr_pointer_axb_16/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_s_RNO[31]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_s_RNO[31]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI0L63[30]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI0L63[30]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI8P73[29]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI8P73[29]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI7L73[28]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI7L73[28]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI6H73[27]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI6H73[27]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI5D73[26]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI5D73[26]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI4973[25]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI4973[25]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI3573[24]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI3573[24]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI2173[23]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI2173[23]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI1T63[22]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI1T63[22]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI0P63[21]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI0P63[21]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIVK63[20]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIVK63[20]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI7P73[19]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI7P73[19]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI6L73[18]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI6L73[18]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI5H73[17]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI5H73[17]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI4D73[16]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI4D73[16]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI3973[15]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI3973[15]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI2573[14]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI2573[14]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI1173[13]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI1173[13]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI0T63[12]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI0T63[12]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIVO63[11]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIVO63[11]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIUK63[10]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIUK63[10]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIMN65[9]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIMN65[9]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNILN65[8]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNILN65[8]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIKN65[7]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIKN65[7]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIJN65[6]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIJN65[6]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIIN65[5]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIIN65[5]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIHN65[4]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIHN65[4]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIGN65[3]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIGN65[3]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIFN65[2]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIFN65[2]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIEN65[1]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIEN65[1]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_s_RNO[31]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_s_RNO[31]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIF8I4[30]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIF8I4[30]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIL4I4[29]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIL4I4[29]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIK4I4[28]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIK4I4[28]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIJ4I4[27]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIJ4I4[27]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNII4I4[26]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNII4I4[26]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIH4I4[25]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIH4I4[25]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIG4I4[24]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIG4I4[24]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIF4I4[23]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIF4I4[23]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIE4I4[22]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIE4I4[22]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNID4I4[21]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNID4I4[21]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIC4I4[20]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIC4I4[20]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNII0I4[19]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNII0I4[19]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIH0I4[18]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIH0I4[18]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIG0I4[17]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIG0I4[17]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIF0I4[16]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIF0I4[16]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIE0I4[15]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIE0I4[15]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNID0I4[14]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNID0I4[14]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIC0I4[13]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIC0I4[13]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIB0I4[12]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIB0I4[12]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIA0I4[11]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIA0I4[11]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNI90I4[10]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNI90I4[10]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIP6M7[9]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIP6M7[9]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIO2M7[8]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIO2M7[8]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNINUL7[7]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNINUL7[7]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIMQL7[6]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIMQL7[6]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNILML7[5]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNILML7[5]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIKIL7[4]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIKIL7[4]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIJEL7[3]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIJEL7[3]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIIAL7[2]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIIAL7[2]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIH6L7[1]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIH6L7[1]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_10
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_10/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_9
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_9/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_8
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_8/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_7
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_7/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_6
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_6/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_5
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_5/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_4
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_4/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_3
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_3/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_2
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_2/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_1
LOCALBUF 		gnum_interface_block.cmp_clk_in.un10_counter_1_axb_1/LUT1_L_BUF
LUT2
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.g
pf.wrpf/Mcompar__n0032_lut<4>
LUT2
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.g
pf.wrpf/Mcompar_n0005_lut<4>
LUT4
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.g
pf.wrpf/Mcompar__n0032_lutdi1
LUT4
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.g
pf.wrpf/Mcompar_n0005_lutdi1
LUT2
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar__n0032_lut<4>
LUT2
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar_n0005_lut<4>
LUT4
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar__n0032_lutdi1
LUT4
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar_n0005_lutdi1
LUT2
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar__n0032_lut<4>
LUT2
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar_n0005_lut<4>
LUT4
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar__n0032_lutdi1
LUT4
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwa
s.gpf.wrpf/Mcompar_n0005_lutdi1
LUT2
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gw
as.gpf.wrpf/Mcompar__n0032_lut<4>
LUT2
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gw
as.gpf.wrpf/Mcompar_n0005_lut<4>
LUT4
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gw
as.gpf.wrpf/Mcompar__n0032_lutdi1
LUT4
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gw
as.gpf.wrpf/Mcompar_n0005_lutdi1
LD 		data_formatting_block.un4_un_nb_of_cycles_s_22_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_21_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_20_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_19_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_18_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_17_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_16_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_15_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_14_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_13_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_12_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_11_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_10_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_9_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_8_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_7_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_6_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_5_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_4_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_3_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_2_xorcy_latch
LD 		data_formatting_block.un4_un_nb_of_cycles_s_1_xorcy_latch

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| acam_refclk_i                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | DEFAULT  |
| address_o(0)                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| address_o(1)                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| address_o(2)                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| address_o(3)                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| cs_n_o                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_bus_io(0)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(1)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(2)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(3)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(4)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(5)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(6)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(7)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(8)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(9)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(10)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(11)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(12)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(13)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(14)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(15)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(16)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(17)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(18)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(19)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(20)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(21)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(22)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(23)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(24)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(25)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(26)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(27)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ef1_i                              | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | DEFAULT  |
| ef2_i                              | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | DEFAULT  |
| err_flag_i                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| int_flag_i                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | DEFAULT  |
| irq_p_o                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| l2p_clk_n_o                        | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | OSERDES      |          |          |
| l2p_clk_p_o                        | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | OSERDES      |          |          |
| l2p_data_o(0)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(1)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(2)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(3)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(4)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(5)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(6)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(7)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(8)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(9)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(10)                     | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(11)                     | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(12)                     | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(13)                     | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(14)                     | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(15)                     | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_dframe_o                       | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_edb_o                          | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OFF          |          |          |
| l2p_rdy_i                          | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| l2p_valid_o                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l_wr_rdy_i(0)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| l_wr_rdy_i(1)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| lf1_i                              | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | DEFAULT  |
| lf2_i                              | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | DEFAULT  |
| mute_inputs_o                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| oe_n_o                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| p2l_clk_n_i                        | IOB              | INPUT     | DIFF_SSTL18_II       |       |          |      |              |          |          |
| p2l_clk_p_i                        | IOB              | INPUT     | DIFF_SSTL18_II       |       |          |      | ISERDES      |          | VARIABLE |
| p2l_data_i(0)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(1)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(2)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(3)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(4)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(5)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(6)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(7)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(8)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(9)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(10)                     | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(11)                     | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(12)                     | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(13)                     | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(14)                     | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(15)                     | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_dframe_i                       | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_rdy_o                          | IOB              | OUTPUT    | SSTL18_I             |       |          |      |              |          |          |
| p2l_valid_i                        | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p_rd_d_rdy_i(0)                    | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| p_rd_d_rdy_i(1)                    | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| p_wr_rdy_o(0)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      |              |          |          |
| p_wr_rdy_o(1)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      |              |          |          |
| p_wr_req_i(0)                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| p_wr_req_i(1)                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| pll_cs_o                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pll_dac_sync_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pll_ld_i                           | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| pll_refmon_i                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| pll_sclk_o                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| pll_sdi_o                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pll_sdo_i                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| pll_status_i                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| rd_n_o                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| rst_n_a_i                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| rx_error_o                         | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OFF          |          |          |
| spare_o                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| spec_aux0_i                        | IOB              | INPUT     | LVCMOS18             |       |          |      | IFF          |          |          |
| spec_aux1_i                        | IOB              | INPUT     | LVCMOS18             |       |          |      | IFF          |          |          |
| spec_aux2_o                        | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW | OFF          |          |          |
| spec_aux3_o                        | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| spec_aux4_o                        | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW | OFF          |          |          |
| spec_aux5_o                        | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| spec_clk_i                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| spec_led_green_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| spec_led_red_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| start_dis_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| start_from_fpga_o                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| stop_dis_o                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc_clk_n_i                        | IOB              | INPUT     | DIFF_SSTL18_II       |       |          |      |              |          |          |
| tdc_clk_p_i                        | IOB              | INPUT     | DIFF_SSTL18_II       |       |          |      |              |          |          |
| tdc_in_fpga_5_i                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| tdc_led_status_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc_led_trig1_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc_led_trig2_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc_led_trig3_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc_led_trig4_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc_led_trig5_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| term_en_1_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| term_en_2_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| term_en_3_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| term_en_4_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| term_en_5_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tx_error_i                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| vc_rdy_i(0)                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| vc_rdy_i(1)                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| wr_n_o                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV "gnum_interface_block.cmp_clk_in.rx_pll_adv_inst":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKOUT0
COMPENSATION:SYSTEM_SYNCHRONOUS
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 2
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 5.0
CLKIN2_PERIOD = 5.0
CLKOUT0_DIVIDE = 1
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 2
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 90.0
CLKOUT3_DIVIDE = 7
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 7
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 7
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.1



Section 12 - Control Set Information
------------------------------------
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                 | Reset Signal                                                                                            | Set Signal | Enable Signal                                                                                    | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk                          |                                                                                                         |            |                                                                                                  | 7                | 12             |
| clk                          |                                                                                                         |            | N_1799_i                                                                                         | 2                | 8              |
| clk                          |                                                                                                         |            | N_2608_i                                                                                         | 9                | 32             |
| clk                          | N_2                                                                                                     |            | N_2510_i                                                                                         | 8                | 32             |
| clk                          | N_5896                                                                                                  |            |                                                                                                  | 1                | 1              |
| clk                          | N_5173_i                                                                                                |            | N_5174_i                                                                                         | 9                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            |                                                                                                  | 58               | 167            |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1730                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1731                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1732                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1733                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1734                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1735                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1736                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1737                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1738                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1739                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1740                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1741                                                                                           | 10               | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1742                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1743                                                                                           | 9                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1744                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1802                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1803                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1804                                                                                           | 6                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1806                                                                                           | 8                | 10             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1810                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1811                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1812                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1813                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1814                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1815                                                                                           | 10               | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1816                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1817                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1818                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1819                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_1820                                                                                           | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_185_1                                                                                          | 10               | 31             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_2608_i                                                                                         | 1                | 1              |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | N_5177_i                                                                                         | 8                | 32             |
| clk                          | clks_rsts_mgment.inv_reset_i                                                                            |            | one_hz_p                                                                                         | 15               | 58             |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>  |            |                                                                                                  | 10               | 36             |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>  |            |                                                                                                  | 2                | 3              |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/ram_rd_en                    | 4                | 18             |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb                  |            |                                                                                                  | 1                | 3              |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2      |            |                                                                                                  | 1                | 2              |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>  |            |                                                                                                  | 9                | 36             |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>  |            |                                                                                                  | 3                | 9              |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1          | 3                | 9              |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1_cepot    | 2                | 6              |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/ram_wr_en                    | 4                | 21             |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb                  |            |                                                                                                  | 1                | 2              |
| clk                          | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1> |            |                                                                                                  | 8                | 36             |
| clk                          | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                  | 2                | 3              |
| clk                          | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/ram_rd_en                   | 4                | 18             |
| clk                          | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                  | 1                | 3              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>     |            |                                                                                                  | 9                | 36             |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>     |            |                                                                                                  | 2                | 2              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>     |            | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/ram_rd_en                       | 4                | 18             |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/rd_rst_comb                     |            |                                                                                                  | 1                | 3              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2       |            |                                                                                                  | 1                | 1              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>   |            |                                                                                                  | 9                | 36             |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>   |            | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1           | 2                | 9              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>   |            | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1_cepot     | 2                | 6              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>   |            | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/ram_wr_en                     | 4                | 21             |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb                   |            |                                                                                                  | 1                | 2              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            |                                                                                                  | 44               | 69             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5290_i                                                                                         | 1                | 2              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5291_i                                                                                         | 2                | 2              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5292_i                                                                                         | 2                | 2              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5293_i                                                                                         | 2                | 2              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5294_i                                                                                         | 2                | 2              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5295_i                                                                                         | 2                | 2              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5296_i                                                                                         | 2                | 2              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5297_i                                                                                         | 2                | 2              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5298_i                                                                                         | 2                | 2              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5299_i                                                                                         | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5300_i                                                                                         | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5302_i                                                                                         | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5303_i                                                                                         | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5304_i                                                                                         | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5305_i                                                                                         | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5306_i                                                                                         | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | N_5307_i                                                                                         | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.N_71_i                                                   | 18               | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write_1_sqmuxa  | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write_1_sqmuxa  | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write_0_sqmuxa    | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write_1_sqmuxa | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write_1_sqmuxa | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write_1_sqmuxa     | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write_1_sqmuxa   | 7                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write_1_sqmuxa   | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_l2p_dma_master.N_1363_i                                                 | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_l2p_dma_master.addr_fifo_valid                                          | 17               | 64             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1       | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_l2p_dma_master.data_fifo_wr                                             | 9                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.N_1356_i                                                 | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1      | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.p_wb_ack_cnt.un1_p2l_dma_ack_i                           | 9                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_valid                                         | 22               | 94             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1          | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_0_sqmuxa                                    | 7                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_wbmaster32.wishbone_current_state_46_d                                  | 14               | 52             |
| clk                          | one_hz_p                                                                                                |            | N_73_i                                                                                           | 8                | 32             |
| clk                          | pll_sclk_o_c_i                                                                                          |            |                                                                                                  | 1                | 1              |
| clk                          | start_retrigger_block.retrig_period_counter.un1_value_1_i                                               |            |                                                                                                  | 8                | 32             |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| gnum_interface_block.sys_clk |                                                                                                         |            |                                                                                                  | 5                | 10             |
| gnum_interface_block.sys_clk |                                                                                                         |            | gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din_1_sqmuxa                                   | 6                | 30             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2      |            |                                                                                                  | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>  |            |                                                                                                  | 10               | 36             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>  |            |                                                                                                  | 3                | 9              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1          | 2                | 9              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1_cepot    | 2                | 6              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/ram_wr_en                    | 4                | 21             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb                  |            |                                                                                                  | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>  |            |                                                                                                  | 9                | 36             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>  |            |                                                                                                  | 2                | 3              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/ram_rd_en                    | 4                | 18             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb                  |            |                                                                                                  | 1                | 3              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                                                                                  | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0> |            |                                                                                                  | 9                | 36             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            |                                                                                                  | 3                | 9              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1         | 2                | 9              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/ram_wr_en                   | 6                | 27             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                  | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2         |            |                                                                                                  | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>     |            |                                                                                                  | 8                | 36             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>     |            |                                                                                                  | 3                | 9              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>     |            | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1             | 3                | 9              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>     |            | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/ram_wr_en                       | 6                | 27             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_comb                     |            |                                                                                                  | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>   |            |                                                                                                  | 10               | 36             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            |                                                                                                  | 2                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/ram_rd_en                     | 5                | 18             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb                   |            |                                                                                                  | 1                | 3              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            |                                                                                                  | 118              | 284            |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | N_5890                                                                                           | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | N_11000                                                                                          | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | N_5109_i                                                                                         | 4                | 11             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | N_5119_i                                                                                         | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | N_5157_i                                                                                         | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | N_5192_i                                                                                         | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | N_5217_i                                                                                         | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | N_5274_i                                                                                         | 28               | 94             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.N_163_i                                                                     | 9                | 33             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.N_315_i                                                                     | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.N_4_0_i                                                                     | 8                | 30             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.N_4_i                                                                       | 2                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.N_507_i                                                                     | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.N_510_i                                                                     | 8                | 30             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.N_511_i                                                                     | 4                | 4              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.N_747_i                                                                     | 10               | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.N_96_i                                                   | 7                | 30             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_attrib_reg_1_sqmuxa_i                                | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read_0_sqmuxa   | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read_1_sqmuxa   | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read_0_sqmuxa   | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read_1_sqmuxa   | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read_0_sqmuxa     | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read_1_sqmuxa     | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read_0_sqmuxa  | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read_1_sqmuxa  | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read_0_sqmuxa  | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read_1_sqmuxa  | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read_0_sqmuxa      | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read_1_sqmuxa      | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read_0_sqmuxa    | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read_1_sqmuxa    | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read_0_sqmuxa    | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read_1_sqmuxa    | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_int_read_1_sqmuxa     | 1                | 3              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_cstart_reg_1_sqmuxa_i                                | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_ctrl_load                                            | 8                | 31             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_hstarth_reg_1_sqmuxa_i                               | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_hstartl_reg_1_sqmuxa_i                               | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i                                   | 9                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_nexth_reg_1_sqmuxa_i                                 | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_dma_controller.dma_nextl_reg_1_sqmuxa_i                                 | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_l2p_dma_master.N_1361_i                                                 | 18               | 60             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_l2p_dma_master.N_1378_i_i                                               | 3                | 7              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1       | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_0_sqmuxa                                  | 8                | 39             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_decode32.p2l_packet_start                                           | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.N_138                                                    | 12               | 62             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.N_106_i                                                  | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.N_1342_i                                                 | 5                | 11             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.N_1350_i                                                 | 9                | 30             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.N_39_i                                                   | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.N_39_i_i                                                 | 8                | 30             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.N_65_i                                                   | 10               | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.l2p_address_h_0_sqmuxa                                   | 17               | 66             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa                              | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o_0_sqmuxa                        | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa                         | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o_1_sqmuxa                         | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa                                 | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o_1_sqmuxa                              | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o_1_sqmuxa                              | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state(3)                                 | 4                | 11             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_wbmaster32.N_329_i                                                      | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1        | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.des_pd_valid                                                                | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.dma_ctrl_start_l2p_i                                                        | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                          |            | gnum_interface_block.p2l_hdr_start                                                               | 1                | 2              |
| gnum_interface_block.sys_clk | rst_n_a_i_c_i                                                                                           |            |                                                                                                  | 1                | 1              |
| gnum_interface_block.sys_clk | un1_gnum_interface_block_i                                                                              |            |                                                                                                  | 7                | 21             |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| spec_clk                     |                                                                                                         |            |                                                                                                  | 6                | 12             |
| spec_clk                     | rst_n_a_i_c_i                                                                                           |            |                                                                                                  | 6                | 8              |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                  | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_tdc/                                                |           | 1612/1916     | 4139/4902     | 3222/3788     | 0/0           | 1/12      | 3/3     | 3/3   | 0/0   | 0/0   | 0/0   | 1/1       | top_tdc                                                                                                                                                                |
| +circular_buffer_block.memory_block                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block                                                                                                                             |
| ++U0                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block/U0                                                                                                                          |
| +++xst_blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block/U0/xst_blk_mem_generator                                                                                                    |
| ++++gnativebmg.native_blk_mem_gen                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                      |
| +++++valid.cstr                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                           |
| ++++++ramloop[0].ram.r                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                          |
| +++++++s6_noinit.ram                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                            |
| ++++++ramloop[1].ram.r                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r                                          |
| +++++++s6_noinit.ram                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                            |
| ++++++ramloop[2].ram.r                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r                                          |
| +++++++s6_noinit.ram                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                            |
| ++++++ramloop[3].ram.r                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r                                          |
| +++++++s6_noinit.ram                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                            |
| +gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo  |           | 0/63          | 0/155         | 0/125         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo                                                                                                          |
| ++BU2                                                   |           | 0/63          | 0/155         | 0/125         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2                                                                                                      |
| +++U0                                                   |           | 0/63          | 0/155         | 0/125         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0                                                                                                   |
| ++++grf.rf                                              |           | 0/63          | 0/155         | 0/125         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf                                                                                            |
| +++++gcx.clkx                                           |           | 20/20         | 72/72         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx                                                                                   |
| +++++gl0.rd                                             |           | 1/12          | 0/21          | 1/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd                                                                                     |
| ++++++gras.rsts                                         |           | 1/5           | 2/2           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts                                                                           |
| +++++++c0                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c0                                                                        |
| +++++++c1                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c1                                                                        |
| ++++++grhf.rhf                                          |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf                                                                            |
| ++++++rpntr                                             |           | 5/5           | 18/18         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr                                                                               |
| +++++gl0.wr                                             |           | 2/23          | 0/47          | 3/55          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr                                                                                     |
| ++++++gwas.gpf.wrpf                                     |           | 8/8           | 10/10         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf                                                                       |
| ++++++gwas.wsts                                         |           | 1/5           | 1/1           | 1/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts                                                                           |
| +++++++c1                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1                                                                        |
| +++++++c2                                               |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2                                                                        |
| ++++++wpntr                                             |           | 8/8           | 36/36         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr                                                                               |
| +++++mem                                                |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem                                                                                        |
| ++++++gbm.gbmg.gbmga.ngecc.bmg                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg                                                               |
| +++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                             |
| ++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                  |
| +++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                 |
| ++++++++++s6_noinit.ram                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram   |
| +++++rstblk                                             |           | 7/7           | 15/15         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk                                                                                     |
| +gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo  |           | 0/63          | 0/155         | 0/118         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo                                                                                                          |
| ++BU2                                                   |           | 0/63          | 0/155         | 0/118         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2                                                                                                      |
| +++U0                                                   |           | 0/63          | 0/155         | 0/118         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0                                                                                                   |
| ++++grf.rf                                              |           | 0/63          | 0/155         | 0/118         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf                                                                                            |
| +++++gcx.clkx                                           |           | 18/18         | 72/72         | 36/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx                                                                                   |
| +++++gl0.rd                                             |           | 1/12          | 0/21          | 1/25          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd                                                                                     |
| ++++++gras.rsts                                         |           | 1/5           | 2/2           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts                                                                           |
| +++++++c0                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c0                                                                        |
| +++++++c1                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c1                                                                        |
| ++++++grhf.rhf                                          |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf                                                                            |
| ++++++rpntr                                             |           | 5/5           | 18/18         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr                                                                               |
| +++++gl0.wr                                             |           | 2/24          | 0/47          | 3/54          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr                                                                                     |
| ++++++gwas.gpf.wrpf                                     |           | 8/8           | 10/10         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf                                                                       |
| ++++++gwas.wsts                                         |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts                                                                           |
| +++++++c1                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1                                                                        |
| +++++++c2                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2                                                                        |
| ++++++wpntr                                             |           | 9/9           | 36/36         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr                                                                               |
| +++++mem                                                |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem                                                                                        |
| ++++++gbm.gbmg.gbmga.ngecc.bmg                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg                                                               |
| +++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                             |
| ++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                  |
| +++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                 |
| ++++++++++s6_noinit.ram                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram   |
| +++++rstblk                                             |           | 8/8           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk                                                                                     |
| +gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo |           | 0/62          | 0/155         | 0/117         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo                                                                                                         |
| ++BU2                                                   |           | 0/62          | 0/155         | 0/117         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2                                                                                                     |
| +++U0                                                   |           | 0/62          | 0/155         | 0/117         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0                                                                                                  |
| ++++grf.rf                                              |           | 0/62          | 0/155         | 0/117         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf                                                                                           |
| +++++gcx.clkx                                           |           | 17/17         | 72/72         | 33/33         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx                                                                                  |
| +++++gl0.rd                                             |           | 1/12          | 0/21          | 1/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd                                                                                    |
| ++++++gras.rsts                                         |           | 1/5           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts                                                                          |
| +++++++c0                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c0                                                                       |
| +++++++c1                                               |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c1                                                                       |
| ++++++grhf.rhf                                          |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf                                                                           |
| ++++++rpntr                                             |           | 5/5           | 18/18         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr                                                                              |
| +++++gl0.wr                                             |           | 2/23          | 0/47          | 2/54          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr                                                                                    |
| ++++++gwas.gpf.wrpf                                     |           | 8/8           | 10/10         | 21/21         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf                                                                      |
| ++++++gwas.wsts                                         |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts                                                                          |
| +++++++c1                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1                                                                       |
| +++++++c2                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2                                                                       |
| ++++++wpntr                                             |           | 8/8           | 36/36         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr                                                                              |
| +++++mem                                                |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem                                                                                       |
| ++++++gbm.gbmg.gbmga.ngecc.bmg                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg                                                              |
| +++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                            |
| ++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                 |
| +++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                |
| ++++++++++s6_noinit.ram                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram  |
| +++++++++ramloop[1].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                |
| ++++++++++s6_noinit.ram                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram  |
| +++++rstblk                                             |           | 9/9           | 15/15         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk                                                                                    |
| +gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb     |           | 0/61          | 0/154         | 0/114         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb                                                                                                             |
| ++BU2                                                   |           | 0/61          | 0/154         | 0/114         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2                                                                                                         |
| +++U0                                                   |           | 0/61          | 0/154         | 0/114         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0                                                                                                      |
| ++++grf.rf                                              |           | 0/61          | 0/154         | 0/114         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf                                                                                               |
| +++++gcx.clkx                                           |           | 17/17         | 72/72         | 33/33         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx                                                                                      |
| +++++gl0.rd                                             |           | 1/12          | 0/20          | 1/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd                                                                                        |
| ++++++gras.rsts                                         |           | 2/6           | 2/2           | 1/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/gras.rsts                                                                              |
| +++++++c0                                               |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/gras.rsts/c0                                                                           |
| +++++++c1                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/gras.rsts/c1                                                                           |
| ++++++rpntr                                             |           | 5/5           | 18/18         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr                                                                                  |
| +++++gl0.wr                                             |           | 1/23          | 0/47          | 2/52          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr                                                                                        |
| ++++++gwas.gpf.wrpf                                     |           | 8/8           | 10/10         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf                                                                          |
| ++++++gwas.wsts                                         |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.wsts                                                                              |
| +++++++c1                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1                                                                           |
| +++++++c2                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2                                                                           |
| ++++++wpntr                                             |           | 9/9           | 36/36         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr                                                                                  |
| +++++mem                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem                                                                                           |
| ++++++gbm.gbmg.gbmga.ngecc.bmg                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg                                                                  |
| +++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                |
| ++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                     |
| +++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                    |
| ++++++++++s6_noinit.ram                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram      |
| +++++++++ramloop[1].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                    |
| ++++++++++s6_noinit.ram                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram      |
| +++++rstblk                                             |           | 8/8           | 15/15         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk                                                                                        |
| +gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo   |           | 0/55          | 0/144         | 0/92          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo                                                                                                           |
| ++BU2                                                   |           | 0/55          | 0/144         | 0/92          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2                                                                                                       |
| +++U0                                                   |           | 0/55          | 0/144         | 0/92          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0                                                                                                    |
| ++++grf.rf                                              |           | 0/55          | 0/144         | 0/92          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf                                                                                             |
| +++++gcx.clkx                                           |           | 19/19         | 72/72         | 33/33         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx                                                                                    |
| +++++gl0.rd                                             |           | 1/13          | 0/20          | 1/21          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd                                                                                      |
| ++++++gras.rsts                                         |           | 2/6           | 2/2           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts                                                                            |
| +++++++c0                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c0                                                                         |
| +++++++c1                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c1                                                                         |
| ++++++rpntr                                             |           | 6/6           | 18/18         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr                                                                                |
| +++++gl0.wr                                             |           | 2/15          | 0/37          | 3/34          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr                                                                                      |
| ++++++gwas.wsts                                         |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts                                                                            |
| +++++++c1                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1                                                                         |
| +++++++c2                                               |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2                                                                         |
| ++++++wpntr                                             |           | 8/8           | 36/36         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr                                                                                |
| +++++mem                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem                                                                                         |
| ++++++gbm.gbmg.gbmga.ngecc.bmg                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg                                                                |
| +++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                              |
| ++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                   |
| +++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                  |
| ++++++++++s6_noinit.ram                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram    |
| +++++rstblk                                             |           | 7/7           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top_tdc/gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk                                                                                      |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
