vsim processor.write_unit
add wave -position insertpoint  \
sim:/regfile/src1_addr_read \
sim:/regfile/dest1_addr_read \
sim:/regfile/dest1_addr_write \
sim:/regfile/src2_addr_read \
sim:/regfile/dest2_addr_read \
sim:/regfile/dest2_addr_write
add wave -position insertpoint  \
sim:/regfile/clk
add wave -position insertpoint  \
sim:/regfile/val_dst1_in \
sim:/regfile/val_dst2_in
add wave -position insertpoint  \
sim:/regfile/immd \
sim:/regfile/pc_val
add wave -position insertpoint sim:/regfile/reg_loop(0)/reg/*
add wave -position insertpoint sim:/regfile/reg_loop(1)/reg/*
add wave -position insertpoint sim:/regfile/reg_loop(2)/reg/*
add wave -position insertpoint sim:/regfile/reg_loop(3)/reg/*
add wave -position insertpoint  \
sim:/regfile/val_src1_out \
sim:/regfile/val_src2_out
force -freeze sim:/regfile/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/regfile/dest1_addr_write 0 0
force -freeze sim:/regfile/val_dst1_in 1 0
force -freeze sim:/regfile/dest2_addr_write 1 0
force -freeze sim:/regfile/val_dst2_in 2 0
run
force -freeze sim:/regfile/src1_addr_read 0 0
force -freeze sim:/regfile/src2_addr_read 1 0
run
