// Seed: 1663339869
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6
  );
endmodule
module module_2 (
    output wand id_0,
    output tri id_1,
    output uwire id_2,
    input wire id_3,
    output wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7
);
endmodule
module module_3 #(
    parameter id_0 = 32'd52,
    parameter id_3 = 32'd99
) (
    input  uwire _id_0,
    input  wire  id_1,
    output wor   id_2,
    input  tri   _id_3,
    output uwire id_4,
    input  wand  id_5,
    input  tri0  id_6,
    input  tri   id_7
);
  if (-1 & 1) begin : LABEL_0
    wire [id_3 : -1] id_9;
  end else wor id_10;
  assign id_10 = -1;
  wire  id_11;
  logic id_12;
  ;
  module_2 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_7,
      id_4,
      id_7,
      id_4,
      id_5
  );
  wire [id_0 : 1] id_13, id_14, id_15;
endmodule
