// Seed: 4276763545
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    if (id_1) disable id_4;
    id_4 <= 1;
    deassign id_2;
  end
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri id_4,
    input wor id_5,
    output tri0 id_6
);
  assign id_6 = id_0;
  wire id_8, id_9 = id_8;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8
  );
endmodule
