Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/davissm/Desktop/csse232/ShiftL1/ShiftL1_v1_tb_isim_beh.exe -prj C:/Users/davissm/Desktop/csse232/ShiftL1/ShiftL1_v1_tb_beh.prj work.ShiftL1_v1_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/davissm/Desktop/csse232/ShiftL1/ShiftL1_v1.v" into library work
Analyzing Verilog file "C:/Users/davissm/Desktop/csse232/ShiftL1/ShiftL1_v1_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1007 - "C:/Users/davissm/Desktop/csse232/ShiftL1/ShiftL1_v1.v" Line 26: Element index 12 into in is out of bounds
Completed static elaboration
Compiling module ShiftL1_v1
Compiling module ShiftL1_v1_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/davissm/Desktop/csse232/ShiftL1/ShiftL1_v1_tb_isim_beh.exe
Fuse Memory Usage: 30712 KB
Fuse CPU Usage: 560 ms
