# (C) Copyright 2024 Axelera AI B.V.
# All Rights Reserved
# *** Axelera AI Confidential ***

package:
  name: synopsys_pcie_subsys
  description: "Bender files that links to all relevant RTL sources received from SNPS"
  authors:
    - "Milos Stanisavljevic <milos.stanisavljevic@axelera.ai>"

dependencies:
  synopsys_pcie_subsys_pkg: { path: "pkg" }
  axe_tcl:                  { path: "hw/ip/tech_cell_library/default/rtl" }

export_include_dirs:
  - ${PCIE_WORKSPACE}/src/
  - ${PCIE_CTRL_X4_PATH}/src
  - ${PCIE_CTRL_X4_PATH}/src/include
  - ${PCIE_PHY_PATH}/phy/include
  - ${PCIE_PHY_PATH}/phy/rtl
  - ${PCIE_PHY_PATH}/upcs/include
  - ${PCIE_PHY_PATH}/phy/firmware

# Source files grouped in levels.
# Files in level 0 have no dependencies on files in this package.
# Files in level 1 only depend on files in level 0, files in level 2 on files in levels 1 and 0, etc.
# Files within a level are ordered alphabetically.
sources:
  # CTRL sources, required for simulation, emulation, rtl and synthesis
  - target: rtl
    files:
      # PCIE CTRL RTL
      - ${PCIE_CTRL_X4_PATH}/src/ep_x4_DWC_pcie_ctl_cc_constants.svh
      - ${PCIE_CTRL_X4_PATH}/src/include/ep_x4_pcie_defs.svh
      - ${PCIE_CTRL_X4_PATH}/src/include/ep_x4_cxpl_defs.svh
      - ${PCIE_CTRL_X4_PATH}/src/include/ep_x4_adm_defs.svh
      - ${PCIE_CTRL_X4_PATH}/src/include/ep_x4_DWC_pcie_ctl_all_defs.svh
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_DWC_pcie_pm_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/products/ep_x4_cx_pl_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/products/ep_x4_DWC_pcie_core_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Spif/pkg/ep_x4_spif_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/ep_x4_DWC_pcie_ctl_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bvm02.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm22.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm41.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_rxeidle_squelch.sv
      - ${PCIE_CTRL_X4_PATH}/src/timers/ep_x4_DWC_pcie_tim_gen.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_shadow_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_clk_control_fsm.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_clk_control.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_DWC_pcie_pd_if.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_DWC_pcie_phystatus_fsm.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_DWC_pcie_phystatus_sync.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_DWC_pcie_phystatus_detect.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_DWC_pcie_phystatus_if.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_lane_flip_ctrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_phy_if_cpcie_shadow.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_phy_if_cpcie.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_active_ctrl_aux_timer.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_flag.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pme_ctrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_cfg_pme.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_cfg.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_wakeup.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_rst_control.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_shadow.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_timer.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_active_timer.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_active_flags.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_protocol_fsm.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_link_fsm.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_link_ctrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_active_ctrl_l1sub.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_active_usp_prot_fsm.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_active_usp_link_fsm.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_active_dsp_prot_fsm.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_active_dsp_link_fsm.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_active_l0s_fsm.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_active_ctrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pipe_to_aux_sync.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_gasket_ctrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_DWC_pcie_powerdown_hs.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_DWC_pcie_powerdown_fsm.sv
      - ${PCIE_CTRL_X4_PATH}/src/power_management/ep_x4_pm_ctrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/include/ep_x4_radm_defs.svh
      - ${PCIE_CTRL_X4_PATH}/src/include/ep_x4_port_cfg.svh
      - ${PCIE_CTRL_X4_PATH}/src/include/ep_x4_cap_port_cfg.svh
      - ${PCIE_CTRL_X4_PATH}/src/include/ep_x4_pipe_defines.svh
      - ${PCIE_CTRL_X4_PATH}/src/products/ep_x4_pcie_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_pipe_regif_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_xmlh_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_client_defs_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_defs_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_rtlh_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/svif/ep_x4_ramRd_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/svif/ep_x4_ramWr_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/svif/ep_x4_DW_sbc_cdc_clk_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/svif/ep_x4_DW_sbc_cdc_counters_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/svif/ep_x4_DW_sbc_cdc_e_info_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/svif/ep_x4_DW_sbc_cdc_f_info_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/svif/ep_x4_DW_sbc_cdc_pop_ctl_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/svif/ep_x4_DW_sbc_cdc_pop_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/svif/ep_x4_DW_sbc_cdc_push_ctl_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/svif/ep_x4_DW_sbc_cdc_push_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/svif/ep_x4_DW_sbc_cdc_sync_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/svif/ep_x4_xdlh_replay_timer_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/svif/ep_x4_xdlh_replay_num_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/svif/ep_x4_xdlh_retrain_cnt_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/svif/ep_x4_tx_lp_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Spif/svif/ep_x4_spif_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/timers/ep_x4_DWC_pcie_symbol_timer.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc/ep_x4_DW_sbc.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc/ep_x4_DW_sbc_bound_init.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_delay_n_w_stalling.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_delay_1_w_stalling.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_ram_latency_pipe.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_dw_sel_32b.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm48_sv.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcmmod48.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_lcrc.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_lcrc_unit.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_lane_flip_mux.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_lane_flip.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_tb_lane_flip_mux.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_delay_n.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_delay_n_w_enable.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_lbc.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm03.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm55.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm57.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcmmod57.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm23.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm25.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm36_nhs.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm64_td.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm65_td.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcmmod65_init_td_mod.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm85.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm86.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcmmod86.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm87.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_pipe_regif.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_pipe_regif_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_pipe_regif_phy_shadow_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_pipe_regif_mst.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_pipe_regif_mac_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_pipe_regif_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_pipe_regif_sync.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_lcrc_einj.sv
      - ${PCIE_CTRL_X4_PATH}/src/Spif/ep_x4_spif_state_req.sv
      - ${PCIE_CTRL_X4_PATH}/src/Spif/ep_x4_spif_protocol_dec.sv
      - ${PCIE_CTRL_X4_PATH}/src/Spif/ep_x4_spif_pipeline_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Spif/ep_x4_spif_cfg_if_completer.sv
      - ${PCIE_CTRL_X4_PATH}/src/Spif/ep_x4_spif_cfg_if_requester.sv
      - ${PCIE_CTRL_X4_PATH}/src/Spif/ep_x4_spif_cfg_control.sv
      - ${PCIE_CTRL_X4_PATH}/src/Spif/ep_x4_spif_cfg_mux.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_spif.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_rmlh.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_link.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_rmlh_deskew.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_rmlh_deskew_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_rmlh_deskew3_rd_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_seq_finder.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_seq_finder_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_seq_finder3_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_rmlh_byte_order.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_eidle_infer.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_rmlh_prbs.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_rmlh_prbs_cmp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_scramble.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_scramble_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_scramble3_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_scramble3_parity.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_scramble3_skip_align.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_scramble3_pipe_gen3_scrmbl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_scramble3_pipe_prl16_scrmbl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_scramble3_pipe_scrmbl_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_scramble3_pipe_scrmbl_osdetect.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_rmlh_pipe.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_rmlh_pipe_squelch.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_xmlh.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_ltssm.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_xmlh_pipe.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_xmlh_byte_xmt_top.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_xmlh_arb_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_xmlh_data_gen.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_xmlh_os_gen.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_xmlh_cmp_gen.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_eqctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_eqctl_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_eqpa.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_eqpa_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_min_max_coef.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_margin.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_smlh_margin_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_pipe_adapter.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_pipe_loopback.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_xmlh_crc_einj.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_xmlh_smb_einj.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_pipe_rx_128b130b_osfind.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer1/ep_x4_pipe_rx_128b130b_osfind_lane.sv
      - ${PCIE_CTRL_X4_PATH}/src/Plh/ep_x4_splh.sv
      - ${PCIE_CTRL_X4_PATH}/src/Plh/ep_x4_splh_spif.sv
      - ${PCIE_CTRL_X4_PATH}/src/Plh/ep_x4_rplh.sv
      - ${PCIE_CTRL_X4_PATH}/src/Plh/ep_x4_rplh_token_finder1.sv
      - ${PCIE_CTRL_X4_PATH}/src/Plh/ep_x4_rplh_token_finder3.sv
      - ${PCIE_CTRL_X4_PATH}/src/Plh/ep_x4_rplh_token_finder3_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Plh/ep_x4_rplh_token_finder4.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_sdlh.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_sdlh_spif.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_rdlh_fm_flit_deframe.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_rdlh_link_cntrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_rdlh_tlp_extract.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_rdlh_dlp_extract.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_rdlh.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_tracker.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_tlp_tracker.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_spif_tracker.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_dllp_gen.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_retrybuf.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_detect_dllp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_control_128b.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_tlp_gen_128b.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_tlp_gen_128b_merge.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_tlp_gen_128b_shift.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_128b.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_mux_demux.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_replay_timer.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_replay_num.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_retrain_cnt.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_common.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_spif_datapath.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer2/ep_x4_xdlh_fm_spif_aligner.sv
      - ${PCIE_CTRL_X4_PATH}/src/Plh/ep_x4_xplh_detect_dllp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Plh/ep_x4_xplh_dllp_decoder.sv
      - ${PCIE_CTRL_X4_PATH}/src/Plh/ep_x4_xplh_pm_dllp_decoder.sv
      - ${PCIE_CTRL_X4_PATH}/src/Plh/ep_x4_xplh_spif_mux.sv
      - ${PCIE_CTRL_X4_PATH}/src/Plh/ep_x4_xplh.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_rtlh_fc_decode.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_rtlh_fc_gen.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_rtlh_fc_arb.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_rtlh_tlp_ecrc.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_rtlh_tlp_extract.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_rtlh_tlp_check_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_rtlh_tlp_check.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_rtlh_fc.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_rtlh.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_xtlh_tracker.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_xtlh_merge_128b.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_xtlh_merge_128b_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_xtlh.sv
      - ${PCIE_CTRL_X4_PATH}/src/Layer3/ep_x4_xtlh_ctrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_xadm_tracker.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_xadm_vc_fc.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_xadm_fc.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_xadm_arb.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_xadm_mux.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_xadm_hdr_form.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_xadm_cplq_mng.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_xadm_cplq_client.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_xadm_cplq_cnt.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_xadm_out_formation.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_order_mgr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_order_q.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_crd_return.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_ct_crd_avail.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_inq_mgr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_outq_mgr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_outq_mgr_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_trkr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_q_seg_buf.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_formation.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_idle_detect.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_clk_control.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_filter_ep.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_cpl_lut.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_cpl_filter.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_cpl_lut_vec_extractor.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_qformation.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_xadm.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_radm_ep.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_target_cpl_lut.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_target_np_tracker.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_DWC_pcie_rst_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_atu_out.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_atu_in.sv
      - ${PCIE_CTRL_X4_PATH}/src/Adm/ep_x4_xadm_tlp_einj.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_reg_decode.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_bar_match.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_cfg_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_ats_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_ecfg_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_error_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_pm_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_msi_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_ltr_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_ltr_ctrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_dlink_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_rbar_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_spcie_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_pl16g_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_margin_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_l1sub_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_atu_ctrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_trgt_map.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_pl_pset_coefs.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_pl_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_msg_req.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_int_req.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_msg_arbitration.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_msg_formation.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_msg_gen.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_rasdes_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_rasdes_cmn_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_rasdes_ec_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_rasdes_tba_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_rasdes_einj_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_rasdes_sd_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_rasdes_ecnt.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_rasdes_ec_ramcont.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_rasdes_ramif.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm_vsecdma_reg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Cdm/ep_x4_cdm.sv
      - ${PCIE_CTRL_X4_PATH}/src/products/ep_x4_cx_lp.sv
      - ${PCIE_CTRL_X4_PATH}/src/products/ep_x4_cx_phy_logical.sv
      - ${PCIE_CTRL_X4_PATH}/src/products/ep_x4_cx_top.sv
      - ${PCIE_CTRL_X4_PATH}/src/products/ep_x4_DWC_pcie_core.sv
      - ${PCIE_CTRL_X4_PATH}/src/products/ep_x4_DWC_pcie_native_core.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_gm_constants.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_gs_constants.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edma/ep_x4_DWC_pcie_edma_constants.svh
      - ${PCIE_CTRL_X4_PATH}/src/include/ep_x4_amba_defs.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_slv_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_mstr_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_xali_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_dbi_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_ib_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_bridge_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_tlp_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_crgb_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_staged_arbiter_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Amba/mstr_cpl_buf/ep_x4_DWC_pcie_amba_mstr_cpl_buf_pkg.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_req_dataSerializer_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_req_push_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_aclks_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_cdmregs_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_chanNotify_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_ChRegfile_DB_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_crgb_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_crPop_haltable_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_crPop_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_crPopRdy_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_ctxPop_haltable_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_ctxPop_haltableRdy_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_ctxPush_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_genericData_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_hard_stop_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_HubDbOp_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_llq_crgbRd_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_llq_crgbWr_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_llq_fslots_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_llq_memWr_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_llq_pop_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_llq_popInternal_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_llq_popUpdate_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_llq_push_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_pop_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_readyValid_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_ram1p_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_ram2p_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_ram2p_standard_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_rvData_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_rvOpData_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_status_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_tagMngr_cfg_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_tagPop_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_tagPush_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_tlp_bypass_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_tlp_header_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_tlp_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_tlp_wresp_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_wack_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_nullInjection_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_dbNtfy_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_ChNtfyEn_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/svif/ep_x4_DWC_pcie_edmapf_llFetchNtfy_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_slv_ar_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_slv_aw_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_slv_w_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_slv_r_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_slv_b_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_dbi_ar_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_dbi_aw_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_dbi_w_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_dbi_r_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_dbi_b_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_mstr_ar_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_mstr_aw_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_mstr_w_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_mstr_r_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Axi/svif/ep_x4_DWC_pcie_axi_mstr_b_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/svif/ep_x4_DWC_pcie_bridge_ob_np_dcmp_tsq_clk_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/svif/ep_x4_DWC_pcie_bridge_ob_np_dcmp_tsq_mgr_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/svif/ep_x4_DWC_pcie_bridge_ob_np_dcmp_tsq_pkti_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/svif/ep_x4_DWC_pcie_bridge_ob_np_dcmp_tsq_pkto_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/svif/ep_x4_DWC_pcie_bridge_ob_np_dcmp_tst_clk_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/svif/ep_x4_DWC_pcie_bridge_ob_np_dcmp_tst_llo_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/svif/ep_x4_DWC_pcie_bridge_ob_np_dcmp_tst_wtasg_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/svif/ep_x4_DWC_pcie_bridge_ob_np_dcmp_tst_wtrls_if.svh
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm00_nand.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm00_atpg_mx.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_sync_reset.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm40.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_src_reg_sync.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_dunalign.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_mem_dff.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_e_ae_calc.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_f_af_calc.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_pop_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_pop_ram_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_pop_tap.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_push_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_push_ram_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_push_tap.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_sync_hsk.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_sync_gray.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_sync_fifo.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_sync_wrapper.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/DW_sbc_cdc/ep_x4_DW_sbc_cdc_compat.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_generic_arbiter.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_staged_arbiter.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_tagMngr.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_bus_latch.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_cdc_mux.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/common/ep_x4_DWC_pcie_bridge_llfifo_simple.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/common/ep_x4_DWC_pcie_bridge_intf_mux.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/common/ep_x4_DWC_pcie_bridge_sync_fifo_ram_latency.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/common/ep_x4_DWC_pcie_bridge_async_fifo_ram_latency.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/common/ep_x4_DWC_pcie_bridge_dalign.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/common/ep_x4_DWC_pcie_bridge_binsearch.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_presp_redo.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_presp_core.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/ep_x4_DWC_pcie_amba_ordr_mgr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/ep_x4_DWC_pcie_amba_np.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/ep_x4_DWC_pcie_amba_presp_retime.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_axi_ob_p_formation.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_axi_ob_p_formation_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_axi_ob_np_formation.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_axi_cpl_comp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_axi_cpl_comp_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_axi_cpl_comp_ctl_seq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_axi_cpl_comp_ctl_sbc.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_axi_cpl_comp_ctl_rdr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_axi_cpl_comp_ctl_algn.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_axi_ob_rsp_formation.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_axi_ob_rsp_formation_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_axi_ob.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_bridge_ob_np_dcmp_ts.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_bridge_ob_np_dcmp_tst.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_bridge_ob_np_dcmp_tsq_mgr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_bridge_ob_np_dcmp_tsq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_bridge_ob_np_dcmp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_bridge_ob_np_dcmp_inq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_bridge_ob_np_dcmp_outq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_bridge_ob_np_dcmp_srlzr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_bridge_ob_p_dcmp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_bridge_ob_p_dcmp_inq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/outbound/ep_x4_DWC_pcie_bridge_ob_p_dcmp_outq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/ep_x4_DWC_pcie_amba_pdly.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/ep_x4_DWC_pcie_amba_cdc_fifo_dff.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/mstr_cpl_buf/ep_x4_DWC_pcie_amba_mstr_rsp_tracker.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/mstr_cpl_buf/ep_x4_DWC_pcie_amba_mstr_cpl_formation.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/mstr_cpl_buf/ep_x4_DWC_pcie_amba_mstr_cpl_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/mstr_cpl_buf/ep_x4_DWC_pcie_amba_mstr_cpl_ctl_wr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/mstr_cpl_buf/ep_x4_DWC_pcie_amba_mstr_cpl_ctl_luts.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/mstr_cpl_buf/ep_x4_DWC_pcie_amba_mstr_cpl_ctl_cplq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/mstr_cpl_buf/ep_x4_DWC_pcie_amba_mstr_cpl_ctl_rd.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/mstr_cpl_buf/ep_x4_DWC_pcie_amba_mstr_cpl_ctl_rd_dly.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/mstr_cpl_buf/ep_x4_DWC_pcie_amba_mstr_cpl_dma_rordr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/mstr_cpl_buf/ep_x4_DWC_pcie_amba_client_cpl_dword_algn.sv
      - ${PCIE_CTRL_X4_PATH}/src/Amba/mstr_cpl_buf/ep_x4_DWC_pcie_amba_mstr_cpl_buf.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_ib_msg_hdlr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_ibdecomp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_ib.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_ibreq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_ib_pseq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_ib_pseq_pervc.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_ibrouter.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_rd_queue_ordr_pervc.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_mrf.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_np_q_fifo.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_rdwr_queue.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_ib_rd_dcmp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_ib_rd_dcmp_inq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_ib_wr_dcmp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/inbound/ep_x4_DWC_pcie_bridge_ib_wr_dcmp_inq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_gs_req.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_gs_resp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_gs_sm.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slvdb_trkr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_gs_dbi.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_gm_core.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_rs.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_gm.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_gm_mcb_arb.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_misb.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_sisb.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_slv_if.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_dbi_if.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/common/ep_x4_DWC_pcie_bridge_intf_demux.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_wr_rsp_ordr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_tag_mngr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_trkr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_wreq_if.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_wreq_wrp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_wreq_lnull.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_wreq_tnull.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_wreq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_atu.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_rreq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_rsp_wrp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_rsp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv_err_rsp.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_slv.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/dbi/ep_x4_DWC_pcie_axi_dbi.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_flush_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Bridge/slave/ep_x4_DWC_pcie_axi_wakeup_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_clk_ctrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_clkrst.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_axi_bridge.sv
      - ${PCIE_CTRL_X4_PATH}/src/Axi/ep_x4_DWC_pcie_axi_dual_sbdt_if.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edma/ep_x4_DWC_pcie_edma_rdbuff_lut.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edma/ep_x4_DWC_pcie_edma_rdbuff_ctrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edma/ep_x4_DWC_pcie_edma_rdbuff_pipe_delay.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edma/ep_x4_DWC_pcie_edma_rdbuff_dword_align.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edma/ep_x4_DWC_pcie_edma_cdm_crgb.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_main_clk_detect.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_tlpFetchSize.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_mwr2wack.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_pReqMonitor.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_wackAdapter.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_cdm_delay.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_fetchQ_crgb_ramInterconnector.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_tlp_npHalter.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_tlp_pHalter.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_tlp_2to1_arb.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_tlp_3to1_arb.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_cpl2mwr_push.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_cpl2mwr_pop.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_cpl2mwr_update.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_cpl2mwr_flush.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_cpl2mwr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_tlp_delay.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_rslice_dly.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_req.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_req_ctxPop.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_req_latencyManager.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_req_serializer.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_stsh_xfpMngr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_stsh_msiMngr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_stsh_stsHub.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ram1p_delay.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_ll_hub.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_fetchQ_crgb.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_tlp_fifo.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_ll_tlpctx.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_crgb.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_ll_fetch.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_fetchQ_virtualMemCtrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_fetchQ_push.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_fetchQ_pop.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_glbCtx.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_glbCtx_registers.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_ctx.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_ctx_hub.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_stsh_monitor.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_ll_cplq.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_ll_cpl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_stsh_intMngr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_stsh.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_ll.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_fetchQ.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_lutMngr_hub.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_crgb_1to5_rtr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_crgb_remapper.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_dbreg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_dbMngr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_damper.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_nullBRespInjection.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_nullCplInjection.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_nullFilter.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ctrl_hardStopMngr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_dtarg_arb_tagger.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_tagMngr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_rdbuff_cdm2cfg.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_rdbuff_splitter.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_rdbuff_cplMux.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_rdbuff_rordr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_rdbuff_core.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_rdbuff.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_crgb_1to2_rtr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_lutMngr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_tlp_1to2_rtr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_dxali_arb_tagger.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ram2p_wrapper.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_ram2p_interfaceAdapter.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_untagger.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_xali_rtr.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_dxali_arb.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_dtarg_arb.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_luid_remapper.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_arbiter.sv
      - ${PCIE_CTRL_X4_PATH}/src/Edmapf/ep_x4_DWC_pcie_edmapf_wrapper.sv
      - ${PCIE_CTRL_X4_PATH}/src/products/ep_x4_DWC_pcie_app_layer.sv
      - ${PCIE_CTRL_X4_PATH}/src/ep_x4_DWC_pcie_ctl.sv
      - ${PCIE_CTRL_X4_PATH}/src/ep_x4_DWC_pcie_ctl-undef.v
  # CTRL sources not required for synthesis
  - target: all(not(synthesis), rtl)
    files:
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm00_and.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm21.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm00_or.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm00_ck_gt_lat.sv
      - ${PCIE_CTRL_X4_PATH}/src/common/ep_x4_DWC_pcie_ctl_bcm00_mx.sv
  # CTRL sources only required for synthesis
  - target: all(synthesis, rtl, asic, sf5a)
    files:
      - ${PCIE_WORKSPACE}/syn_fc/design_specific/dwc_c20pcie4_phy_x4_ns_bcm_tech_map.v
      - ${PCIE_WORKSPACE}/syn_fc/design_specific/ep_x4_DWC_pcie_ctl_bcm00_and.sv
      - ${PCIE_WORKSPACE}/syn_fc/design_specific/ep_x4_DWC_pcie_ctl_bcm00_ck_gt_lat.sv
      - ${PCIE_WORKSPACE}/syn_fc/design_specific/ep_x4_DWC_pcie_ctl_bcm21.sv
      - ${PCIE_WORKSPACE}/syn_fc/design_specific/ep_x4_DWC_pcie_ctl_bcm00_mx.sv
      - ${PCIE_WORKSPACE}/syn_fc/design_specific/ep_x4_DWC_pcie_ctl_bcm00_or.sv
  # PHY top-level wrapper, phy-utility-block (PUB), and integration sources (not for synthesis, special defines)
  - target: all(not(synthesis), rtl, not(emulation))
    defines:
      DWC_C20PCIE4_X4NS_DISABLE_IF_ASSERTIONS:
      DWC_C20PCIE4_X4NS_DISABLE_PIPE_BCM_ASSERTIONS:
      DWC_C20PCIE4_X4NS_ALU_DISABLE:
      DWC_C20PCIE4_X4NS_ANA_BEHAV:
      DWC_C20PCIE4_X4NS_ANA_SHORT_RESET:
      DWC_C20PCIE4_X4NS_DISABLE_RXTX_REQ_IRQ:
      DWC_C20PCIE4_X4NS_FAST_BG_WAIT:
      DWC_C20PCIE4_X4NS_FAST_CONT_ADAPT:
      DWC_C20PCIE4_X4NS_FAST_CONT_CAL_ADAPT:
      DWC_C20PCIE4_X4NS_FAST_PWRUP:
      DWC_C20PCIE4_X4NS_FAST_RXDET:
      DWC_C20PCIE4_X4NS_FAST_RX_ADAPT:
      DWC_C20PCIE4_X4NS_FAST_RX_PWRUP:
      DWC_C20PCIE4_X4NS_FAST_RX_STARTUP_CAL:
      DWC_C20PCIE4_X4NS_FAST_SUP:
      DWC_C20PCIE4_X4NS_FAST_TX_STARTUP_CAL:
      DWC_C20PCIE4_X4NS_FAST_VCM_HOLD:
      DWC_C20PCIE4_X4NS_FAST_VCO_CAL:
      DWC_C20PCIE4_X4NS_FAST_VCO_WAIT:
      DWC_C20PCIE4_X4NS_FW_FAST_SIM:
      DWC_C20PCIE4_X4NS_REF_100M:
      DWC_C20PCIE4_X4NS_SHORT_RESET:
      DWC_C20PCIE4_X4NS_SIM_GTECH:
      DWC_C20PCIE4_X4NS_SIM_MODE:
    files:
      - ${PCIE_WORKSPACE}/src/dwc_c20pcie4_upcs_x4_ns_upcs_defaults.v
      - ${PCIE_PHY_PATH}/phy/firmware/dwc_c20pcie4_phy_x4_ns_c20_all_context_upcs.v
      - ${PCIE_PHY_PATH}/phy/firmware/dwc_c20pcie4_phy_x4_ns_c20_context_sel_upcs_ref_100m.v
      - ${PCIE_PHY_PATH}/phy/firmware/dwc_c20pcie4_phy_x4_ns_pcs_raw_mem_rst_ref_100m.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_creg_jtag.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_cr_rw_mem.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_gen_pipe_dly.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_jtag_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_jtag_fsm.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_jtag_reg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_jtag_shdw_reg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_aon_rx.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_aon_tx.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_aon_x4.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_apb2cr.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_arbt.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_asic_in.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_asic_out.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_ate_alu.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cmn_creg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cmn.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cntx_base_addr_gen.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cntx_rstr_arbiter.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cntx_rstr_core.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cntx_rstr_scheduler.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cntx_rstr.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cr_decode.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_creg_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cr_r_reg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cr_rw_mem_reg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cr_rw_reg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_dualport_fifo.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_ext_arbt_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_mx.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_buf.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_bus_sync_flag.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_bus_sync.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_clk_and2.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_clk_gate.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_clk_mux.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_clk_or2.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_glcm.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_la_en.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_mux.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_and2.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_or2.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_pcatch.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_rr_arbt.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_rst_sync.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_sync.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_irq_gen.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_lane2link_mapper.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_lane_fsm.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_link_rdy_flag_gen.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_and3.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_aon_cmn.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_mpll_force_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_raddr_mng.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_req_sync_fsm.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_cntx_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_creg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_ctl_cdr.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_fw_xface.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_irq_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_pcs_xface.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_pma_xface.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_sram_bootloader.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_cntx_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_creg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_fw_xface.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_irq_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_pcs_xface.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_pma_xface.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_waddr_mng.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_x4.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_upcs_pcs_x4_x4.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_clk_div_flop_base.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_clk_div_pulse_gate.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm41.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_sync.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_clk_ctl.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_pwr_ctl.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_rx_serdes.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_rx.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_tx_serdes.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_tx.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_perlane_clk_ctl.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_10b8b.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_8b10b.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_bitreversal.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_clk_data_mux2.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_clk_mux2.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_estore.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_and16.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_and2.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_and4.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_and.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_buf.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_buf_nodly.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_bus_sync.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_delay.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_mux4.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_mux.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_or16.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_or2.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_or4.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_or.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_rst_sync.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_sync_handshake.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_glue.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_ctl.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_if.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_mac_shadow_reg.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_mst.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_mux.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_phy_reg.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_slv.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_pcatch.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_phy_cfg.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rst_sync_ndepth.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_align_8b10b.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_blk_dec.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_cdr_valid.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_eq.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_gasket_16b32b.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_gasket.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_los_filt.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_skp_align.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_sync_align.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_serdes_data_reorder.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_ani_clk_buf.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_ani_clk_gate.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_clk_gate.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_clk_mux4.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_clk_mux.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_clk_or2.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_dummy_scan_clk_mux.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_mx.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_ck_dff_clrn.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cr_inline_reg.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_pipe_xface.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_dtb.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_dff_prstn.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_or.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_ck_gt_lat.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_ck_gt_lat.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_and.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_ck_or.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm41.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm36_nhs.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_ck_mx.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_buf.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_ck_and.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_dff_clrn.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm40.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_and.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm21.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_or.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_ck_buf.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm21.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_ck_mx.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm40.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_atpg_mx.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm36_nhs.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_ck_or.v
      - ${PCIE_PHY_PATH}/upcs/include/dwc_c20pcie4_upcs_x4_ns_BCM_bvm02.v
      - ${PCIE_PHY_PATH}/upcs/include/dwc_c20pcie4_upcs_x4_ns_BCM_sva08.v
      - ${PCIE_PHY_PATH}/upcs/include/dwc_c20pcie4_upcs_x4_ns_BCM_sva01.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_atpg_mx.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_dff_clrn.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_BCM_sva01.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_BCM_sva08.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_BCM_bvm02.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_ck_buf.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_dummy_scan_rst_mux.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_stepdown.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_stepup.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_tx_data_out.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_tx_eq.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_tx_gasket.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_tx_pattern_gen.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_tx_sym_enc.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_tx_sync_enc.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_sync_clk_en_gen.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_sync_clk_en_gen_x4.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_upcs_clk_ctl.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_upcs_lane.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_upcs_pipe_ctl_x4_x4.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_force_freq_tune.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_force_mpll_coarse_tune.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_phy_bcm_tx_lane1_assertion_ctrl.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_phy_bcm_tx_lane0_assertion_ctrl.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_phy_bcm_tx_lane2_assertion_ctrl.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_phy_bcm_tx_lane3_assertion_ctrl.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_phy_bcm_rx_lane1_assertion_ctrl.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_phy_bcm_rx_lane0_assertion_ctrl.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_phy_bcm_rx_lane2_assertion_ctrl.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_phy_bcm_rx_lane3_assertion_ctrl.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_phy_bcm_cmn_assertion_ctrl.v
      - ${PCIE_PHY_PATH}/macro/rtl/dwc_c20pcie4_upcs_x4_ns_x4_x4_pipe.v
  - target: all(emulation)
    defines:
    files:
      - ${REPO_ROOT}/hw/impl/europa/blocks/pcie/dv/sv/stub/DWC_pcie_phy_top_stub.v
  # pma.ana is stub if target is not pcie to reduce simulation time on top
  - target: all(not(synthesis), rtl, not(emulation), not(pcie))
    files:
      - ${REPO_ROOT}/hw/impl/europa/blocks/pcie/dv/sv/stub/dwc_c20pcie4_pma_x4_ns_gtech_stub.v
  # pma.ana is not stub if target is pcie
  - target: all(not(synthesis), rtl, not(emulation), pcie)
    files:
      - ${PCIE_PHY_PATH}/pma/behavior/dwc_c20pcie4_pma_x4_ns_gtech.v
  # PHY top-level wrapper, phy-utility-block (PUB), and integration sources (only for synthesis)
  - target: all(synthesis, rtl, asic, sf5a, not(emulation))
    defines:
      DWC_C20PCIE4_X4NS_DISABLE_IF_ASSERTIONS:
      DWC_C20PCIE4_X4NS_DISABLE_PIPE_BCM_ASSERTIONS:
      DWC_C20PCIE4_X4NS_PADS_LIB:
      DWC_C20PCIE4_X4NS_PMA_LIB:
      DWC_C20PCIE4_X4NS_REF_100M:
      DWC_C20PCIE4_X4NS_SYNTH_MODE:
      ENABLE_TECH_CELL_MAPPING:
    files:
      - ${PCIE_WORKSPACE}/src/dwc_c20pcie4_upcs_x4_ns_upcs_defaults.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_creg_jtag.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_cr_rw_mem.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_gen_pipe_dly.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_jtag_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_jtag_fsm.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_jtag_reg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_jtag_shdw_reg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_aon_rx.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_aon_tx.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_aon_x4.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_apb2cr.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_arbt.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_asic_in.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_asic_out.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_ate_alu.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cmn_creg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cmn.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cntx_base_addr_gen.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cntx_rstr_arbiter.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cntx_rstr_core.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cntx_rstr_scheduler.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cntx_rstr.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cr_decode.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_creg_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cr_r_reg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cr_rw_mem_reg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cr_rw_reg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_dualport_fifo.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_ext_arbt_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_mx.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_buf.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_bus_sync_flag.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_bus_sync.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_clk_and2.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_clk_gate.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_clk_mux.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_clk_or2.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_glcm.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_la_en.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_mux.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_and2.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_or2.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_pcatch.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_rr_arbt.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_rst_sync.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_sync.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_irq_gen.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_lane2link_mapper.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_lane_fsm.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_link_rdy_flag_gen.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_gen_and3.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_aon_cmn.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_mpll_force_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_raddr_mng.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_req_sync_fsm.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_cntx_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_creg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_ctl_cdr.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_fw_xface.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_irq_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_pcs_xface.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx_pma_xface.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_rx.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_sram_bootloader.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_cntx_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_creg.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_fw_xface.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_irq_ctl.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_pcs_xface.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx_pma_xface.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_tx.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_waddr_mng.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_x4.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_upcs_pcs_x4_x4.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_clk_div_flop_base.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_clk_div_pulse_gate.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm41.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_sync.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_clk_ctl.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_pwr_ctl.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_rx_serdes.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_rx.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_tx_serdes.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_tx.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_perlane_clk_ctl.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_10b8b.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_8b10b.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_bitreversal.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_clk_data_mux2.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_clk_mux2.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_estore.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_and16.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_and2.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_and4.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_and.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_buf.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_buf_nodly.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_bus_sync.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_delay.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_mux4.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_mux.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_or16.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_or2.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_or4.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_or.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_rst_sync.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_gen_sync_handshake.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_glue.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_ctl.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_if.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_mac_shadow_reg.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_mst.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_mux.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_phy_reg.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc_slv.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_lpc.sv
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_pcatch.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_phy_cfg.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rst_sync_ndepth.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_align_8b10b.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_blk_dec.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_cdr_valid.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_eq.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_gasket_16b32b.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_gasket.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_los_filt.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_skp_align.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_rx_sync_align.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_serdes_data_reorder.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_ani_clk_buf.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_ani_clk_gate.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_clk_gate.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_clk_mux4.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_clk_mux.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_clk_or2.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_dummy_scan_clk_mux.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_mx.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_ck_dff_clrn.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_pcs_raw_cr_inline_reg.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_lane_pipe_xface.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_dtb.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_dff_prstn.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_or.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_ck_gt_lat.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_ck_gt_lat.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_and.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_ck_or.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm41.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm36_nhs.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_ck_mx.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_buf.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_ck_and.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_dff_clrn.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm40.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_and.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm21.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_or.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_ck_buf.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm21.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_ck_mx.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm40.v
      - ${PCIE_PHY_PATH}/phy/rtl/dwc_c20pcie4_phy_x4_ns_BCM_bcm00_atpg_mx.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm36_nhs.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_ck_or.v
      - ${PCIE_PHY_PATH}/upcs/include/dwc_c20pcie4_upcs_x4_ns_BCM_bvm02.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_atpg_mx.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_dff_clrn.v
      - ${PCIE_PHY_PATH}/phy/include/dwc_c20pcie4_phy_x4_ns_BCM_bvm02.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_BCM_bcm00_ck_buf.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_SPECIAL_dummy_scan_rst_mux.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_stepdown.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_stepup.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_tx_data_out.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_tx_eq.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_tx_gasket.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_tx_pattern_gen.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_tx_sym_enc.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_pipe_tx_sync_enc.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_sync_clk_en_gen.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_sync_clk_en_gen_x4.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_upcs_clk_ctl.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_upcs_lane.v
      - ${PCIE_PHY_PATH}/upcs/rtl/dwc_c20pcie4_upcs_x4_ns_upcs_pipe_ctl_x4_x4.v
      - ${PCIE_PHY_PATH}/macro/rtl/dwc_c20pcie4_upcs_x4_ns_x4_x4_pipe.v
  # Memory wrappers
  - target: all(not(asic), not(fpga), not(emulation), rtl)
    defines:
      rom_ext_cntx_binfile: ${PCIE_PHY_PATH}/phy/firmware/dwc_c20pcie4_phy_x4_ns_pcs_raw_ref_100m_ext_rom.bin
    files:
      - ${PCIE_WORKSPACE}/src/DWC_pcie_subsystem_cc_constants.v
      - ${PCIE_PHY_PATH}/phy/testbench/tb_pcs_raw_ext_rom.v
      - sram_wrappers_functional/ram1p.v
      - sram_wrappers_functional/ram2p.v
      - sram_wrappers_functional/ram_delay_n.v
      - sram_wrappers_functional/ram_1p_wrapper.v
      - sram_wrappers_functional/ram_2p_1c_wrapper.v
      - sram_wrappers_functional/ram_2p_2c_wrapper.v
      - sram_wrappers_functional/DWC_pcie_ctrl_memory_top.sv
      - sram_wrappers_functional/DWC_pcie_phy_memory_top.sv
  - target: all(asic, sf5a, rtl)
    files:
      - ${PCIE_WORKSPACE}/src/DWC_pcie_subsystem_cc_constants.v
      - sram_wrappers_sf5a/ram_1p_wrapper.sv
      - sram_wrappers_sf5a/ram_2p_1c_wrapper.sv
      - sram_wrappers_sf5a/ram_2p_2c_wrapper.sv
      - sram_wrappers_sf5a/DWC_pcie_ctrl_memory_top.sv
  - target: all(asic, sf5a, rtl, not(emulation))
    files:
      - sram_wrappers_sf5a/DWC_pcie_phy_memory_top.sv
  # Subsystem components
  - target: all(any(rtl, simulation), not(emulation))
    files:
      # PCIE subsystem components RTL
      - ${PCIE_WORKSPACE}/src/DWC_pcie_subsystem_cc_constants.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_apb_bridge.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_clkrst_cpcie.sv
      - ${PCIE_WORKSPACE}/src/DWC_pcie_clkrst_sfsm.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_ctrl_top.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_gen_ctrl.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_phy_top.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_sync_p2l.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_phy_adapter.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_phy_ctrl.v
      - ${PCIE_WORKSPACE}/src/DWC_phy_apb_bridge.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_ssif_sync.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_fsm_track.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_msi_gen.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_pri_enc.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_diag_bus.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_dbg_ctrl.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_sii_int_csr.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_sii_int_ctrl.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_sii_ctrl.v
      - ${PCIE_WORKSPACE}/src/stdcells.v
      - ${PCIE_WORKSPACE}/src/sync_generic.v
      - ${PCIE_WORKSPACE}/src/sync_reset.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_subsystem.v
  - target: all(emulation, not(dft))
    files:
      # PCIE subsystem components RTL
      - ${PCIE_WORKSPACE}/src/DWC_pcie_subsystem_cc_constants.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_apb_bridge.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_clkrst_cpcie.sv
      - ${PCIE_WORKSPACE}/src/DWC_pcie_clkrst_sfsm.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_ctrl_top.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_gen_ctrl.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_sync_p2l.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_ssif_sync.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_fsm_track.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_msi_gen.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_pri_enc.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_diag_bus.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_dbg_ctrl.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_sii_int_csr.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_sii_int_ctrl.v
      - ${PCIE_WORKSPACE}/src/DWC_pcie_sii_ctrl.v
      - ${PCIE_WORKSPACE}/src/stdcells.v
      - ${PCIE_WORKSPACE}/src/sync_generic.v
      - ${PCIE_WORKSPACE}/src/sync_reset.v
      - ${REPO_ROOT}/hw/impl/europa/blocks/pcie/rtl/DWC_pcie_subsystem_model.v
