// Seed: 862963522
module module_0 (
    output uwire id_0,
    output wor id_1,
    input uwire id_2,
    output wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6
);
  logic id_8;
  ;
  assign module_1.id_31 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd55,
    parameter id_8  = 32'd19
) (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wire id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri0 _id_8,
    output wand id_9,
    output tri id_10,
    output tri0 id_11,
    input wire _id_12,
    input supply0 id_13,
    output tri0 id_14,
    output supply0 id_15,
    output supply1 id_16,
    input uwire id_17,
    input wand id_18,
    input wor id_19
    , id_35,
    input tri0 id_20,
    output wand id_21,
    input wire id_22,
    input uwire id_23,
    input uwire id_24,
    input supply0 id_25,
    input wire id_26,
    output tri0 id_27,
    input wand id_28,
    input wand id_29,
    input tri0 id_30,
    output tri0 id_31,
    input supply1 id_32[id_8 : id_12],
    output tri0 id_33
);
  assign id_3 = id_20;
  always begin : LABEL_0
    $clog2(18);
    ;
    SystemTFIdentifier;
  end
  module_0 modCall_1 (
      id_15,
      id_3,
      id_6,
      id_16,
      id_18,
      id_18,
      id_2
  );
  wire id_36;
  ;
  assign id_33 = id_29;
endmodule
