                                             22-Lane 16-Port PCIe® Gen2                                               89HPES22H16G2
                                             System Interconnect Switch                                                         Data Sheet
                                       ®
Device Overview                                                                        • Drive strength
                                                                                 
                                                                                     Switch Partitioning
    The 89HPES22H16G2 is a member of the IDT PRECISE™ family of
PCI Express® switching solutions. The PES22H16G2 is a 22-lane, 16-                 – IDT proprietary feature that creates logically independent
port system interconnect switch optimized for PCI Express Gen2 packet                   switches in the device
switching in high-performance applications, supporting multiple simulta-           – Supports up to 16 fully independent switch partitions
neous peer-to-peer traffic flows. It provides connectivity and switching           – Configurable downstream port device numbering
functions between a PCI Express upstream port and up to fifteen down-              – Supports dynamic reconfiguration of switch partitions
stream ports and supports switching between downstream ports.                          • Dynamic port reconfiguration — downstream, upstream
Features                                                                               • Dynamic migration of ports between partitions
    
       High Performance Non-Blocking Switch Architecture                               • Movable upstream port within and between switch partitions
                                                                                 
       – Sixteen maximum switch ports                                                Initialization / Configuration
          • Two x4 ports                                                           – Supports Root (BIOS, OS, or driver), Serial EEPROM, or
          • Fourteen x1 ports                                                           SMBus switch initialization
       – Integrated SerDes supports 5.0 GT/s Gen2 and 2.5 GT/s                     – Common switch configurations are supported with pin strap-
           Gen1 operation                                                               ping (no external components)
       – Delivers 22 GBps (176 Gbps) of aggregate switching capacity               – Supports in-system Serial EEPROM initialization/program-
                                                                                        ming
       – Supports up to 128 Bytes to 2 KB maximum payload size                   
                                                                                     Quality of Service (QoS)
       – Low latency cut-through architecture
                                                                                   – Port arbitration
       – Supports one virtual channel and eight traffic classes
      Standards and Compatibility
                                                                                       • Round robin
                                                                                   – Request metering
       – PCI Express Base Specification 2.0 compliant                                  • IDT proprietary feature that balances bandwidth among
       – Implements the following optional PCI Express features                            switch ports for maximum system throughput
          • Advanced Error Reporting (AER) on all ports                            – High performance switch core architecture
          • End-to-End CRC (ECRC)                                                      • Combined Input Output Queued (CIOQ) switch architecture
                                                                                           with large buffers
          • Access Control Services (ACS)                                        
          • Power Budgeting Enhanced Capability                                      Multicast
                                                                                   – Compliant to the PCI-SIG multicast ECN
          • Device Serial Number Enhanced Capability                               – Supports arbitrary multicasting of Posted transactions
          • Sub-System ID and Sub-System Vendor ID Capability                      – Supports 64 multicast groups
          • Internal Error Reporting ECN                                           – Multicast overlay mechanism support
          • Multicast ECN                                                          – ECRC regeneration support
                                                                                 
          • VGA and ISA enable                                                       Clocking
          • L0s and L1 ASPM                                                        – Supports 100 MHz and 125 MHz reference clock frequencies
          • ARI ECN                                                                – Flexible port clocking modes
     
        Port Configurability                                                           • Common clock
       – x4, x2, and x1 ports                                                          • Non-common clock
          • Ability to merge adjacent x4 ports to create a x8 port                     • Local port clock with SSC and port reference clock input
       – Automatic per port link width negotiation (x4 → x2 → x1)                
                                                                                     Hot-Plug and Hot Swap
       – Crosslink support                                                         – Hot-plug controller on all ports
       – Automatic lane reversal
                                                                                       • Hot-plug supported on all downstream switch ports
       – Autonomous and software managed link width and speed
           control                                                                 – All ports support hot-plug using low-cost external I2C I/O
       – Per lane SerDes configuration                                                  expanders
          • De-emphasis                                                            – Configurable presence detect supports card and cable appli-
                                                                                        cations
          • Receive equalization
                                  IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
                                                                      1 of 57                                               November 28, 2011


IDT 89HPES22H16G2 Data Sheet
   – GPE output pin for hot-plug event notification                     Product Description
      • Enables SCI/SMI generation for legacy operating system              Utilizing standard PCI Express interconnect, the PES22H16G2
         support                                                        provides the most efficient I/O connectivity for applications requiring
   – Hot swap capable I/O                                               high throughput, low latency, and simple board layout with a minimum
   Power Management
                                                                        number of board layers. It provides 176 Gbps of aggregated, full-duplex
   – Supports D0, D3hot and D3 power management states                  switching capacity through 22 integrated serial lanes, using proven and
   – Active State Power Management (ASPM)                               robust IDT technology. Each lane provides 5 GT/s of bandwidth in both
      • Supports L0, L0s, L1, L2/L3 Ready and L3 link states            directions and is fully compliant with PCI Express Base Specification,
                                                                        Revision 2.0.
      • Configurable L0s and L1 entry timers allow performance/
         power-savings tuning                                               The PES22H16G2 is based on a flexible and efficient layered archi-
   – Supports PCI Express Power Budgeting Capability                    tecture. The PCI Express layer consists of SerDes, Physical, Data Link
   – SerDes power savings                                               and Transaction layers in compliance with PCI Express Base specifica-
                                                                        tion Revision 2.0. The PES22H16G2 can operate either as a store and
      • Supports low swing / half-swing SerDes operation
                                                                        forward switch. It supports eight Traffic Classes (TCs) and one Virtual
      • SerDes optionally turned-off in D3hot
                                                                        Channel (VC) with sophisticated resource management to enable effi-
      • SerDes associated with unused ports are turned-off
                                                                        cient switching and I/O connectivity.
      • SerDes associated with unused lanes are placed in a low
         power state                                                        The PES22H16G2 is a partitionable PCIe switch. This means that in
   54 General Purpose I/O                                              addition to operating as a standard PCI express switch, the
                                                                       PES22H16G2 ports may be partitioned into groups that logically
    Reliability, Availability and Serviceability (RAS)
                                                                        operate as completely independent PCIe switches. Figure 2 illustrates a
   – ECRC support
   – AER on all ports                                                   three partition PES22H16G2 configuration.
   – SECDED ECC protection on all internal RAMs
   – End-to-end data path parity protection
   – Checksum Serial EEPROM content protected
   – Autonomous link reliability (preserves system operation in the
      presence of faulty links)
   – Ability to generate an interrupt (INTx or MSI) on link up/down
      transitions
  
    Test and Debug
   – On-chip link activity and status outputs available for Port 0
       (upstream port)
   – Per port link activity and status outputs available using
       external I2C I/O expander for all other ports
   – SerDes test modes
   – Supports IEEE 1149.6 AC JTAG and IEEE 1149.1 JTAG
  
    Power Supplies
   – Requires only two power supply voltages (1.0 V and 2.5 V).
       Note that a 3.3V is preferred for VDDI/O
   – No power sequencing requirements
   Packaged in a 35mm x 35mm 1156-ball Flip Chip BGA with
    1mm ball spacing
                                                                 2 of 57                                                November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Block Diagram
                                               x4/x2/x1                                                              x4/x2/x1
                                                SerDes                                                                SerDes
                                      DL/Transaction Layer                                                      DL/Transaction Layer
                                                              (Port 0)                                    (Port 1)
                             Route Table                                                                                                  Port
                                                                                                                                     Arbitration
                                                                       16-Port Switch Core
                            Frame Buffer                                                                                              Scheduler
          DL/Transaction Layer       DL/Transaction Layer                                                 DL/Transaction Layer                DL/Transaction Layer
                SerDes                         SerDes                                                             SerDes                               SerDes
                  x1                              x1                                                                x1                                   x1
               (Port 2)                       (Port 3)                                                            (Port 14)                           (Port 15)
                                                                    22 PCI Express Lanes
                                                                 2 x4 ports and 14 x1 ports
                                                                 Figure 1 Internal Block Diagram
                                            Partition 1                                        Partition 2                           Partition 3
                                         Upstream Port                                      Upstream Port                          Upstream Port
                                                P2P                                                P2P                                   P2P
                                               Bridge                                             Bridge                                Bridge
                                   Partition 1 – Virtual PCI Bus                      Partition 2 – Virtual PCI Bus         Partition 3 – Virtual PCI Bus
                    P2P             P2P                    P2P            P2P          P2P                    P2P            P2P                    P2P
                   Bridge          Bridge                 Bridge         Bridge       Bridge                 Bridge         Bridge                 Bridge
                                            Partition 1                                         Partition 2                          Partition 3
                                      Downstream Ports                                    Downstream Ports                     Downstream Ports
                                                      Figure 2 Example of Usage of Switch Partitioning
                                                                             3 of 57                                                                      November 28, 2011


   IDT 89HPES22H16G2 Data Sheet
SMBus Interface
    The PES22H16G2 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES22H16G2,
allowing every configuration register in the device to be read or written by an external agent. The master interface allows the default configuration
register values of the PES22H16G2 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is
also used by an external Hot-Plug I/O expander.
    Each of the two SMBus interfaces contain an SMBus clock pin and an SMBus data pin. In addition, the slave SMBus has SSMBADDR1 and
SSMBADDR2 pins. As shown in Figure 3, the master and slave SMBuses may only be used in a split configuration.
                                                                                 Processor          Other
                                                              Switch
                                                                                  SMBus     ...    SMBus
                                                                                   Master         Devices
                                                                     SSMBCLK
                                                                     SSMBDAT
                                                                     MSMBCLK
                                                                     MSMBDAT
                                                                                              Hot-Plug
                                                                                  Serial
                                                                                                 I/O
                                                                                EEPROM
                                                                                              Expander
                                                          Figure 3 Split SMBus Interface Configuration
    The switch’s SMBus master interface does not support SMBus arbitration. As a result, the switch’s SMBus master must be the only master in the
SMBus lines that connect to the serial EEPROM and I/O expander slaves. In the split configuration, the master and slave SMBuses operate as two
independent buses; thus, multi-master arbitration is not required.
Hot-Plug Interface
    The PES22H16G2 supports PCI Express Hot-Plug on each downstream port (ports 1 through 15). To reduce the number of pins required on the
device, the PES22H16G2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface.
Following reset and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES22H16G2 generates an SMBus transaction
to the I/O expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is
received on the IOEXPINTN input pin (alternate function of GPIO) of the PES22H16G2. In response to an I/O expander interrupt, the PES22H16G2
generates an SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.
General Purpose Input/Output
    The PES22H16G2 provides 54 General Purpose I/O (GPIO) pins that may be individually configured as general purpose inputs, general purpose
outputs, or alternate functions. Some GPIO pins are shared with other on-chip functions. These alternate functions may be enabled via software,
SMBus slave interface, or serial configuration EEPROM.
Pin Description
    The following tables list the functions of the pins provided on the PES22H16G2. Some of the functions listed may be multiplexed onto the same
pin. The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero
(low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
Differential signals end with a suffix “N” or “P.” The differential signal ending in “P” is the positive portion of the differential pair and the differential signal
ending in “N” is the negative portion of the differential pair.
                                                                             4 of 57                                                      November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                Signal       Type                                Name/Description
              PE00RP[3:0]      I    PCI Express Port 0 Serial Data Receive. Differential PCI Express receive pairs for
              PE00RN[3:0]           port 0.
              PE00TP[3:0]      O    PCI Express Port 0 Serial Data Transmit. Differential PCI Express transmit pairs for
              PE00TN[3:0]           port 0.
              PE01RP[3:0]      I    PCI Express Port 1 Serial Data Receive. Differential PCI Express receive pairs for
              PE01RN[3:0]           port 1. When port 0 is merged with port 1, these signals become port 0 receive pairs
                                    for lanes 4 through 7.
              PE01TP[3:0]      O    PCI Express Port 1 Serial Data Transmit. Differential PCI Express transmit pairs for
              PE01TN[3:0]           port 1. When port 0 is merged with port 1, these signals become port 0 transmit pairs
                                    for lanes 4 through 7.
               PE02RP[0]       I    PCI Express Port 2 Serial Data Receive. Differential PCI Express receive pair for
               PE02RN[0]            port 2.
               PE02TP[0]       O    PCI Express Port 2 Serial Data Transmit. Differential PCI Express transmit pair for
               PE02TN[0]            port 2.
               PE03RP[0]       I    PCI Express Port 3 Serial Data Receive. Differential PCI Express receive pair for
               PE03RN[0]            port 3.
               PE03TP[0]       O    PCI Express Port 3 Serial Data Transmit. Differential PCI Express transmit pair for
               PE03TN[0]            port 3.
               PE04RP[0]       I    PCI Express Port 4 Serial Data Receive. Differential PCI Express receive pair for
               PE04RN[0]            port 4.
               PE04TP[0]       O    PCI Express Port 4 Serial Data Transmit. Differential PCI Express transmit pair for
               PE04TN[0]            port 4.
               PE05RP[0]       I    PCI Express Port 5 Serial Data Receive. Differential PCI Express receive pair for
               PE05RN[0]            port 5.
               PE05TP[0]       O    PCI Express Port 5 Serial Data Transmit. Differential PCI Express transmit pair for
               PE05TN[0]            port 5.
               PE06RP[0]       I    PCI Express Port 6 Serial Data Receive. Differential PCI Express receive pair for
               PE06RN[0]            port 6.
               PE06TP[0]       O    PCI Express Port 6 Serial Data Transmit. Differential PCI Express transmit pair for
               PE06TN[0]            port 6.
               PE07RP[0]       I    PCI Express Port 7 Serial Data Receive. Differential PCI Express receive pair for
               PE07RN[0]            port 7.
               PE07TP[0]      O     PCI Express Port 7 Serial Data Transmit. Differential PCI Express transmit pair for
               PE07TN[0]            port 7.
               PE08RP[0]       I    PCI Express Port 8 Serial Data Receive. Differential PCI Express receive pair for
               PE08RN[0]            port 8.
               PE08TP[0]       O    PCI Express Port 8 Serial Data Transmit. Differential PCI Express transmit pair for
               PE08TN[0]            port 8.
               PE09RP[0]       I    PCI Express Port 9 Serial Data Receive. Differential PCI Express receive pair for
               PE09RN[0]            port 9.
               PE09TP[0]       O    PCI Express Port 9 Serial Data Transmit. Differential PCI Express transmit pair for
               PE09TN[0]            port 9.
               PE10RP[0]       I    PCI Express Port 10 Serial Data Receive. Differential PCI Express receive pair for
               PE10RN[0]            port 10.
                                  Table 1 PCI Express Interface Pins (Part 1 of 2)
                                                      5 of 57                                                      November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                Signal                Type                                        Name/Description
               PE10TP[0]                  O       PCI Express Port 10 Serial Data Transmit. Differential PCI Express transmit pair for
               PE10TN[0]                          port 10.
               PE11RP[0]                   I      PCI Express Port 11 Serial Data Receive. Differential PCI Express receive pair for
               PE11RN[0]                          port 11.
               PE11TP[0]                  O       PCI Express Port 11 Serial Data Transmit. Differential PCI Express transmit pair for
               PE11TN[0]                          port 11.
               PE12RP[0]                   I      PCI Express Port 12 Serial Data Receive. Differential PCI Express receive pair for
               PE12RN[0]                          port 12.
               PE12TP[0]                  O       PCI Express Port 12 Serial Data Transmit. Differential PCI Express transmit pair for
               PE12TN[0]                          port 12.
               PE13RP[0]                   I      PCI Express Port 13 Serial Data Receive. Differential PCI Express receive pair for
               PE13RN[0]                          port 13.
               PE13TP[0]                  O       PCI Express Port 13 Serial Data Transmit. Differential PCI Express transmit pair for
               PE13TN[0]                          port 13. W
               PE14RP[0]                   I      PCI Express Port 14 Serial Data Receive. Differential PCI Express receive pair for
               PE14RN[0]                          port 14.
               PE14TP[0]                  O       PCI Express Port 14 Serial Data Transmit. Differential PCI Express transmit pair for
               PE14TN[0]                          port 14.
               PE15RP[0]                   I      PCI Express Port 15 Serial Data Receive. Differential PCI Express receive pair for
               PE15RN[0]                          port 15.
               PE15TP[0]                  O       PCI Express Port 15 Serial Data Transmit. Differential PCI Express transmit pair for
               PE15TN[0]                          port 15.
                                                Table 1 PCI Express Interface Pins (Part 2 of 2)
                      Signal              Type                                 Name/Description
                     GCLKN[1:0]              I       Global Reference Clock. Differential reference clock input pair. This clock
                     GCLKP[1:0]                      is used as the reference clock by on-chip PLLs to generate the clocks
                                                     required for the system logic. The frequency of the differential reference
                                                     clock is determined by the GCLKFSEL signal.
                    P[15:0]CLKN              I       Port Reference Clock. Differential reference clock pair associated with
                    P[15:0]CLKP                      ports 0 through 15.1
                                                          Table 2 Reference Clock Pins
                 1.
                    Unused port clock pins should be connected to Vss on the board.
                Signal                Type                                        Name/Description
             MSMBADDR[4:1]                 I      Master SMBus Address. These pins determine the SMBus address of the serial
                                                  EEPROM from which configuration information is loaded.
               MSMBCLK                   I/O      Master SMBus Clock. This bidirectional signal is used to synchronize transfers on the
                                                  master SMBus. It is active and generating the clock only when the EEPROM or I/O
                                                  Expanders are being accessed.
               MSMBDAT                   I/O      Master SMBus Data. This bidirectional signal is used for data on the master SMBus.
                                                   Table 3 SMBus Interface Pins (Part 1 of 2)
                                                                     6 of 57                                                     November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                Signal       Type                                      Name/Description
            SSMBADDR[5,3:1]     I      Slave SMBus Address. These pins determine the SMBus address to which the slave
                                       SMBus interface responds.
               SSMBCLK        I/O      Slave SMBus Clock. This bidirectional signal is used to synchronize transfers on the
                                       slave SMBus.
               SSMBDAT        I/O      Slave SMBus Data. This bidirectional signal is used for data on the slave SMBus.
                                        Table 3 SMBus Interface Pins (Part 2 of 2)
                   Signal      Type                                Name/Description
                    GPIO[0]       I/O     General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                          Alternate function pin name: PART0PERSTN
                                          Alternate function pin type: Input
                                          Alternate function: Assertion of this signal initiated a partition fundamental
                                          reset in the corresponding partition.
                    GPIO[1]       I/O     General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                          Alternate function pin name: PART1PERSTN
                                          Alternate function pin type: Input
                                          Alternate function: Assertion of this signal initiated a partition fundamental
                                          reset in the corresponding partition.
                    GPIO[2]       I/O     General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                          Alternate function pin name: PART2PERSTN
                                          Alternate function pin type: Input
                                          Alternate function: Assertion of this signal initiated a partition fundamental
                                          reset in the corresponding partition.
                    GPIO[3]       I/O     General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                          Alternate function pin name: PART3PERSTN
                                          Alternate function pin type: Input
                                          Alternate function: Assertion of this signal initiated a partition fundamental
                                          reset in the corresponding partition.
                    GPIO[4]       I/O     General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                          1st Alternate function — Reserved
                                          2nd Alternate function pin name: P0LINKUPN
                                          2nd Alternate function pin type: Output
                                          2nd Alternate function: Port 0 Link Up Status output.
                    GPIO[5]       I/O     General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                          1st Alternate function pin name: GPEN
                                          1st Alternate function pin type: Output
                                          1st Alternate function: Hot-plug general purpose even output.
                                          2nd Alternate function pin name: P0ACTIVEN
                                          2nd Alternate function pin type: Output
                                          2nd Alternate function: Port 0 Link Active Status Output.
                    GPIO[6]       I/O     General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                    GPIO[7]       I/O     General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                      Table 4 General Purpose I/O Pins (Part 1 of 8)
                                                           7 of 57                                                       November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal    Type                             Name/Description
                   GPIO[8]    I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: IOEXPINTN
                                     Alternate function pin type: Input
                                     Alternate function: IO expander interrupt.
                   GPIO[9]    I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: HP0APN
                                     Alternate function pin type: Input
                                     Alternate function: Hot Plug Signal Group 0 Attention Push Button Input.
                   GPIO[10]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: HP0PDN
                                     Alternate function pin type: Input
                                     Alternate function: Hot Plug Signal Group 0 Presence Detect Input.
                   GPIO[11]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: HP0PFN
                                     Alternate function pin type: Input
                                     Alternate function: Hot Plug Signal Group 0 Power Fault Input.
                   GPIO[12]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: HP0PWRGDN
                                     Alternate function pin type: Input
                                     Alternate function: Hot Plug Signal Group 0 Power Good Input.
                   GPIO[13]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: HP0MRLN
                                     Alternate function pin type: Input
                                     Alternate function: Hot Plug Signal Group 0 Manually Operated Retention
                                     Latch Input.
                   GPIO[14]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: HP0AIN
                                     Alternate function pin type: Output
                                     Alternate function: Hot Plug Signal Group 0 Attention Indicator Output.
                   GPIO[15]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: HP0PIN
                                     Alternate function pin type: Output
                                     Alternate function: Hot Plug Signal Group 0 Power Indicator Output.
                   GPIO[16]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: HP0PEP
                                     Alternate function pin type: Output
                                     Alternate function: Hot Plug Signal Group 0 Power Enable Output.
                   GPIO[17]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: HP0RSTN
                                     Alternate function pin type: Output
                                     Alternate function: Hot Plug Signal Group 0 Reset Output.
                   GPIO[18]   I/O    General Purpose I/O.
                                     Alternate function pin name: HP1APN
                                     Alternate function pin type: Input
                                     Alternate function: Hot Plug Signal Group 1 Attention Push Button Input.
                                  Table 4 General Purpose I/O Pins (Part 2 of 8)
                                                     8 of 57                                                  November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal    Type                             Name/Description
                   GPIO[19]   I/O    General Purpose I/O.
                                     Alternate function pin name: HP1PDN
                                     Alternate function pin type: Input
                                     Alternate function: Hot Plug Signal Group 1 Presence Detect Input.
                   GPIO[20]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: HP1PFN
                                     Alternate function pin type: Input
                                     Alternate function: Hot Plug Signal Group 1 Power Fault Input.
                   GPIO[21]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: HP1PWRGDN
                                     Alternate function pin type: Input
                                     Alternate function: Hot Plug Signal Group 1 Power Enable Input.
                   GPIO[22]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP1MRLN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 1 Manually Operated Reten-
                                     tion Latch Input.
                                     2nd Alternate function pin name: P1LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 1 Link Up Status Output.
                   GPIO[23]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP1AIN
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 1 Attention Indicator Output.
                                     2nd Alternate function pin name: P1ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 1 Link Active Status Output.
                   GPIO[24]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP1PIN
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 1 Power Indicator Output.
                                     2nd Alternate function pin name: P2LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 2 Link Up Status Output.
                   GPIO[25]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP1PEP
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 1 Power Enable Output.
                                     2nd Alternate function pin name: P2ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 2 Link Active Status Output.
                   GPIO[26]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP1RSTN
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 1 Reset Output.
                                     2nd Alternate function pin name: P3LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 3 Link Up Status Output.
                                  Table 4 General Purpose I/O Pins (Part 3 of 8)
                                                     9 of 57                                                     November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal    Type                             Name/Description
                   GPIO[27]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP2APN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 2 Attention Push Button
                                     Input.
                                     2nd Alternate function pin name: P3ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 3 Link Active Status Output.
                   GPIO[28]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP2PDN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 2 Presence Detect Input.
                                     2nd Alternate function pin name: P4LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 4 Link Up Status Output.
                   GPIO[29]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP2PFN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 2 Power Fault Input.
                                     2nd Alternate function pin name: P4ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 4 Link Active Status Output.
                   GPIO[30]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP2PWRGDN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 2 Power Good Input.
                                     2nd Alternate function pin name: P5LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 5 Link Up Status Output.
                   GPIO[31]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP2MRLN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 2 Manually Operated Reten-
                                     tion Latch Input.
                                     2nd Alternate function pin name: P5ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 5 Link Active Status Output.
                   GPIO[32]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP2AIN
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 2 Attention Indicator Output.
                                     2nd Alternate function pin name: P6LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 6 Link Up Status Output.
                                  Table 4 General Purpose I/O Pins (Part 4 of 8)
                                                     10 of 57                                                    November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal    Type                             Name/Description
                   GPIO[33]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP2PIN
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 2 Power Indicator Output.
                                     2nd Alternate function pin name: P6ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 6 Link Active Status Output.
                   GPIO[34]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP2PEP
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 2 Power Enable Output.
                                     2nd Alternate function pin name: P7LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 7 Link Up Status Output.
                   GPIO[35]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP2RSTN
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 2 Reset Output.
                                     2nd Alternate function pin name: P7ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 7 Link Active Status Output.
                   GPIO[36]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP3APN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 3 Attention Push Button
                                     Input.
                                     2nd Alternate function pin name: P8LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 8 Link Up Status Output.
                   GPIO[37]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP3PDN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 3 Presence Detect Input.
                                     2nd Alternate function pin name: P8ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 8 Link Active Status Output.
                   GPIO[38]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP3PFN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 3 Power Fault Input.
                                     2nd Alternate function pin name: P9LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 9 Link Up Status Output.
                   GPIO[39]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP3PWRGDN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 3 Power Good Input.
                                     2nd Alternate function pin name: P9ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 9 Link Active Status Output.
                                  Table 4 General Purpose I/O Pins (Part 5 of 8)
                                                     11 of 57                                                November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal    Type                             Name/Description
                   GPIO[40]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP3MRLN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 3 Manually Operated Reten-
                                     tion Latch Input.
                                     2nd Alternate function pin name: P10LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 10 Link Up Status Output.
                   GPIO[41]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP3AIN
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 3 Attention Indicator Output.
                                     2nd Alternate function pin name: P10ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 10 Link Active Status Output.
                   GPIO[42]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP3PIN
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 3 Power Indicator Output.
                                     2nd Alternate function pin name: P11LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 11 Link Up Status Output.
                   GPIO[43]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP3PEP
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 3 Power Enable Output.
                                     2nd Alternate function pin name: P11ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 11 Link Active Status Output.
                   GPIO[44]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP3RSTN
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 3 Reset Output.
                                     2nd Alternate function pin name: P12LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 12 Link Up Status Output.
                   GPIO[45]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP4APN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 4 Attention Push Button
                                     Input.
                                     2nd Alternate function pin name: P12ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 12 Link Active Status Output.
                                  Table 4 General Purpose I/O Pins (Part 6 of 8)
                                                     12 of 57                                                    November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal    Type                             Name/Description
                   GPIO[46]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP4PDN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 4 Presence Detect Input.
                                     2nd Alternate function pin name: P13LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 13 Link Up Status Output.
                   GPIO[47]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP4PFN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 4 Power Fault Input.
                                     2nd Alternate function pin name: P13ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 13 Link Active Status Output.
                   GPIO[48]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP4PWRGDN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 4 Power Good Input.
                                     2nd Alternate function pin name: P14LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 14 Link Up Status Output.
                   GPIO[49]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP4MRLN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: Hot Plug Signal Group 4 Manually Operated Reten-
                                     tion Latch Input.
                                     2nd Alternate function pin name: P14ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 14 Link Active Status Output.
                   GPIO[50]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: HP4AIN
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot Plug Signal Group 4 Attention Indicator Output.
                                     2nd Alternate function pin name: P15LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 15 Link Up Status Output.
                                  Table 4 General Purpose I/O Pins (Part 7 of 8)
                                                     13 of 57                                                    November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                    Signal      Type                               Name/Description
                   GPIO[51]      I/O      General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                          1st Alternate function pin name: HP4PIN
                                          1st Alternate function pin type: Output
                                          1st Alternate function: Hot Plug Signal Group 4 Power Indicator Output.
                                          2nd Alternate function pin name: P15ACTIVEN
                                          2nd Alternate function pin type: Output
                                          2nd Alternate function: Port 15 Link Active Status Output.
                   GPIO[52]      I/O      General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                          Alternate function pin name: HP4PEP
                                          Alternate function pin type: Output
                                          Alternate function: Hot Plug Signal Group 4 Power Enable Output.
                   GPIO[53]      I/O      General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                          Alternate function pin name: HP4RSTN
                                          Alternate function pin type: Output
                                          Alternate function: Hot Plug Signal Group 4 Reset Output.
                                      Table 4 General Purpose I/O Pins (Part 8 of 8)
                Signal      Type                                   Name/Description
             CLKMODE[2:0]           Clock Mode. These signals determine the port clocking mode used by ports of the
                                    device.
               GCLKFSEL       I     Global Clock Frequency Select. These signals select the frequency of the GCLKP
                                    and GCLKN signals.
                                    0x0 100 MHz
                                    0x1 125 MHz
             MSMBSMODE        I     Master SMBus Slow Mode. The assertion of this pin indicates that the master SMBus
                                    should operate at 100 KHz instead of 400 KHz. This value may not be overridden.
              P01MERGEN       I     Port 0 and 1 Merge. P01MERGEN is an active low signal. It is pulled low internally.
                                    When this pin is low, port 0 is merged with port 1 to form a single x8 port. The Serdes
                                    lanes associated with port 1 become lanes 4 through 7 of port 0. When this pin is high,
                                    port 0 and port 1 are not merged, and each operates as a single x4 port.
                PERSTN        I     Global Reset. Assertion of this signal resets all logic inside PES22H16G2.
               RSTHALT        I     Reset Halt. When this signal is asserted during a PCI Express fundamental reset,
                                    PES22H16G2 executes the reset procedure and remains in a reset state with the Mas-
                                    ter and Slave SMBuses active. This allows software to read and write registers internal
                                    to the device before normal device operation begins. The device exits the reset state
                                    when the RSTHALT bit is cleared in the SWCTL register by an SMBus master.
                                             Table 5 System Pins (Part 1 of 2)
                                                          14 of 57                                                      November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                Signal      Type                                       Name/Description
             SWMODE[3:0]      I      Switch Mode. These configuration pins determine the PES22H16G2 switch operating
                                     mode. Note: These pins should be static and not change following the negation of
                                     PERSTN.
                                     0x0 - Single partition
                                     0x1 - Single partition with Serial EEPROM initialization
                                     0x2 through 0x7 - Reserved
                                     0x8 - Single partition with port 0 selected as the upstream port (port 2 disabled)
                                     0x9 - Single partition with port 2 selected as the upstream port (port 0 disabled)
                                     0xA - Single partition with Serial EEPROM initialization and port 0 selected as the
                                           upstream port (port 2 disabled)
                                     0xB - Single partition with Serial EEPROM initialization and port 2 selected as the
                                           upstream port (port 0 disabled)
                                     0xC - Multi-partition
                                     0xD - Multi-partition with Serial EEPROM initialization
                                     0xE - Reserved
                                     0xF - Reserved
                                              Table 5 System Pins (Part 2 of 2)
                Signal      Type                                       Name/Description
               JTAG_TCK       I      JTAG Clock. This is an input test clock used to clock the shifting of data into or out of
                                     the boundary scan logic or JTAG Controller. JTAG_TCK is independent of the system
                                     clock with a nominal 50% duty cycle.
               JTAG_TDI       I      JTAG Data Input. This is the serial data input to the boundary scan logic or JTAG
                                     Controller.
               JTAG_TDO      O       JTAG Data Output. This is the serial data shifted out from the boundary scan logic or
                                     JTAG Controller. When no data is being shifted out, this signal is tri-stated.
               JTAG_TMS       I      JTAG Mode. The value on this signal controls the test mode select of the boundary
                                     scan logic or JTAG Controller.
             JTAG_TRST_N      I      JTAG Reset. This active low signal asynchronously resets the boundary scan logic
                                     and JTAG TAP Controller. An external pull-up on the board is recommended to meet
                                     the JTAG specification in cases where the tester can access this signal. However, for
                                     systems running in functional mode, one of the following should occur:
                                     1) actively drive this signal low with control logic
                                     2) statically drive this signal low with an external pull-down on the board
                                                        Table 6 Test Pins
                    Signal      Type                                   Name/Description
                   REFRES00       I/O      External Reference Resistor. Provides a reference for the SerDes bias
                                           currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be
                                           connected from this pin to ground.
                   REFRES01       I/O      External Reference Resistor. Provides a reference for the SerDes bias
                                           currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be
                                           connected from this pin to ground.
                   REFRES02       I/O      External Reference Resistor. Provides a reference for the SerDes bias
                                           currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be
                                           connected from this pin to ground.
                              Table 7 Power, Ground, and SerDes Resistor Pins (Part 1 of 3)
                                                            15 of 57                                                      November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal      Type                             Name/Description
                  REFRES03       I/O    External Reference Resistor. Provides a reference for the SerDes bias
                                        currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be
                                        connected from this pin to ground.
                  REFRES04       I/O    External Reference Resistor. Provides a reference for the SerDes bias
                                        currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be
                                        connected from this pin to ground.
                  REFRES05       I/O    External Reference Resistor. Provides a reference for the SerDes bias
                                        currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be
                                        connected from this pin to ground.
                  REFRES06       I/O    External Reference Resistor. Provides a reference for the SerDes bias
                                        currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be
                                        connected from this pin to ground.
                  REFRES07       I/O    External Reference Resistor. Provides a reference for the SerDes bias
                                        currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be
                                        connected from this pin to ground.
                  REFRES08       I/O    Port 8 External Reference Resistor. Provides a reference for the Port 8
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                  REFRES09       I/O    Port 9 External Reference Resistor. Provides a reference for the Port 9
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                  REFRES10       I/O    Port 10 External Reference Resistor. Provides a reference for the Port 10
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                  REFRES11       I/O    Port 11 External Reference Resistor. Provides a reference for the Port 11
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                  REFRES12       I/O    Port 12 External Reference Resistor. Provides a reference for the Port 12
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                  REFRES13       I/O    Port 13 External Reference Resistor. Provides a reference for the Port 13
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                  REFRES14       I/O    Port 14 External Reference Resistor. Provides a reference for the Port 14
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                  REFRES15       I/O    Port 15 External Reference Resistor. Provides a reference for the Port 15
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                 REFRESPLL       I/O    PLL External Reference Resistor. Provides a reference for the PLL bias
                                        currents and PLL calibration circuitry. A 3K Ohm +/- 1% resistor should be
                                        connected from this pin to ground.
                  VDDCORE          I    Core VDD. Power supply for core logic (1.0V).
                    VDDI/O         I    I/O VDD. LVTTL I/O buffer power supply (2.5V or preferred 3.3V).
                   VDDPEA          I    PCI Express Analog Power. Serdes analog power supply (1.0V).
                             Table 7 Power, Ground, and SerDes Resistor Pins (Part 2 of 3)
                                                       16 of 57                                                    November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal      Type                          Name/Description
                  VDDPEHA         I     PCI Express Analog High Power. Serdes analog power supply (2.5V).
                  VDDPETA         I     PCI Express Transmitter Analog Voltage. Serdes transmitter analog
                                        power supply (1.0V).
                     VSS          I     Ground.
                             Table 7 Power, Ground, and SerDes Resistor Pins (Part 3 of 3)
                                                      17 of 57                                            November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Pin Characteristics
    Note: Some input pads of the switch do not contain internal pull-ups or pull-downs. Unused SMBus and System inputs should be tied off to
    appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, floating
    pins can cause a slight increase in power consumption. Unused Serdes (Rx and Tx) pins should be left floating. Finally, No Connection pins
    should not be connected.
                                                                                              I/O          Internal
                     Function                 Pin Name            Type       Buffer                                           Notes
                                                                                            Type          Resistor1
              PCI Express Interface        PE00RN[3:0]               I          PCIe      Serial Link
                                                                           differential2
                                           PE00RP[3:0]               I
                                           PE00TN[3:0]               O
                                           PE00TP[3:0]               O
                                           PE01RN[3:0]               I
                                           PE01RP[3:0]               I
                                           PE01TN[3:0]               O
                                           PE01TP[3:0]               O
                                           PE02RN[0]                 I
                                           PE02RP[0]                 I
                                           PE02TN[0]                 O
                                           PE02TP[0]                 O
                                           PE03RN[0]                 I
                                           PE03RP[0]                 I
                                           PE03TN[0]                 O
                                           PE03TP[0]                 O
                                           PE04RN[0]                 I
                                           PE04RP[0]                 I
                                           PE04TN[0]                 O
                                           PE04TP[0]                 O
                                           PE05RN[0]                 I
                                           PE05RP[0]                 I
                                           PE05TN[0]                 O
                                           PE05TP[0]                 O
                                           PE06RN[0]                 I
                                           PE06RP[0]                 I
                                           PE06TN[0]                 O
                                           PE06TP[0]                 O
                                           PE07RN[0]                 I
                                           PE07RP[0]                 I
                                           PE07TN[0]                 O
                                           PE07TP[0]                 O
                                           PE08RN[0]                 I
                                                         Table 8 Pin Characteristics (Part 1 of 3)
                                                                       18 of 57                                                     November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                                                                                I/O     Internal
                  Function         Pin Name         Type      Buffer                                 Notes
                                                                              Type      Resistor1
          PCI Express Interface PE08RP[0]              I         PCIe       Serial Link
          (cont.)                                             differential
                                PE08TN[0]              O
                                PE08TP[0]              O
                                PE09RN[0]              I
                                PE09RP[0]              I
                                PE09TN[0]              O
                                PE09TP[0]              O
                                PE10RN[0]              I
                                PE10RP[0]              I
                                PE10TN[0]              O
                                PE10TP[0]              O
                                PE11RN[0]              I
                                PE11RP[0]              I
                                PE11TN[0]              O
                                PE11TP[0]              O
                                PE12RN[0]              I
                                PE12RP[0]              I
                                PE12TN[0]              O
                                PE12TP[0]              O
                                PE13RN[0]              I
                                PE13RP[0]              I
                                PE13TN[0]              O
                                PE13TP[0]              O
                                PE14RN[0]              I
                                PE14RP[0]              I
                                PE14TN[0]              O
                                PE14TP[0]              O
                                PE15RN[0]              I
                                PE15RP[0]              I
                                PE15TN[0]              O
                                PE15TP[0]              O
                                GCLKN[1:0]             I         HCSL       Diff. Clock           Refer to Table 9
                                                                               Input
                                GCLKP[1:0]             I
                                P[15:0]CLKN            I
                                P[15:0]CLKP            I
                                           Table 8 Pin Characteristics (Part 2 of 3)
                                                         19 of 57                                           November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                                                                                                       I/O          Internal
                   Function                     Pin Name               Type        Buffer                                           Notes
                                                                                                     Type          Resistor1
          SMBus                              MSMBADDR[4:1]                  I        LVTTL            Input          pull-down
                                                                                                          3
                                             MSMBCLK                      I/O                         STI
                                             MSMBDAT                      I/O                          STI
                                             SSMBADDR[5,3:1]                I                         Input           pull-up
                                             SSMBCLK                      I/O                          STI
                                             SSMBDAT                      I/O                          STI
          General Purpose I/O                GPIO[53:0]                   I/O        LVTTL                            pull-up
          System Pins                        CLKMODE[1:0]                   I        LVTTL            Input           pull-up
                                             CLKMODE[2]                     I                                        pull-down
                                             GCLKFSEL                       I                                        pull-down
                                             MSMBSMODE                      I                                        pull-down
                                             P01MERGEN                      I                                        pull-down
                                             PERSTN                         I                          STI
                                             RSTHALT                        I                         Input          pull-down
                                             SWMODE[3:0]                    I                                        pull-down
          EJTAG / JTAG                       JTAG_TCK                       I        LVTTL             STI            pull-up
                                             JTAG_TDI                       I                          STI            pull-up
                                             JTAG_TDO                      O
                                             JTAG_TMS                       I                          STI            pull-up
                                             JTAG_TRST_N                    I                          STI            pull-up  External pull-down
          SerDes Reference Resis-            REFRES[15:0]                 I/O        Analog
          tors
                                             REFRESPLL                    I/O
                                                            Table 8 Pin Characteristics (Part 3 of 3)
           1.
              Internal resistor values under typical operating conditions are 92K Ω for pull-up and 91K Ω for pull-down.
           2. All receiver pins set the DC common mode voltage to ground. All transmitters must be AC coupled to the media.
           3.
              Schmitt Trigger Input (STI).
                                                                              20 of 57                                                    November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Logic Diagram — PES22H16G2
                   Global             GCLKN[1:0]
              Reference Clocks        GCLKP[1:0]
                                      GCLKFSEL
                                                                                                            PCI Express
                 PCI Express           P00CLKN                                              PE00TP[3:0]       Switch
                    Switch             P00CLKP                                              PE00TN3:[0]    SerDes Output
                 SerDes Input        PE00RP[3:0]                                                               Port 0
                    Port 0           PE00RN[3:0]
                                       P01CLKN                                                              PCI Express
                 PCI Express
                                       P01CLKP                                              PE01TP[3:0]       Switch
                    Switch
                                     PE01RP[3:0]                                            PE01TN[3:0]    SerDes Output
                 SerDes Input
                                     PE01RN[3:0]                                                               Port 1
                    Port 1
                                                                                                            PCI Express
                 PCI Express            P02CLKN                                                               Switch
                                                                                            PE02TP[0]
                    Switch              P02CLKP                                                            SerDes Output
                                                                                            PE02TN[0]
                 SerDes Input          PE02RP[0]                                                               Port 2
                    Port 2             PE02RN[0]
                                              ......                                       ......
                 PCI Express            P15CLKN
                                        P15CLKP
                                                                                                            PCI Express
                    Switch                                                                  PE15TP[0]         Switch
                 SerDes Input          PE15RP[0]                                            PE15TN[0]
                                       PE15RN[0]                PES22H16G2                                 SerDes Output
                   Port 15                                                                                    Port 15
                                                         4                          54                      General Purpose
                                  MSMBADDR[4:1]                                             GPIO[53:0]
                  Master                                                                                          I/O
                                      MSMBCLK
               SMBus Interface
                                      MSMBDAT
                                                                                            JTAG_TCK
                                                                                            JTAG_TDI
                                                         4
                                 SSMBADDR[5,3:1]                                            JTAG_TDO         JTAG Pins
                   Slave                                                                    JTAG_TMS
                                      SSMBCLK
               SMBus Interface                                                              JTAG_TRST_N
                                      SSMBDAT
                                    MSMBSMODE                                                                SerDes
                                                         3                                  REFRES[15:0]
                                    CLKMODE[2:0]                                                            Reference
                                                                                            REFRESPLL       Resistors
                    System             RSTHALT
                     Pins               PERSTN
                                                          4
                                    SWMODE[3:0]
                                     P01MERGEN                                              VDDCORE
                                                                                            VDDI/O
                                                                                            VDDPEA
                                                                                            VDDPEHA        Power/Ground
                                                                                            VSS
                                                                                            VDDPETA
                                                       Figure 4 PES22H16G2 Logic Diagram
                                                                  21 of 57                                               November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
System Clock Parameters
  Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 13 and 14.
      Parameter                             Description                           Condition             Min          Typical      Max           Unit
  RefclkFREQ                Input reference clock frequency range                                        100                       1251         MHz
  TC-RISE                   Rising edge rate                                       Differential          0.6                         4           V/ns
  TC-FALL                   Falling edge rate                                      Differential          0.6                          4          V/ns
  VIH                       Differential input high voltage                        Differential         +150                                     mV
  VIL                       Differential input low voltage                         Differential                                    -150          mV
  VCROSS                    Absolute single-ended crossing point                  Single-ended          +250                       +550          mV
                            voltage
  VCROSS-DELTA              Variation of VCROSS over all rising clock             Single-ended                                     +140          mV
                            edges
  VRB                       Ring back voltage margin                               Differential         -100                       +100          mV
  TSTABLE                   Time before VRB is allowed                             Differential          500                                      ps
  TPERIOD-AVG               Average clock period accuracy                                               -300                       2800          ppm
  TPERIOD-ABS               Absolute period, including spread-spec-                                     9.847                     10.203          ns
                            trum and jitter
  TCC-JITTER                Cycle to cycle jitter                                                                                   150           ps
  VMAX                      Absolute maximum input voltage                                                                        +1.15           V
  VMIN                      Absolute minimum input voltage                                               -0.3                                     V
  Duty Cycle                Duty cycle                                                                    40                        60            %
  Rise/Fall Matching        Single ended rising Refclk edge rate ver-                                                   20                        %
                            sus falling Refclk edge rate
  ZC-DC                     Clock source output DC impedance                                              40                         60           Ω
                                                                      Table 9 Input Clock Requirements
   1.
      The input clock frequency will be either 100 or 125 MHz depending on signal GCLKFSEL.
AC Timing Characteristics
                                                                                                    Gen 1                    Gen 2
        Parameter                                    Description                                                                              Units
                                                                                             Min1   Typ1      Max1    Min1   Typ1     Max1
    PCIe Transmit
    UI                        Unit Interval                                                  399.88  400      400.12  199.94  200      200.06    ps
    TTX-EYE                   Minimum Tx Eye Width                                            0.75                     0.75                      UI
    TTX-EYE-MEDIAN-to-        Maximum time between the jitter median and maximum                              0.125                              UI
    MAX-JITTER                deviation from the median
    TTX-RISE, TTX-FALL        TX Rise/Fall Time: 20% - 80%                                   0.125                     0.15                      UI
    TTX- IDLE-MIN             Minimum time in idle                                              20                      20                       UI
    TTX-IDLE-SET-TO-IDLE Maximum time to transition to a valid Idle after sending                               8                        8       ns
                              an Idle ordered set
                                                           Table 10 PCIe AC Timing Characteristics (Part 1 of 2)
                                                                                   22 of 57                                             November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                                                                                                      Gen 1                            Gen 2
     Parameter                                  Description                                                                                          Units
                                                                                                 1            1        1          1
                                                                                           Min         Typ       Max       Min           Typ1 Max1
  TTX-IDLE-TO-DIFF-       Maximum time to transition from valid idle to diff data                                   8                            8     ns
  DATA
  TTX-SKEW                Transmitter data skew between any 2 lanes                                                1.3                          1.3    ns
  TMIN-PULSED             Minimum Instantaneous Lone Pulse Width                                          NA                  0.9                      UI
  TTX-HF-DJ-DD            Transmitter Deterministic Jitter > 1.5MHz Bandwidth                             NA                                   0.15    UI
  TRF-MISMATCH            Rise/Fall Time Differential Mismatch                                            NA                                   0.1     UI
  PCIe Receive
  UI                      Unit Interval                                                    399.88         400    400.12    199.94             200.06   ps
  TRX-EYE (with jitter)   Minimum Receiver Eye Width (jitter tolerance)                      0.4                              0.4                      UI
  TRX-EYE-MEDIUM TO       Max time between jitter median & max deviation                                           0.3                                 UI
  MAX JITTER
  TRX-SKEW                Lane to lane input skew                                                                  20                            8     ns
  TRX-HF-RMS              1.5 — 100 MHz RMS jitter (common clock)                                         NA                                    3.4    ps
  TRX-HF-DJ-DD            Maximum tolerable DJ by the receiver (common clock)                             NA                                    88     ps
  TRX-LF-RMS              10 KHz to 1.5 MHz RMS jitter (common clock)                                     NA                                    4.2    ps
  TRX-MIN-PULSE           Minimum receiver instantaneous eye width                                        NA                  0.6                      UI
                                                        Table 10 PCIe AC Timing Characteristics (Part 2 of 2)
   1. Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0
                                                                                                                             Timing
                                                                        Reference
                                     Signal              Symbol                               Min       Max Unit           Diagram
                                                                            Edge
                                                                                                                          Reference
                               GPIO
                               GPIO[53:0]1                Tpw_13b2            None             50          —      ns       See Figure 5.
                                                               Table 11 GPIO AC Timing Characteristics
                                1. GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if they
                                are asynchronous.
                                2.
                                   The values for this symbol were determined by calculation, not by testing.
                                                EXTCLK
                                                                                            Tpw_13b
                           GPIO (asynchronous input)
                                                                 Figure 5 GPIO AC Timing Waveform
                                                                               23 of 57                                                       November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                                                                                                                                    Timing
                                                             Reference
                  Signal                 Symbol                                           Min       Max              Unit          Diagram
                                                                  Edge
                                                                                                                                  Reference
           JTAG
           JTAG_TCK                       Tper_16a                 none                   50.0        —                ns          See Figure 6.
                                         Thigh_16a,                                       10.0       25.0              ns
                                          Tlow_16a
           JTAG_TMS1,                      Tsu_16b          JTAG_TCK rising                2.4        —                ns
           JTAG_TDI
                                          Thld_16b                                         1.0        —                ns
           JTAG_TDO                        Tdo_16c          JTAG_TCK falling               —          20               ns
                                          Tdz_16c2                                         —          20               ns
                                                    2
           JTAG_TRST_N                    Tpw_16d                  none                   25.0        —                ns
                                                       Table 12 JTAG AC Timing Characteristics
            1.
               The JTAG specification, IEEE 1149.1, recommends that JTAG_TMS should be held at 1 while the signal applied at JTAG_TRST_N
            changes from 0 to 1. Otherwise, a race may occur if JTAG_TRST_N is deasserted (going from low to high) on a rising edge of JTAG_TCK
            when JTAG_TMS is low, because the TAP controller might go to either the Run-Test/Idle state or stay in the Test-Logic-Reset state.
            2.
               The values for this symbol were determined by calculation, not by testing.
                                                                                               Tlow_16a
                                                                                                             Tper_16a
                                                                  Thigh_16a
                           JTAG_TCK
                                                                 Thld_16b
                                                               Tsu_16b
                            JTAG_TDI
                                                                 Thld_16b
                                                               Tsu_16b
                           JTAG_TMS
                                                                                                   Tdo_16c                      Tdz_16c
                           JTAG_TDO
                                                      Tpw_16d
                      JTAG_TRST_N
                                                          Figure 6 JTAG AC Timing Waveform
                                                                          24 of 57                                                           November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Recommended Operating Supply Voltages
                 Symbol                          Parameter                        Minimum               Typical           Maximum             Unit
             VDDCORE             Internal logic supply                                   0.9                1.0                 1.1            V
             VDDI/O              I/O supply except for SerDes                           2.25                2.5                2.75            V
                                                                                       3.125                3.3                3.465           V
                       1
             VDDPEA              PCI Express Analog Power                               0.95                1.0                 1.1            V
             VDDPEHA     2
                                 PCI Express Analog High Power                          2.25                2.5                 2.75           V
             VDDPETA     1
                                 PCI Express Transmitter Analog Voltage                 0.95                1.0                 1.1            V
             VSS                 Common ground                                            0                  0                    0            V
                                                            Table 13 PES22H16G2 Operating Voltages
              1.
                 VDDPEA and VDDPETA should have no more than 25mVpeak-peak AC power supply noise superimposed on the 1.0V nominal DC value.
              2. V
                   DDPEHA should have no more than 50mVpeak-peak AC power supply noise superimposed on the 2.5V nominal DC value.
Power-Up Sequence
  During power supply ramp-up, VDDCORE must remain at least 1.0V below VDDI/O at all times. There are no other power-up sequence require-
ments for the various operating supply voltages.
  The power-down sequence can occur in any order.
Recommended Operating Temperature
                                                 Grade                                                   Temperature
                                                Commercial                                             0°C to +70°C Ambient
                                                 Industrial                                          -40°C to +85°C Ambient
                                                          Table 14 PES22H16G2 Operating Temperatures
                                                                             25 of 57                                                       November 28, 2011


  IDT 89HPES22H16G2 Data Sheet
Power Consumption
   Typical power is measured under the following conditions: 25°C Ambient, 35% total link usage on all ports, typical voltages defined in Table 13
(and also listed below).
   Maximum power is measured under the following conditions: 70°C Ambient, 85% total link usage on all ports, maximum voltages defined in
Table 13 (and also listed in the tables below).
                                                                                                        PCIe
                                                        PCIe Analog          PCIe Analog
                                   Core Supply                                                      Transmitter         I/O Supply             Total
                                                            Supply            High Supply
     Number of active                                                                                  Supply
       Lanes per Port
                                    Typ      Max         Typ       Max        Typ        Max       Typ       Max       Typ       Max       Typ       Max
                                   1.0V      1.1V       1.0V      1.1V       2.5V      2.75V       1.0V      1.1V     2.5V      2.75V    Power     Power
     One x8 and           mA       3240       5455      1600       2064       831        858       1100      1182       32        40
      fourteen x1
                         Watts      3.24       6.0       1.60      2.27       2.08       2.36      1.10       1.30     0.08      0.11      8.10      12.04
     (Full Swing)
     One x8 and           mA       3240       5455      1376       1775       831        858        572       615       32        40
      fourteen x1
                         Watts      3.24       6.0       1.38      1.95       2.08       2.36      0.57       0.68     0.08      0.11      7.35      11.10
     (Half Swing)
                                                     Table 15 PES22H16G2 Power Consumption — 2.5V I/O
                                                                                                       PCIe
                                                      PCIe Analog           PCIe Analog
                                  Core Supply                                                     Transmitter          I/O Supply               Total
                                                          Supply            High Supply
   Number of active                                                                                  Supply
      Lanes per Port
                                  Typ      Max         Typ       Max        Typ       Max        Typ       Max        Typ       Max        Typ       Max
                                 1.0V      1.1V       1.0V       1.1V      2.5V      2.75V      1.0V       1.1V      3.3V      3.465V    Power      Power
   One x8 and            mA       3240      5455       1600      2064       831         858      1100      1182        36         46
    fourteen x1
                       Watts      3.24       6.0       1.60      2.27       2.08       2.36      1.10       1.30      0.12       0.16      8.14      12.09
   (Full Swing)
   One x8 and            mA       3240      5455       1376      1775       831         858       572       615        36         46
    fourteen x1
                       Watts      3.24       6.0       1.38      1.95       2.08       2.36      0.57       0.68      0.12       0.16      7.39      11.15
   (Half Swing)
                                                     Table 16 PES22H16G2 Power Consumption — 3.3V I/O
          Note 1: I/O supply of 3.3V is preferred.
          Note 2: The above power consumption assumes that all ports are functioning at Gen2 (5.0 GT/S) speeds. Power consumption can be
          reduced by turning off unused ports through software or through boot EEPROM. Power savings will occur in VDDPEA, VDDPEHA, and
          VDDPETA. Power savings can be estimated as directly proportional to the number of unused ports, since the power consumption of a turned-
          off port is close to zero. For example, if 3 ports out of 16 are turned off, then the power savings for each of the above three power rails can be
          calculated quite simply as 3/16 multiplied by the power consumption indicated in the above table.
          Note 3: Using a port in Gen1 mode (2.5GT/S) results in approximately 18% power savings for each power rail: VDDPEA, VDDPEHA, and
          VDDPETA.
                                                                            26 of 57                                                 November 28, 2011


   IDT 89HPES22H16G2 Data Sheet
Thermal Considerations
    This section describes thermal considerations for the PES22H16G2 (35mm2 FCBGA1156 package package). The data in Table 17 below contains
information that is relevant to the thermal performance of the PES22H16G2 switch.
            Symbol                             Parameter                           Value          Units                  Conditions
              TJ(max)                       Junction Temperature                     125             oC                      Maximum
              TA(max)                                                                                o
                                            Ambient Temperature                       70              C        Maximum for commercial-rated products
                                                                                      85             oC         Maximum for industrial-rated products
                                                                                                   oC/W                    Zero air flow
                                                                                     13.0
           θJA(effective)                                                            6.8           o
                             Effective Thermal Resistance, Junction-to-Ambient                       C/W                  1 m/S air flow
                                                                                     5.8           oC/W                   2 m/S air flow
                                                                                                   oC/W
               θJB                 Thermal Resistance, Junction-to-Board              2.5
               θJC                                                                                 oC/W
                                    Thermal Resistance, Junction-to-Case             0.15
                 P                     Power Dissipation of the Device              12.09          Watts                     Maximum
                                     Table 17 Thermal Specifications for PES22H16G2, 35x35 mm FCBGA1156 Package
          Note: It is important for the reliability of this device in any user environment that the junction temperature not exceed the TJ(max) value
          specified in Table 17. Consequently, the effective junction to ambient thermal resistance (θJA) for the worst case scenario must be
          maintained below the value determined by the formula:
                  θJA = (TJ(max) - TA(max))/P
          Given that the values of TJ(max), TA(max), and P are known, the value of desired θJA becomes a known entity to the system designer. How to
          achieve the desired θJA is left up to the board or system designer, but in general, it can be achieved by adding the effects of θJC (value
          provided in Table 17), thermal resistance of the chosen adhesive (θCS), that of the heat sink (θSA), amount of airflow, and properties of the
          circuit board (number of layers and size of the board). It is strongly recommended that users perform their own thermal analysis for their own
          board and system design scenarios.
                                                                          27 of 57                                                 November 28, 2011


  IDT 89HPES22H16G2 Data Sheet
DC Electrical Characteristics
   Values based on systems running at recommended supply voltages, as shown in Table 13.
           Note: See Table 8, Pin Characteristics, for a complete I/O listing.
                                                                                                                                  Condi-
                                                                                Gen1                         Gen2        Unit
 I/O Type       Parameter                 Description                                                                              tions
                                                                     Min1       Typ1      Max1        Min1   Typ1  Max1
Serial Link    PCIe Transmit
               VTX-DIFFp-p       Differential peak-to-peak output      800                  1200       800          1200  mV
                                 voltage
               VTX-DIFFp-p-LOW   Low-Drive Differential Peak to        400                  1200       400          1200  mV
                                 Peak Output Voltage
               VTX-DE-RATIO-     De-emphasized differential output      -3                    -4       -3.0   -3.5  -4.0  dB
               3.5dB             voltage
               VTX-DE-RATIO-     De-emphasized differential output                NA                   -5.5   -6.0  -6.5  dB
               6.0dB             voltage
               VTX-DC-CM         DC Common mode voltage                  0                   3.6         0           3.6   V
               VTX-CM-ACP        RMS AC peak common mode                                      20                          mV
                                 output voltage
               VTX-CM-DC-active- Abs delta of DC common mode                                 100                     100  mV
               idle-delta        voltage between L0 and idle
               VTX-CM-DC-line-   Abs delta of DC common mode                                  25                     25   mV
               delta             voltage between D+ and D-
               VTX-Idle-DiffP    Electrical idle diff peak output                             20                      20  mV
               RLTX-DIFF         Transmitter Differential Return        10                                           10   dB   0.05 - 1.25GHz
                                 loss
                                                                                                                      8   dB    1.25 - 2.5GHz
               RLTX-CM           Transmitter Common Mode                 6                                            6   dB
                                 Return loss
               ZTX-DIFF-DC       DC Differential TX impedance           80        100        120                     120  Ω
               VTX-CM-ACpp       Peak-Peak AC Common                              NA                                100   mV
               VTX-DC-CM         Transmit Driver DC Common               0                   3.6         0           3.6   V
                                 Mode Voltage
               VTX-RCV-DETECT The amount of voltage change                                   600                    600   mV
                                 allowed during Receiver Detec-
                                 tion
               ITX-SHORT         Transmitter Short Circuit Current       0                    90                          90         mA
                                 Limit
                                                        Table 18 DC Electrical Characteristics (Part 1 of 2)
                                                                           28 of 57                                      November 28, 2011


  IDT 89HPES22H16G2 Data Sheet
                                                                                                                                                 Condi-
                                                                                       Gen1                         Gen2                Unit
 I/O Type        Parameter                  Description                                                                                           tions
                                                                          Min1         Typ1   Max1      Min1        Typ1       Max1
  Serial Link   PCIe Receive
     (cont.)
                VRX-DIFFp-p        Differential input voltage (peak-to-    175                 1200      120                     1200    mV
                                   peak)
                RLRX-DIFF          Receiver Differential Return Loss        10                                                    10     dB   0.05 - 1.25GHz
                                                                                                                                   8           1.25 - 2.5GHz
                RLRX-CM            Receiver Common Mode Return               6                                                     6     dB
                                   Loss
                ZRX-DIFF-DC        Differential input impedance (DC)        80           100    120        Refer to return loss spec     Ω
                ZRX--DC            DC common mode impedance                 40            50     60       40                       60    Ω
                ZRX-COMM-DC        Powered down input common               200k         350k                                      50k    Ω
                                   mode impedance (DC)
                ZRX-HIGH-IMP-DC-   DC input CM input impedance for                              50k                               50k    Ω
                POS                V>0 during reset or power down
                ZRX-HIGH-IMP-DC-   DC input CM input impedance for                              1.0k                             1.0k    Ω
                NEG                V<0 during reset or power down
                VRX-IDLE-DET-      Electrical idle detect threshold         65                  175       65                      175    mV
                DIFFp-p
                VRX-CM-ACp         Receiver AC common-mode peak                                 150                               150    mV  VRX-CM-ACp
                                   voltage
PCIe REFCLK
                          CIN      Input Capacitance                        1.5           —               1.5          —                 pF
Other I/Os
LOW Drive                 IOL                                               —             2.5    —        —           2.5          —     mA      VOL = 0.4v
Output
                          IOH                                               —            -5.5    —        —           -5.5         —     mA     VOH = 1.5V
High Drive                IOL                                               —            12.0    —        —          12.0          —     mA      VOL = 0.4v
Output
                          IOH                                               —           -20.0    —        —          -20.0         —     mA     VOH = 1.5V
Schmitt Trig-             VIL                                              -0.3           —      0.8     -0.3          —          0.8     V          —
ger Input
(STI)                     VIH                                               2.0           —   VDDI/O +    2.0          —       VDDI/O +   V          —
                                                                                                 0.5                              0.5
Input                     VIL                                              -0.3           —      0.8     -0.3          —          0.8     V          —
                          VIH                                               2.0           —   VDDI/O +    2.0          —       VDDI/O +   V          —
                                                                                                 0.5                              0.5
Capacitance               CIN                                               —             —      8.5      —            —          8.5    pF          —
Leakage                 Inputs                                              —             —     + 10      —            —         + 10    μA    VDDI/O (max)
                    I/OLEAK W/O                                             —             —     + 10      —            —         + 10    μA    VDDI/O (max)
                 Pull-ups/downs
                   I/OLEAK WITH                                             —             —     + 80      —            —         + 80    μA    VDDI/O (max)
                 Pull-ups/downs
                                                          Table 18 DC Electrical Characteristics (Part 2 of 2)
  1.
     Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0.
                                                                                29 of 57                                                November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Absolute Maximum Voltage Rating
                                                                                               PCIe
                                                       PCIe Analog      PCIe Analog
                                 Core Supply                                             Transmitter       I/O Supply
                                                           Supply       High Supply
                                                                                             Supply
                                        1.5V                1.5V             4.6V               1.5V           4.6V
                                                    Table 19 PES22H16G2 Absolute Maximum Voltage Rating
    Warning: For proper and reliable operation in adherence with this data sheet, the device should not exceed the recommended operating voltages
in Table 13. The absolute maximum operating voltages in Table 19 are offered to provide guidelines for voltage excursions outside the recommended
voltage ranges. Device functionality is not guaranteed at these conditions and sustained operation at these values or any exposure to voltages outside
the maximum range may adversely affect device functionality and reliability.
SMBus Characterization
                                                                              SMBus 2.0 Char. Data1
                                   Symbol                Parameter                                                Unit
                                                                               3V         3.3V       3.6V
                              DC Parameter for SDA Pin
                              VIL                  Input Low                   1.16        1.26       1.35           V
                              VIH                  Input High                  1.56        1.67       1.78           V
                              VOL@350uA            Output Low                   15          15         15           mV
                              IOL@0.4V                                          23          24         25           mA
                              IPullup              Current Source               —           —          —            μA
                              IIL_Leak             Input Low Leakage            0            0          0           μA
                              IIH_Leak             Input High Leakage            0           0          0           μA
                              DC Parameter for SCL Pin
                              VIL (V)              Input Low                   1.11         1.2       1.31           V
                              VIH (V)              Input High                  1.54        1.65       1.76           V
                              IIL_Leak             Input Low Leakage            0            0          0           μA
                              IIH_Leak             Input High Leakage            0           0          0           μA
                                                            Table 20 SMBus DC Characterization Data
                                1.
                                   Data at room and hot temperature.
                                                                        30 of 57                                            November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                                                                         SMBus @3.3V ±10%1
                     Symbol                    Parameter                                   Unit
                                                                           Min       Max
                 FSCL                Clock frequency                         5        600  KHz
                 TBUF                Bus free time between Stop and         3.5        —    μs
                                     Start
                 THD:STA             Start condition hold time               1         —    μs
                 TSU:STA             Start condition setup time              1         —    μs
                 TSU:STO             Stop condition setup time               1         —    μs
                 THD:DAT             Data hold time                          1         —    ns
                 TSU:DAT             Data setup time                         1         —    ns
                 TTIMEOUT            Detect clock low time out              —        74.7   ms
                 TLOW                Clock low period                       3.7        —    μs
                 THIGH               Clock high period                      3.7        —    μs
                 TF                  Clock/Data fall time                   —        72.2   ns
                 TR                  Clock/Data rise time                   —        68.3   ns
                 TPOR@10kHz          Time which a device must be            20         —    ms
                                     operational after power-on reset
                                                     Table 21 SMBus AC Timing Data
                  1.
                     Data at room and hot temperature.
                                                                31 of 57                        November 28, 2011


  IDT 89HPES22H16G2 Data Sheet
Package Pinout — 1156-BGA Signal Pinout for PES22H16G2
   The following table lists the pin numbers and signal names for the PES22H16G2 device.
 Pin         Function            Alt    Pin        Function          Alt    Pin      Function           Alt Pin     Function      Alt
 A1      VSS                            B1     VSS                         C1    GPIO_29                 2  D1  GPIO_28            2
 A2      VSS                            B2     VDDI/O                      C2    GPIO_27                 2  D2  GPIO_26            2
 A3      GPIO_19                   1    B3     GPIO_18                1    C3    GPIO_21                 1  D3  VDDI/O
 A4      VDDIO                          B4     GPIO_17                1    C4    GPIO_16                 1  D4  GPIO_23            2
 A5      VSS                            B5     VSS                         C5    VSS                        D5  VSS
 A6      NC                             B6     NC                          C6    VSS                        D6  NC
 A7      NC                             B7     NC                          C7    VSS                        D7  NC
 A8      VSS                            B8     VSS                         C8    VSS                        D8  VSS
 A9      NC                             B9     NC                          C9    VSS                        D9  NC
 A10     PE09TP0                        B10    PE09TN0                     C10   VSS                        D10 PE09RN0
 A11     VSS                            B11    VSS                         C11   VSS                        D11 VSS
 A12     NC                             B12    NC                          C12   VSS                        D12 NC
 A13     NC                             B13    NC                          C13   VSS                        D13 NC
 A14     VSS                            B14    VSS                         C14   VSS                        D14 VSS
 A15     NC                             B15    NC                          C15   VSS                        D15 NC
 A16     PE08TP0                        B16    PE08TN0                     C16   VSS                        D16 PE08RN0
 A17     VSS                            B17    VSS                         C17   VSS                        D17 VSS
 A18     NC                             B18    NC                          C18   VSS                        D18 NC
 A19     NC                             B19    NC                          C19   VSS                        D19 NC
 A20     VSS                            B20    VSS                         C20   VSS                        D20 VSS
 A21     NC                             B21    NC                          C21   VSS                        D21 NC
 A22     PE03TP0                        B22    PE03TN0                     C22   VSS                        D22 PE03RN0
 A23     VSS                            B23    VSS                         C23   VSS                        D23 VSS
 A24     NC                             B24    NC                          C24   VSS                        D24 NC
 A25     NC                             B25    NC                          C25   VSS                        D25 NC
 A26     VSS                            B26    VSS                         C26   VSS                        D26 VSS
 A27     NC                             B27    NC                          C27   VSS                        D27 NC
 A28     PE02TP0                        B28    PE02TN0                     C28   VSS                        D28 PE02RN0
 A29     VSS                            B29    VSS                         C29   VSS                        D29 VSS
 A30     VDDIO                          B30    MSMBADDR3                   C30   MSMBADDR4                  D30 JTAG_TMS
 A31     MSMBADDR1                      B31    MSMBADDR2                   C31   JTAG_TDI                   D31 VDDI/O
 A32     MSMBSMODE                      B32    PERSTN                      C32   JTAG_TRST_N                D32 SSMBADDR5
 A33     VSS                            B33    VDDI/O                      C33   SSMBADDR2                  D33 SSMBADDR3
 A34     VSS                            B34    VSS                         C34   SSMBADDR1                  D34 VDDI/O
                                              Table 22 PES22H16G2 1156-pin Signal Pin-Out (Part 1 of 9)
                                                                     32 of 57                                       November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Pin       Function  Alt    Pin     Function        Alt     Pin        Function           Alt Pin     Function      Alt
E1    VDDI/O              F1   VSS                        G1      PE10TP0                    H1  NC
E2    GPIO_30        2    F2   VSS                        G2      PE10TN0                    H2  NC
E3    GPIO_31        2    F3   VSS                        G3      VSS                        H3  VSS
E4    GPIO_24        2    F4   VSS                        G4      PE10RN0                    H4  NC
E5    VSS                 F5   VSS                        G5      PE10RP0                    H5  NC
E6    NC                  F6   VSS                        G6      VSS                        H6  VSS
E7    NC                  F7   VSS                        G7      GPIO_46                 2  H7  GPIO_48            2
E8    VSS                 F8   VSS                        G8      GPIO_45                 2  H8  GPIO_20            1
E9    NC                  F9   VSS                        G9      VSS                        H9  VDDI/O
E10   PE09RP0             F10  REFRES09                   G10     VSS                        H10 GPIO_47            2
E11   VSS                 F11  P09CLKP                    G11     P09CLKN                    H11 VSS
E12   NC                  F12  VSS                        G12     NC                         H12 VSS
E13   NC                  F13  VSS                        G13     VSS                        H13 VDDPEHA
E14   VSS                 F14  P08CLKP                    G14     P08CLKN                    H14 VSS
E15   NC                  F15  VSS                        G15     NC                         H15 VDDPETA
E16   PE08RP0             F16  VSS                        G16     VSS                        H16 VSS
E17   VSS                 F17  REFRESPLL                  G17     GCLKN0                     H17 VSS
E18   NC                  F18  VSS                        G18     GCLKP0                     H18 VSS
E19   NC                  F19  REFRES03                   G19     NC                         H19 VSS
E20   VSS                 F20  P03CLKP                    G20     P03CLKN                    H20 VDDPETA
E21   NC                  F21  VSS                        G21     VSS                        H21 REFRES02
E22   PE03RP0             F22  VSS                        G22     NC                         H22 VDDPEHA
E23   VSS                 F23  P02CLKP                    G23     P02CLKN                    H23 VSS
E24   NC                  F24  VSS                        G24     VSS                        H24 VSS
E25   NC                  F25  VSS                        G25     VSS                        H25 VSS
E26   VSS                 F26  VSS                        G26     GPIO_33                 2  H26 MSMBDAT
E27   NC                  F27  VSS                        G27     MSMBCLK                    H27 VDDI/O
E28   PE02RP0             F28  VSS                        G28     GPIO_32                 2  H28 SSMBCLK
E29   VSS                 F29  VSS                        G29     VSS                        H29 VSS
E30   VSS                 F30  PE01RP3                    G30     PE01RP2                    H30 VSS
E31   VSS                 F31  PE01RN3                    G31     PE01RN2                    H31 VSS
E32   VSS                 F32  VSS                        G32     VSS                        H32 VSS
E33   VSS                 F33  PE01TN3                    G33     PE01TN2                    H33 VSS
E34   VSS                 F34  PE01TP3                    G34     PE01TP2                    H34 VSS
                               Table 22 PES22H16G2 1156-pin Signal Pin-Out (Part 2 of 9)
                                                   33 of 57                                          November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
 Pin      Function  Alt   Pin     Function        Alt     Pin        Function           Alt Pin     Function      Alt
J1    VSS                 K1  NC                         L1      NC                         M1  VSS
J2    VSS                 K2  NC                         L2      NC                         M2  VSS
J3    VSS                 K3  VSS                        L3      VSS                        M3  VSS
J4    VSS                 K4  NC                         L4      NC                         M4  VSS
J5    VSS                 K5  NC                         L5      NC                         M5  VSS
J6    GPIO_50        2    K6  VSS                        L6      VSS                        M6  VSS
J7    GPIO_51        2    K7  GPIO_53              1     L7      VSS                        M7  VSS
J8    VSS                 K8  GPIO_52              1     L8      VSS                        M8  VSS
J9    GPIO_25        2    K9  VDDI/O                     L9      VSS                        M9  VSS
J10   GPIO_49        2    K10 GPIO_22              2     L10     VSS                        M10 VSS
J11   VSS                 K11 VSS                        L11     VSS                        M11 VSS
J12   VSS                 K12 VSS                        L12     VSS                        M12 VSS
J13   VSS                 K13 VDDPEHA                    L13     VDDPEA                     M13 VDDPEA
J14   VDDPEA              K14 VSS                        L14     VDDPEA                     M14 VSS
J15   REFRES08            K15 VDDPETA                    L15     VDDPEA                     M15 VDDPEA
J16   VSS                 K16 VSS                        L16     VSS                        M16 VSS
J17   VDDPEHA             K17 VDDPEHA                    L17     VDDPEA                     M17 VDDPEA
J18   VDDPEHA             K18 VDDPEHA                    L18     VDDPEA                     M18 VDDPEA
J19   VSS                 K19 VSS                        L19     VSS                        M19 VSS
J20   VSS                 K20 VDDPETA                    L20     VDDPEA                     M20 VDDPEA
J21   VDDPEA              K21 VSS                        L21     VDDPEA                     M21 VSS
J22   VSS                 K22 VDDPEHA                    L22     VDDPEA                     M22 VDDPEA
J23   VSS                 K23 VSS                        L23     VSS                        M23 VSS
J24   VSS                 K24 VSS                        L24     VSS                        M24 VSS
J25   JTAG_TDO            K25 CLKMODE1                   L25     VSS                        M25 VSS
J26   VDDI/O              K26 JTAG_TCK                   L26     VSS                        M26 VSS
J27   SSMBDAT             K27 GPIO_36              2     L27     VSS                        M27 VSS
J28   GPIO_34        2    K28 GPIO_35              2     L28     VSS                        M28 REFRES01
J29   VSS                 K29 VSS                        L29     VSS                        M29 VSS
J30   PE01RP1             K30 PE01RP0                    L30     VSS                        M30 PE00RP3
J31   PE01RN1             K31 PE01RN0                    L31     VSS                        M31 PE00RN3
J32   VSS                 K32 VSS                        L32     VSS                        M32 VSS
J33   PE01TN1             K33 PE01TN0                    L33     VSS                        M33 PE00TN3
J34   PE01TP1             K34 PE01TP0                    L34     VSS                        M34 PE00TP3
                              Table 22 PES22H16G2 1156-pin Signal Pin-Out (Part 3 of 9)
                                                  34 of 57                                          November 28, 2011


IDT 89HPES22H16G2 Data Sheet
Pin      Function  Alt   Pin     Function        Alt     Pin        Function           Alt  Pin     Function      Alt
N1   PE11TP0             P1  NC                         R1      VSS                        T1   NC
N2   PE11TN0             P2  NC                         R2      VSS                        T2   NC
N3   VSS                 P3  VSS                        R3      VSS                        T3   VSS
N4   PE11RN0             P4  NC                         R4      VSS                        T4   NC
N5   PE11RP0             P5  NC                         R5      VSS                        T5   NC
N6   VSS                 P6  VSS                        R6      VSS                        T6   NC
N7   NC                  P7  P10CLKP                    R7      REFRES10                   T7   P11CLKP
N8   VDDPEHA             P8  P10CLKN                    R8      VDDPETA                    T8   P11CLKN
N9   VSS                 P9  VDDPEA                     R9      VSS                        T9   REFRES11
N10  VDDPEHA             P10 VSS                        R10     VDDPETA                    T10  VSS
N11  VDDPEA              P11 VDDPEA                     R11     VDDPEA                     T11  VSS
N12  VDDPEA              P12 VSS                        R12     VDDPEA                     T12  VSS
N13  VDDCORE             P13 VDDCORE                    R13     VDDCORE                    T13  VSS
N14  VDDCORE             P14 VSS                        R14     VDDCORE                    T14  VSS
N15  VDDCORE             P15 VDDCORE                    R15     VSS                        T15  VDDCORE
N16  VSS                 P16 VSS                        R16     VDDCORE                    T16  VSS
N17  VDDCORE             P17 VDDCORE                    R17     VSS                        T17  VDDCORE
N18  VSS                 P18 VSS                        R18     VDDCORE                    T18  VSS
N19  VDDCORE             P19 VDDCORE                    R19     VSS                        T19  VDDCORE
N20  VDDCORE             P20 VSS                        R20     VDDCORE                    T20  VSS
N21  VDDCORE             P21 VDDCORE                    R21     VSS                        T21  VDDCORE
N22  VDDCORE             P22 VDDCORE                    R22     VDDCORE                    T22  VDDCORE
N23  VDDPEA              P23 VSS                        R23     VDDPEA                     T23  VSS
N24  VDDPEA              P24 VDDPEA                     R24     VDDPEA                     T24  VSS
N25  VDDPEHA             P25 VSS                        R25     VDDPETA                    T25  VSS
N26  VSS                 P26 VDDPEA                     R26     VSS                        T26  VSS
N27  VDDPEHA             P27 P01CLKN                    R27     VDDPETA                    T27  P00CLKN
N28  NC                  P28 P01CLKP                    R28     VSS                        T28  P00CLKP
N29  VSS                 P29 VSS                        R29     REFRES00                   T29  NC
N30  PE00RP2             P30 VSS                        R30     PE00RP1                    T30  PE00RP0
N31  PE00RN2             P31 VSS                        R31     PE00RN1                    T31  PE00RN0
N32  VSS                 P32 VSS                        R32     VSS                        T32  VSS
N33  PE00TN2             P33 VSS                        R33     PE00TN1                    T33  PE00TN0
N34  PE00TP2             P34 VSS                        R34     PE00TP1                    T34  PE00TP0
                             Table 22 PES22H16G2 1156-pin Signal Pin-Out (Part 4 of 9)
                                                 35 of 57                                           November 28, 2011


IDT 89HPES22H16G2 Data Sheet
Pin      Function  Alt   Pin     Function        Alt     Pin        Function           Alt Pin     Function      Alt
U1   NC                  V1  VSS                        W1      PE04TP0                    Y1  NC
U2   NC                  V2  VSS                        W2      PE04TN0                    Y2  NC
U3   VSS                 V3  VSS                        W3      VSS                        Y3  VSS
U4   NC                  V4  VSS                        W4      PE04RN0                    Y4  NC
U5   NC                  V5  VSS                        W5      PE04RP0                    Y5  NC
U6   VSS                 V6  VSS                        W6      VSS                        Y6  NC
U7   NC                  V7  NC                         W7      P04CLKP                    Y7  REFRES04
U8   VSS                 V8  VSS                        W8      P04CLKN                    Y8  VDDPETA
U9   VDDPEHA             V9  VDDPEHA                    W9      VSS                        Y9  VSS
U10  VDDPEHA             V10 VDDPEHA                    W10     VSS                        Y10 VDDPETA
U11  VDDPEA              V11 VDDPEA                     W11     VSS                        Y11 VDDPEA
U12  VDDPEA              V12 VDDPEA                     W12     VSS                        Y12 VDDPEA
U13  VDDCORE             V13 VSS                        W13     VDDCORE                    Y13 VDDCORE
U14  VDDCORE             V14 VSS                        W14     VDDCORE                    Y14 VSS
U15  VSS                 V15 VDDCORE                    W15     VSS                        Y15 VDDCORE
U16  VDDCORE             V16 VSS                        W16     VDDCORE                    Y16 VSS
U17  VSS                 V17 VDDCORE                    W17     VSS                        Y17 VDDCORE
U18  VDDCORE             V18 VSS                        W18     VDDCORE                    Y18 VSS
U19  VSS                 V19 VDDCORE                    W19     VSS                        Y19 VDDCORE
U20  VDDCORE             V20 VSS                        W20     VDDCORE                    Y20 VSS
U21  VSS                 V21 VDDCORE                    W21     VSS                        Y21 VDDCORE
U22  VSS                 V22 VDDCORE                    W22     VSS                        Y22 VDDCORE
U23  VDDPEA              V23 VDDPEA                     W23     VSS                        Y23 VDDPEA
U24  VDDPEA              V24 VDDPEA                     W24     VSS                        Y24 VDDPEA
U25  VDDPEHA             V25 VDDPEHA                    W25     VSS                        Y25 VDDPETA
U26  VDDPEHA             V26 VDDPEHA                    W26     NC                         Y26 VSS
U27  VSS                 V27 VSS                        W27     P15CLKN                    Y27 VDDPETA
U28  NC                  V28 NC                         W28     P15CLKP                    Y28 VSS
U29  VSS                 V29 VSS                        W29     REFRES15                   Y29 NC
U30  VSS                 V30 NC                         W30     NC                         Y30 VSS
U31  VSS                 V31 NC                         W31     NC                         Y31 VSS
U32  VSS                 V32 VSS                        W32     VSS                        Y32 VSS
U33  VSS                 V33 NC                         W33     NC                         Y33 VSS
U34  VSS                 V34 NC                         W34     NC                         Y34 VSS
                             Table 22 PES22H16G2 1156-pin Signal Pin-Out (Part 5 of 9)
                                                 36 of 57                                          November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Pin       Function  Alt   Pin      Function        Alt     Pin        Function           Alt Pin      Function      Alt
AA1   VSS                 AB1  NC                         AC1     NC                         AD1  VSS
AA2   VSS                 AB2  NC                         AC2     NC                         AD2  VSS
AA3   VSS                 AB3  VSS                        AC3     VSS                        AD3  VSS
AA4   VSS                 AB4  NC                         AC4     NC                         AD4  VSS
AA5   VSS                 AB5  NC                         AC5     NC                         AD5  VSS
AA6   VSS                 AB6  REFRES05                   AC6     VSS                        AD6  VSS
AA7   P05CLKP             AB7  NC                         AC7     VSS                        AD7  VSS
AA8   P05CLKN             AB8  VDDPEHA                    AC8     VSS                        AD8  VSS
AA9   VDDPEA              AB9  VSS                        AC9     VSS                        AD9  NC
AA10  VSS                 AB10 VDDPEHA                    AC10    VSS                        AD10 NC
AA11  VDDPEA              AB11 VDDPEA                     AC11    VSS                        AD11 VSS
AA12  VSS                 AB12 VDDPEA                     AC12    VSS                        AD12 VSS
AA13  VDDCORE             AB13 VDDCORE                    AC13    VDDPEA                     AD13 VDDPEA
AA14  VDDCORE             AB14 VDDCORE                    AC14    VSS                        AD14 VDDPEA
AA15  VSS                 AB15 VDDCORE                    AC15    VDDPEA                     AD15 VDDPEA
AA16  VDDCORE             AB16 VDDCORE                    AC16    VSS                        AD16 VSS
AA17  VSS                 AB17 VSS                        AC17    VDDPEA                     AD17 VDDPEA
AA18  VDDCORE             AB18 VDDCORE                    AC18    VDDPEA                     AD18 VDDPEA
AA19  VSS                 AB19 VSS                        AC19    VSS                        AD19 VSS
AA20  VDDCORE             AB20 VDDCORE                    AC20    VDDPEA                     AD20 VDDPEA
AA21  VSS                 AB21 VDDCORE                    AC21    VSS                        AD21 VDDPEA
AA22  VDDCORE             AB22 VDDCORE                    AC22    VDDPEA                     AD22 VDDPEA
AA23  VSS                 AB23 VDDPEA                     AC23    VSS                        AD23 VSS
AA24  VDDPEA              AB24 VDDPEA                     AC24    VSS                        AD24 VSS
AA25  VSS                 AB25 VDDPEHA                    AC25    VSS                        AD25 GPIO_39            2
AA26  VDDPEA              AB26 VSS                        AC26    VSS                        AD26 GPIO_38            2
AA27  P14CLKN             AB27 VDDPEHA                    AC27    VSS                        AD27 GPIO_37            2
AA28  P14CLKP             AB28 VSS                        AC28    VSS                        AD28 VSS
AA29  REFRES14            AB29 VSS                        AC29    VSS                        AD29 VSS
AA30  NC                  AB30 PE15RP0                    AC30    VSS                        AD30 NC
AA31  NC                  AB31 PE15RN0                    AC31    VSS                        AD31 NC
AA32  VSS                 AB32 VSS                        AC32    VSS                        AD32 VSS
AA33  NC                  AB33 PE15TN0                    AC33    VSS                        AD33 NC
AA34  NC                  AB34 PE15TP0                    AC34    VSS                        AD34 NC
                               Table 22 PES22H16G2 1156-pin Signal Pin-Out (Part 6 of 9)
                                                   37 of 57                                           November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Pin       Function  Alt   Pin      Function        Alt     Pin        Function           Alt Pin      Function      Alt
AE1   PE05TP0             AF1  NC                         AG1     VSS                        AH1  NC
AE2   PE05TN0             AF2  NC                         AG2     VSS                        AH2  NC
AE3   VSS                 AF3  VSS                        AG3     VSS                        AH3  VSS
AE4   PE05RN0             AF4  NC                         AG4     VSS                        AH4  NC
AE5   PE05RP0             AF5  NC                         AG5     VSS                        AH5  NC
AE6   VSS                 AF6  VSS                        AG6     VSS                        AH6  VSS
AE7   VSS                 AF7  VSS                        AG7     CLKMODE0                   AH7  CLKMODE2
AE8   VDDI/O              AF8  VSS                        AG8     VDDI/O                     AH8  GCLKFSEL
AE9   VDDI/O              AF9  VDDI/O                     AG9     VSS                        AH9  VSS
AE10  VDDI/O              AF10 VSS                        AG10    VSS                        AH10 VSS
AE11  VSS                 AF11 VSS                        AG11    VSS                        AH11 VSS
AE12  VSS                 AF12 VSS                        AG12    VSS                        AH12 P06CLKN
AE13  VDDPEHA             AF13 VSS                        AG13    VDDPEHA                    AH13 VSS
AE14  VSS                 AF14 VDDPEA                     AG14    VSS                        AH14 REFRES06
AE15  VDDPETA             AF15 VSS                        AG15    VDDPETA                    AH15 P07CLKN
AE16  VSS                 AF16 VSS                        AG16    VSS                        AH16 NC
AE17  VDDPEHA             AF17 VDDPEHA                    AG17    VSS                        AH17 GCLKP1
AE18  VDDPEHA             AF18 VDDPEHA                    AG18    VSS                        AH18 GCLKN1
AE19  VSS                 AF19 VSS                        AG19    VSS                        AH19 VSS
AE20  VDDPETA             AF20 VSS                        AG20    VDDPETA                    AH20 REFRES12
AE21  VSS                 AF21 VDDPEA                     AG21    NC                         AH21 P12CLKN
AE22  VDDPEHA             AF22 VSS                        AG22    VDDPEHA                    AH22 NC
AE23  VSS                 AF23 VSS                        AG23    VSS                        AH23 REFRES13
AE24  VSS                 AF24 VSS                        AG24    VSS                        AH24 P13CLKN
AE25  GPIO_06             AF25 GPIO_42              2     AG25    GPIO_44                 2  AH25 VSS
AE26  VDDI/O              AF26 GPIO_09              1     AG26    VDDI/O                     AH26 VSS
AE27  GPIO_40        2    AF27 GPIO_41              2     AG27    GPIO_04                 1  AH27 VSS
AE28  VSS                 AF28 VSS                        AG28    GPIO_43                 2  AH28 VSS
AE29  VSS                 AF29 VSS                        AG29    VSS                        AH29 VSS
AE30  NC                  AF30 VSS                        AG30    NC                         AH30 PE14RP0
AE31  NC                  AF31 VSS                        AG31    NC                         AH31 PE14RN0
AE32  VSS                 AF32 VSS                        AG32    VSS                        AH32 VSS
AE33  NC                  AF33 VSS                        AG33    NC                         AH33 PE14TN0
AE34  NC                  AF34 VSS                        AG34    NC                         AH34 PE14TP0
                               Table 22 PES22H16G2 1156-pin Signal Pin-Out (Part 7 of 9)
                                                   38 of 57                                           November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Pin       Function  Alt   Pin      Function        Alt     Pin        Function           Alt Pin      Function      Alt
AJ1   NC                  AK1  VSS                        AL1     VDDI/O                     AM1  VDDI/O
AJ2   NC                  AK2  VSS                        AL2     P01MERGEN                  AM2  VDDI/O
AJ3   VSS                 AK3  VSS                        AL3     VDDI/O                     AM3  VDDI/O
AJ4   NC                  AK4  VSS                        AL4     VDDI/O                     AM4  VDDI/O
AJ5   NC                  AK5  VSS                        AL5     VDDI/O                     AM5  SWMODE3
AJ6   VSS                 AK6  VSS                        AL6     VSS                        AM6  VSS
AJ7   VSS                 AK7  PE06RP0                    AL7     PE06RN0                    AM7  VSS
AJ8   VSS                 AK8  NC                         AL8     NC                         AM8  VSS
AJ9   VSS                 AK9  VSS                        AL9     VSS                        AM9  VSS
AJ10  VSS                 AK10 NC                         AL10    NC                         AM10 VSS
AJ11  VSS                 AK11 NC                         AL11    NC                         AM11 VSS
AJ12  P06CLKP             AK12 VSS                        AL12    VSS                        AM12 VSS
AJ13  VSS                 AK13 PE07RP0                    AL13    PE07RN0                    AM13 VSS
AJ14  NC                  AK14 NC                         AL14    NC                         AM14 VSS
AJ15  P07CLKP             AK15 VSS                        AL15    VSS                        AM15 VSS
AJ16  REFRES07            AK16 NC                         AL16    NC                         AM16 VSS
AJ17  VSS                 AK17 NC                         AL17    NC                         AM17 VSS
AJ18  VSS                 AK18 VSS                        AL18    VSS                        AM18 VSS
AJ19  VSS                 AK19 PE12RP0                    AL19    PE12RN0                    AM19 VSS
AJ20  VSS                 AK20 NC                         AL20    NC                         AM20 VSS
AJ21  P12CLKP             AK21 VSS                        AL21    VSS                        AM21 VSS
AJ22  VSS                 AK22 NC                         AL22    NC                         AM22 VSS
AJ23  VSS                 AK23 NC                         AL23    NC                         AM23 VSS
AJ24  P13CLKP             AK24 VSS                        AL24    VSS                        AM24 VSS
AJ25  VSS                 AK25 PE13RP0                    AL25    PE13RN0                    AM25 VSS
AJ26  VSS                 AK26 NC                         AL26    NC                         AM26 VSS
AJ27  VSS                 AK27 VSS                        AL27    VSS                        AM27 VSS
AJ28  VSS                 AK28 NC                         AL28    NC                         AM28 VSS
AJ29  VSS                 AK29 NC                         AL29    NC                         AM29 VSS
AJ30  VSS                 AK30 VSS                        AL30    VSS                        AM30 VSS
AJ31  VSS                 AK31 GPIO_08              1     AL31    GPIO_07                    AM31 GPIO_00            1
AJ32  VSS                 AK32 GPIO_15              1     AL32    VDDI/O                     AM32 GPIO_05            2
AJ33  VSS                 AK33 GPIO_14              1     AL33    GPIO_10                 1  AM33 GPIO_11            1
AJ34  VSS                 AK34 VDDI/O                     AL34    GPIO_12                 1  AM34 GPIO_13            1
                               Table 22 PES22H16G2 1156-pin Signal Pin-Out (Part 8 of 9)
                                                   39 of 57                                           November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Pin       Function  Alt   Pin      Function        Alt     Pin        Function           Alt Pin      Function      Alt
AN1   VSS                 AN18 VSS                        AP1     VSS                        AP18 VSS
AN2   VDDI/O              AN19 PE12TN0                    AP2     VSS                        AP19 PE12TP0
AN3   VDDI/O              AN20 NC                         AP3     RSTHALT                    AP20 NC
AN4   SWMODE0             AN21 VSS                        AP4     SWMODE1                    AP21 VSS
AN5   SWMODE2             AN22 NC                         AP5     VDDI/O                     AP22 NC
AN6   VSS                 AN23 NC                         AP6     VSS                        AP23 NC
AN7   PE06TN0             AN24 VSS                        AP7     PE06TP0                    AP24 VSS
AN8   NC                  AN25 PE13TN0                    AP8     NC                         AP25 PE13TP0
AN9   VSS                 AN26 NC                         AP9     VSS                        AP26 NC
AN10  NC                  AN27 VSS                        AP10    NC                         AP27 VSS
AN11  NC                  AN28 NC                         AP11    NC                         AP28 NC
AN12  VSS                 AN29 NC                         AP12    VSS                        AP29 NC
AN13  PE07TN0             AN30 VSS                        AP13    PE07TP0                    AP30 VSS
AN14  NC                  AN31 GPIO_01              1     AP14    NC                         AP31 VDDI/O
AN15  VSS                 AN32 GPIO_02              1     AP15    VSS                        AP32 GPIO_03            1
AN16  NC                  AN33 VDDI/O                     AP16    NC                         AP33 VSS
AN17  NC                  AN34 VSS                        AP17    NC                         AP34 VSS
                               Table 22 PES22H16G2 1156-pin Signal Pin-Out (Part 9 of 9)
                                                   40 of 57                                           November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Alternate Signal Functions
    Pin      GPIO     1st Alternate    2nd Alternate        Pin           GPIO    1st Alternate  2nd Alternate
   AM31     GPIO_00    PART0PERSTN             —             D1          GPIO_28      HP2PDN        P4LINKUPN
   AN31     GPIO_01    PART1PERSTN             —             C1          GPIO_29      HP2PFN        P4ACTIVEN
   AN32     GPIO_02    PART2PERSTN             —             E2          GPIO_30   HP2PWRGDN        P5LINKUPN
   AP32     GPIO_03    PART3PERSTN                           E3          GPIO_31     HP2MRLN        P5ACTIVEN
   AG27     GPIO_04          —             P0LINKUPN        G28          GPIO_32      HP2AIN        P6LINKUPN
   AM32     GPIO_05         GPEN           P0ACTIVEN        G26          GPIO_33      HP2PIN        P6ACTIVEN
   AK31     GPIO_08      IOEXPINTN             —            J28          GPIO_34      HP2PEP        P7LINKUPN
   AF26     GPIO_09        HP0APN              —            K28          GPIO_35     HP2RSTN        P7ACTIVEN
   AL33     GPIO_10       HP0PDN               —            K27          GPIO_36      HP3APN        P8LINKUPN
   AM33     GPIO_11        HP0PFN              —           AD27          GPIO_37      HP3PDN        P8ACTIVEN
   AL34     GPIO_12     HP0PWRGDN              —           AD26          GPIO_38      HP3PFN        P9LINKUPN
   AM34     GPIO_13       HP0MRLN              —           AD25          GPIO_39   HP3PWRGDN        P9ACTIVEN
   AK33     GPIO_14        HP0AIN              —           AE27          GPIO_40     HP3MRLN       P10LINKUPN
   AK32     GPIO_15        HP0PIN              —           AF27          GPIO_41      HP3AIN       P10ACTIVEN
    C4      GPIO_16        HP0PEP              —           AF25          GPIO_42      HP3PIN       P11LINKUPN
    B4      GPIO_17       HP0RSTN              —           AG28          GPIO_43      HP3PEP       P11ACTIVEN
    B3      GPIO_18        HP1APN              —           AG25          GPIO_44     HP3RSTN       P12LINKUPN
    A3      GPIO_19       HP1PDN               —            G8           GPIO_45      HP4APN       P12ACTIVEN
    H8      GPIO_20        HP1PFN              —            G7           GPIO_46      HP4PDN       P13LINKUPN
    C3      GPIO_21     HP1PWRGDN              —            H10          GPIO_47      HP4PFN       P13ACTIVEN
    K10     GPIO_22       HP1MRLN          P1LINKUPN         H7          GPIO_48   HP4PWRGDN       P14LINKUPN
    D4      GPIO_23        HP1AIN          P1ACTIVEN        J10          GPIO_49     HP4MRLN       P14ACTIVEN
    E4      GPIO_24        HP1PIN          P2LINKUPN         J6          GPIO_50      HP4AIN       P15LINKUPN
     J9     GPIO_25        HP1PEP          P2ACTIVEN         J7          GPIO_51      HP4PIN       P15ACTIVEN
    D2      GPIO_26       HP1RSTN          P3LINKUPN         K8          GPIO_52      HP4PEP            —
    C2      GPIO_27        HP2APN          P3ACTIVEN         K7          GPIO_53     HP4RSTN            —
                                   Table 23 PES22H16G2 Alternate Signal Functions
                                                    41 of 57                                    November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
No Connection Pins
                                                 NC
                   A6     B19 E9    K2       U1       Y4     AD30   AH4  AK28 AN17
                   A7     B21 E12   K4       U2       Y5     AD31   AH5  AK29 AN20
                   A9     B24 E13   K5       U4       Y6     AD33   AH16  AL8 AN22
                  A12     B25 E15   L1       U5       Y29    AD34   AH22 AL10 AN23
                  A13     B27 E18    L2      U7      AA30    AE30    AJ1 AL11 AN26
                  A15     D6  E19    L4      U28     AA31    AE31    AJ2 AL14 AN28
                  A18     D7  E21    L5      V7      AA33    AE33    AJ4 AL16 AN29
                  A19     D9  E24   N7       V28     AA34    AE34    AJ5 AL17 AP8
                  A21     D12 E25   N28      V30      AB1     AF1   AJ14 AL20 AP10
                  A24     D13 E27   P1       V31      AB2     AF2   AK8  AL22 AP11
                  A25     D15 G12   P2       V33      AB4     AF4   AK10 AL23 AP14
                  A27     D18 G15   P4       V34      AB5     AF5   AK11 AL26 AP16
                   B6     D19 G19   P5       W26      AB7    AG21   AK14 AL28 AP17
                   B7     D21 G22   T1       W30     AC1     AG30   AK16 AL29 AP20
                   B9     D24 H1    T2       W31     AC2     AG31   AK17 AN8  AP22
                  B12     D25 H2    T4       W33     AC4     AG33   AK20 AN10 AP23
                  B13     D27 H4    T5       W34     AC5     AG34   AK22 AN11 AP26
                  B15     E6  H5    T6       Y1      AD9     AH1    AK23 AN14 AP28
                  B18     E7  K1    T29      Y2      AD10    AH2    AK26 AN16 AP29
                                  Table 24 PES22H16G2 No Connection
                                              42 of 57                             November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Power Pins
        VDDCore   VDDCore     VDDI/O      VDDI/O        VDDPEA      VDDPEA VDDPEHA VDDPETA
          N13         V15       A4          AG8           J14          V11    H13     H15
          N14         V17       A30         AG26          J21          V12    H22     H20
          N15         V19       B2          AK34          L13          V23    J17     K15
          N17         V21       B33          AL1          L14          V24    J18     K20
          N19         V22       D3           AL3          L15          Y11    K13     R8
          N20        W13       D31           AL4          L17          Y12    K17     R10
          N21        W14       D34           AL5          L18          Y23    K18     R25
          N22        W16        E1          AL32          L20          Y24    K22     R27
          P13        W18        H9          AM1           L21         AA9     N8      Y8
          P15        W20       H27          AM2           L22         AA11    N10     Y10
          P17         Y13       J26         AM3           M13         AA24    N25     Y25
          P19         Y15       K9          AM4           M15         AA26    N27     Y27
          P21         Y17      AE8          AN2           M17         AB11    U9     AE15
          P22         Y19      AE9          AN3           M18         AB12    U10    AE20
          R13         Y21      AE10         AN33          M20         AB23    U25    AG15
          R14         Y22      AE26         AP5           M22         AB24    U26    AG20
          R16        AA13      AF9          AP31          N11         AC13     V9
          R18        AA14                                 N12         AC15    V10
          R20        AA16                                 N23         AC17    V25
          R22        AA18                                 N24         AC18    V26
          T15       AA20                                  P9          AC20    AB8
          T17       AA22                                  P11         AC22   AB10
          T19       AB13                                  P24         AD13   AB25
          T21       AB14                                  P26         AD14   AB27
          T22       AB15                                  R11         AD15   AE13
          U13        AB16                                 R12         AD17   AE17
          U14        AB18                                 R23         AD18   AE18
          U16        AB20                                 R24         AD20   AE22
          U18        AB21                                 U11         AD21   AF17
          U20        AB22                                 U12         AD22   AF18
                                                          U23         AF14   AG13
                                                          U24         AF21   AG22
                                     Table 25 PES22H16G2 Power Pins
                                                 43 of 57                          November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Ground Pins
         Vss           Vss      Vss              Vss               Vss      Vss    Vss
          A1           C16      E33              G32                J32     M1      P14
          A2           C17      E34               H3                K3      M2      P16
          A5           C18       F1               H6                K6      M3      P18
          A8           C19       F2              H11                K11     M4      P20
         A11           C20       F3              H12                K12     M5      P23
         A14           C21       F4              H14                K14     M6      P25
         A17           C22       F5              H16                K16     M7      P29
         A20           C23       F6              H17                K19     M8      P30
         A23           C24       F7              H18                K21     M9      P31
         A26           C25       F8              H19                K23     M10     P32
         A29           C26       F9              H23                K24     M11     P33
         A33           C27      F12              H24                K29     M12     P34
         A34           C28      F13              H25                K32     M14     R1
          B1           C29      F15              H29                 L3     M16     R2
          B5           D5       F16              H30                 L6     M19     R3
          B8           D8       F18              H31                 L7     M21     R4
         B11           D11      F21              H32                 L8     M23     R5
         B14           D14      F22              H33                 L9     M24     R6
         B17           D17      F24              H34                L10     M25     R9
         B20           D20      F25               J1                L11     M26    R15
         B23           D23      F26               J2                L12     M27    R17
         B26           D26      F27               J3                L16     M29    R19
         B29           D29      F28               J4                L19     M32    R21
         B34           E5       F29               J5                L23     N3     R26
          C5           E8       F32               J8                L24     N6     R28
          C6           E11       G3              J11                L25     N9     R32
          C7           E14       G6              J12                L26     N16     T3
          C8           E17       G9              J13                L27     N18     T10
          C9           E20      G10              J16                L28     N26     T11
         C10           E23      G13              J19                L29     N29     T12
         C11           E26      G16              J20                L30     N32     T13
         C12           E29      G21              J22                L31     P3      T14
         C13           E30      G24              J23                L32     P6      T16
         C14           E31      G25              J24                L33     P10     T18
         C15           E32      G29              J29                L34     P12     T20
                              Table 26 PES22H16G2 Ground Pins (Part 1 of 3)
                                              44 of 57                          November 28, 2011


IDT 89HPES22H16G2 Data Sheet
        Vss           Vss      Vss              Vss               Vss      Vss     Vss
        T23           W9       AA21             AD2               AF13     AH10     AK4
        T24           W10      AA23             AD3               AF15     AH11     AK5
        T25           W11      AA25             AD4               AF16     AH13     AK6
        T26           W12      AA32             AD5               AF19     AH19     AK9
        T32           W15      AB3              AD6               AF20     AH25    AK12
         U3           W17      AB9              AD7               AF22     AH26    AK15
         U6           W19      AB17             AD8               AF23     AH27    AK18
         U8           W21      AB19            AD11               AF24     AH28    AK21
        U15           W22      AB26            AD12               AF28     AH29    AK24
        U17           W23      AB28            AD16               AF29     AH32    AK27
        U19           W24      AB29            AD19               AF30      AJ3    AK30
        U21           W25      AB32            AD23               AF31      AJ6     AL6
        U22           W32      AC3             AD24               AF32      AJ7     AL9
        U27           Y3       AC6             AD28               AF33      AJ8    AL12
        U29           Y9       AC7             AD29               AF34      AJ9    AL15
        U30           Y14      AC8             AD32               AG1      AJ10    AL18
        U31           Y16      AC9              AE3               AG2      AJ11    AL21
        U32           Y18      AC10             AE6               AG3      AJ13    AL24
        U33           Y20      AC11             AE7               AG4      AJ17    AL27
        U34           Y26      AC12            AE11               AG5      AJ18    AL30
         V1           Y28      AC14            AE12               AG6      AJ19    AM6
         V2           Y30      AC16            AE14               AG9      AJ20    AM7
         V3           Y31      AC19            AE16              AG10      AJ22    AM8
         V4           Y32      AC21            AE19              AG11      AJ23    AM9
         V5           Y33      AC23            AE21              AG12      AJ25    AM10
         V6           Y34      AC24            AE23              AG14      AJ26    AM11
         V8           AA1      AC25            AE24              AG16      AJ27    AM12
        V13           AA2      AC26            AE28              AG17      AJ28    AM13
        V14           AA3      AC27            AE29              AG18      AJ29    AM14
        V16           AA4      AC28            AE32              AG19      AJ30    AM15
        V18           AA5      AC29             AF3              AG23      AJ31    AM16
        V20           AA6      AC30             AF6              AG24      AJ32    AM17
        V27          AA10      AC31             AF7              AG29      AJ33    AM18
        V29          AA12      AC32             AF8              AG32      AJ34    AM19
        V32          AA15      AC33             AF10              AH3      AK1     AM20
         W3          AA17      AC34             AF11              AH6      AK2     AM21
         W6          AA19      AD1              AF12              AH9      AK3     AM22
                             Table 26 PES22H16G2 Ground Pins (Part 2 of 3)
                                             45 of 57                           November 28, 2011


  IDT 89HPES22H16G2 Data Sheet
          Vss           Vss             Vss              Vss                Vss                 Vss     Vss
          AM23         AM28              AN9            AN24                AP2                 AP18    AP33
          AM24         AM29             AN12            AN27                AP6                 AP21    AP34
          AM25         AM30             AN15            AN30                AP9                 AP24
          AM26          AN1             AN18            AN34                AP12                AP27
          AM27          AN6             AN21             AP1                AP15                AP30
                                      Table 26 PES22H16G2 Ground Pins (Part 3 of 3)
Signals Listed Alphabetically
                     Signal Name       I/O Type       Location              Signal Category
                    CLKMODE0                 I            AG7                        System
                    CLKMODE1                 I            K25
                    CLKMODE2                 I            AH7
                    GCLKFSEL                 I            AH8
                    GCLKN0                   I            G17
                    GCLKN1                   I           AH18
                    GCLKP0                   I            G18
                    GCLKP1                   I           AH17
                    GPIO_00                I/O           AM31                 General Purpose I/O
                    GPIO_01                I/O           AN31
                    GPIO_02                I/O           AN32
                    GPIO_03                I/O           AP32
                    GPIO_04                I/O           AG27
                    GPIO_05                I/O           AM32
                    GPIO_06                I/O           AE25
                    GPIO_07                I/O           AL31
                    GPIO_08                I/O           AK31
                    GPIO_09                I/O           AF26
                    GPIO_10                I/O           AL33
                    GPIO_11                I/O           AM33
                    GPIO_12                I/O           AL34
                    GPIO_13                I/O           AM34
                    GPIO_14                I/O           AK33
                    GPIO_15                I/O           AK32
                    GPIO_16                I/O             C4
                    GPIO_17                I/O             B4
                               Table 27 89PES22H16G2 Alphabetical Signal List (Part 1 of 7)
                                                      46 of 57                                       November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal Name       I/O Type      Location               Signal Category
                  GPIO_18                I/O           B3               General Purpose I/O (cont.)
                  GPIO_19                I/O           A3
                  GPIO_20                I/O           H8
                  GPIO_21                I/O           C3
                  GPIO_22                I/O           K10
                  GPIO_23                I/O           D4
                  GPIO_24                I/O           E4
                  GPIO_25                I/O            J9
                  GPIO_26                I/O           D2
                  GPIO_27                I/O           C2
                  GPIO_28                I/O           D1
                  GPIO_29                I/O           C1
                  GPIO_30                I/O           E2
                  GPIO_31                I/O           E3
                  GPIO_32                I/O           G28
                  GPIO_33                I/O           G26
                  GPIO_34                I/O           J28
                  GPIO_35                I/O           K28
                  GPIO_36                I/O           K27
                  GPIO_37                I/O          AD27
                  GPIO_38                I/O          AD26
                  GPIO_39                I/O          AD25
                  GPIO_40                I/O          AE27
                  GPIO_41                I/O          AF27
                  GPIO_42                I/O          AF25
                  GPIO_43                I/O          AG28
                  GPIO_44                I/O          AG25
                  GPIO_45                I/O           G8
                  GPIO_46                I/O           G7
                  GPIO_47                I/O           H10
                  GPIO_48                I/O           H7
                  GPIO_49                I/O           J10
                  GPIO_50                I/O            J6
                  GPIO_51                I/O            J7
                  GPIO_52                I/O           K8
                  GPIO_53                I/O           K7
                             Table 27 89PES22H16G2 Alphabetical Signal List (Part 2 of 7)
                                                  47 of 57                                          November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal Name        I/O Type      Location                   Signal Category
                  JTAG_TCK                  I            K26                            Test
                  JTAG_TDI                  I            C31
                  JTAG_TDO                 O             J25
                  JTAG_TMS                  I            D30
                  JTAG_TRST_N               I            C32
                  MSMBADDR_1                I            A31                       SMBus Interface
                  MSMBADDR_2                I            B31
                  MSMBADDR_3                I            B30
                  MSMBADDR_4                I            C30
                  MSMBCLK                 I/O            G27
                  MSMBDAT                 I/O            H26
                  MSMBSMODE                 I            A32                          System
                  NO CONNECTION                 See Table 24 for a listing of No Connect pins.
                  P00CLKN                   I            T27                        PCI Express
                  P01CLKN                   I            P27
                  P02CLKN                   I            G23
                  P03CLKN                   I            G20
                  P04CLKN                   I            W8
                  P05CLKN                   I            AA8
                  P06CLKN                   I           AH12
                  P07CLKN                   I           AH15
                  P08CLKN                   I            G14
                  P09CLKN                   I            G11
                  P10CLKN                   I            P8
                  P11CLKN                   I             T8
                  P12CLKN                   I           AH21
                  P13CLKN                   I           AH24
                  P14CLKN                   I           AA27
                  P15CLKN                   I           W27
                  P00CLKP                   I            T28
                  P01CLKP                   I            P28
                  P02CLKP                   I            F23
                  P03CLKP                   I            F20
                  P04CLKP                   I            W7
                  P05CLKP                   I            AA7
                  P06CLKP                   I           AJ12
                              Table 27 89PES22H16G2 Alphabetical Signal List (Part 3 of 7)
                                                    48 of 57                                       November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal Name       I/O Type      Location               Signal Category
                  P07CLKP                I            AJ15                   PCI Express (cont.)
                  P08CLKP                I             F14
                  P09CLKP                I             F11
                  P10CLKP                I             P7
                  P11CLKP                I             T7
                  P12CLKP                I            AJ21
                  P13CLKP                I            AJ24
                  P14CLKP                I            AA28
                  P15CLKP                I             W28
                  P01MERGEN              I             AL2                         System
                  PE00RN0                I             T31                      PCI Express
                  PE00RN1                I             R31
                  PE00RN2                I             N31
                  PE00RN3                I             M31
                  PE00RP0                I             T30
                  PE00RP1                I             R30
                  PE00RP2                I             N30
                  PE00RP3                I             M30
                  PE00TN0                O             T33
                  PE00TN1                O             R33
                  PE00TN2                O             N33
                  PE00TN3                O             M33
                  PE00TP0                O             T34
                  PE00TP1                O             R34
                  PE00TP2                O             N34
                  PE00TP3                O             M34
                  PE00RN0                I             K31
                  PE01RN1                I             J31
                  PE01RN2                I             G31
                  PE01RN3                I             F31
                  PE01RP0                I             K30
                  PE01RP1                I             J30
                  PE01RP2                I             G30
                  PE01RP3                I             F30
                  PE01TN0                O             K33
                  PE01TN1                O             J33
                             Table 27 89PES22H16G2 Alphabetical Signal List (Part 4 of 7)
                                                  49 of 57                                       November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal Name       I/O Type      Location               Signal Category
                  PE01TN2                O             G33                   PCI Express (cont.)
                  PE01TN3                O             F33
                  PE01TP0                O             K34
                  PE01TP1                O             J34
                  PE01TP2                O             G34
                  PE01TP3                O             F34
                  PE02RN0                I             D28
                  PE02RP0                I             E28
                  PE02TN0                O             B28
                  PE02TP0                O             A28
                  PE03RN0                I             D22
                  PE03RP0                I             E22
                  PE03TN0                O             B22
                  PE03TP0                O             A22
                  PE04RN0                I             W4
                  PE04RP0                I             W5
                  PE04TN0                O             W2
                  PE04TP0                O             W1
                  PE05RN0                I             AE4
                  PE05RP0                I             AE5
                  PE05TN0                O             AE2
                  PE05TP0                O             AE1
                  PE06RN0                I             AL7
                  PE06RP0                I             AK7
                  PE06TN0                O             AN7
                  PE06TP0                O             AP7
                  PE07RN0                I            AL13
                  PE07RP0                I            AK13
                  PE07TN0                O            AN13
                  PE07TP0                O            AP13
                  PE08RN0                I             D16
                  PE08RP0                I             E16
                  PE08TN0                O             B16
                  PE08TP0                O             A16
                  PE09RN0                I             D10
                  PE09RP0                I             E10
                             Table 27 89PES22H16G2 Alphabetical Signal List (Part 5 of 7)
                                                  50 of 57                                       November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal Name       I/O Type      Location               Signal Category
                  PE09TN0                 O            B10                   PCI Express (cont.)
                  PE09TP0                 O            A10
                  PE10RN0                  I           G4
                  PE10RP0                  I           G5
                  PE10TN0                 O            G2
                  PE10TP0                 O            G1
                  PE11RN0                  I           N4
                  PE11RP0                  I           N5
                  PE11TN0                 O            N2
                  PE11TP0                 O            N1
                  PE12RN0                  I          AL19
                  PE12RP0                  I          AK19
                  PE12TN0                 O           AN19
                  PE12TP0                 O           AP19
                  PE13RN0                  I          AL25
                  PE13RP0                  I          AK25
                  PE13TN0                 O           AN25
                  PE13TP0                 O           AP25
                  PE14RN0                  I          AH31
                  PE14RP0                  I          AH30
                  PE14TN0                 O           AH33
                  PE14TP0                 O           AH34
                  PE15RN0                  I          AB31
                  PE15RP0                  I          AB30
                  PE15TN0                 O           AB33
                  PE15TP0                 O           AB34
                  PERSTN                   I           B32                         System
                  REFRES00               I/O           R29              SerDes Reference Resistors
                  REFRES01               I/O           M28
                  REFRES02               I/O           H21
                  REFRES03               I/O           F19
                  REFRES04               I/O           Y7
                  REFRES05               I/O           AB6
                  REFRES06               I/O          AH14
                  REFRES07               I/O          AJ16
                  REFRES08               I/O           J15
                             Table 27 89PES22H16G2 Alphabetical Signal List (Part 6 of 7)
                                                  51 of 57                                         November 28, 2011


IDT 89HPES22H16G2 Data Sheet
                   Signal Name        I/O Type      Location                   Signal Category
                  REFRES09                I/O           F10             SerDes Reference Resistors (cont.)
                  REFRES10                I/O            R7
                  REFRES11                I/O            T9
                  REFRES12                I/O          AH20
                  REFRES13                I/O          AH23
                  REFRES14                I/O          AA29
                  REFRES15                I/O           W29
                  REFRESPLL               I/O           F17
                  RSTHALT                   I           AP3                            System
                  SSMBADDR_1                I           C34                       SMBus Interface
                  SSMBADDR_2                I           C33
                  SSMBADDR_3                I           D33
                  SSMBADDR_5                I           D32
                  SSMBCLK                 I/O           H28
                  SSMBDAT                 I/O           J27
                  SWMODE_0                  I           AN4                            System
                  SWMODE_1                  I           AP4
                  SWMODE_2                  I           AN5
                  SWMODE_3                  I           AM5
                  VDDCORE, VDDI/O,                See Table 25 for a listing of power pins.
                  VDDPEA, VDDPEHA,
                  VDDPETA
                  VSS                            See Table 26 for a listing of ground pins.
                              Table 27 89PES22H16G2 Alphabetical Signal List (Part 7 of 7)
                                                   52 of 57                                                November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
PES22H16G2 Pinout — Top View
        1 2 3 4   5   6 7 8    9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
      A              XX X               XX X              XX X              XX X                              A
      B              XX X               XX X              XX X              XX X                              B
      C                                                                                                       C
      D              XX X               XX X              XX X              XX X                              D
      E              XX X               XX X              XX X              XX X                              E
      F                                                                                                       F
      G                                 X        X            X        X                                      G
      H XX XX                                    X               X                                            H
      J                                                                                                       J
      K XX XX                                    X               X                                            K
      L XX X X                                                                                                L
      M                                                                                                       M
      N                 X                                                               X                     N
      P XX     XX                                                                                             P
      R                     X     X                                            X     X                        R
      T XX XXX                                                                              X                 T
      U XX XX X                                                                         X                     U
      V                 X                                                               X XX XX               V
      W                                                                           X           XX XX           W
      Y XX XXX              X     X                                            X X X                          Y
     AA                                                                                       XX XX          AA
     AB XX XX X                                                                                              AB
     AC X X    XX                                                                                            AC
     AD                       XX                                                              XX XX          AD
     AE                                          X               X                            XX XX          AE
     AF XX XX                                                                                                AF
     AG                                          X               X  X                         XX XX          AG
     AH XX XX                                       X                  X                                     AH
     AJ XX X X                                X                                                              AJ
     AK                    X XX               X XX               X XX             X XX                       AK
     AL                    X XX               X XX              X XX              X XX                       AL
     AM                                                                                                      AM
     AN                    X XX               X XX               X XX             X XX                       AN
     AP                    X XX               X XX               X XX             X XX                       AP
        1  2 3 4  5   6 7 8     9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
                VDDCore (Power)               VDDPETA (Transmitter Power)           Signals
               VDDI/O (Power)                 VDDPEA (Analog Power)
                                                                               X     No connect
               Vss (Ground)                   VDDPEHA (High Analog Power)
                                                      53 of 57                                      November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
PES22H16G2 Package Drawing — 1156-Pin BL1156/BR1156
                              54 of 57              November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
PES22H16G2 Package Drawing — Page Two
                                      55 of 57 November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
Revision History
  January 21, 2010: Publication of Final data sheet.
  March 30, 2011: In Table 13, added VDDPETA to footnote #1.
  November 28, 2011: Added new Tables 20 and 21, SMBus Characterization and Timing.
                                                             56 of 57               November 28, 2011


 IDT 89HPES22H16G2 Data Sheet
 Ordering Information
        NN           A        NNANN         AN          AA            AA             A                             Legend
                                                                                                                 A = Alpha Character
                                                                                                                 N = Numeric Character
      Product    Operating   Product     Generation Device         Package Temp Range
      Family      Voltage     Detail       Series     Revision
                                                                                         Blank      Commercial Temperature
                                                                                                    (0°C to +70°C Ambient)
                                                                                          I          Industrial Temperature
                                                                                                     (-40° C to +85° C Ambient)
                                                                                          BL        1156-ball FCBGA
                                                                                          BLG       1156-ball FCBGA, Green
                                                                                          ZB        ZB revision
                                                                                         ZC          ZC revision
                                                                                          G2         PCIe Gen 2
                                                                                         22H16       22-lane, 16-port
                                                                                          H         1.0V +/- 0.1V Core Voltage
                                                                                         89         Serial Switching Product
Valid Combinations
    89H22H16G2ZBBL         1156-ball FCBGA package, Commercial Temperature
    89H22H16G2ZBBLG        1156-ball Green FCBGA package, Commercial Temperature
    89H22H16G2ZBBLI        1156-ball FCBGA package, Industrial Temperature
    89H22H16G2ZBBLGI       1156-ball Green FCBGA package, Industrial Temperature
    89H22H16G2ZCBL         1156-ball FCBGA package, Commercial Temperature
    89H22H16G2ZCBLG        1156-ball Green FCBGA package, Commercial Temperature
    89H22H16G2ZCBLI        1156-ball FCBGA package, Industrial Temperature
    89H22H16G2ZCBLGI       1156-ball Green FCBGA package, Industrial Temperature
                           CORPORATE HEADQUARTERS                      for SALES:                           for Tech Support:
                           6024 Silver Creek Valley Road               800-345-7015 or 408-284-8200         email: ssdhelp@idt.com
                        ®
                           San Jose, CA 95138                          fax: 408-284-2775                    phone: 408-284-8208
                                                                       www.idt.com
                                                               57 of 57                                             November 28, 2011


 IMPORTANT NOTICE AND DISCLAIMER
 RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
 SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
 REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
 OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
 INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
 PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
 These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
 for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
 ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
 resources are subject to change without notice. Renesas grants you permission to use these resources only for
 development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
 prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
 Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
 damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
 to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
 expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
                                                                                                               (Rev.1.0 Mar 2020)
Corporate Headquarters                                                  Contact Information
TOYOSU FORESIA, 3-2-24 Toyosu,                                          For further information on a product, technology, the most
Koto-ku, Tokyo 135-0061, Japan                                          up-to-date version of a document, or your nearest sales
www.renesas.com                                                         office, please visit:
                                                                        www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
                                                                      © 2020 Renesas Electronics Corporation. All rights reserved.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Renesas Electronics:
 89H22H16G2ZCBLI 89H22H16G2ZCBLG 89H22H16G2ZCBL 89KTPES22H16G2
