# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_riscV_word_t02.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/package_top.vhd" \
"../../../../project_riscV_word_t02.srcs/sources_1/imports/sources_1/new/dummy_module.vhd" \
"../../../../project_riscV_word_t02.srcs/sources_1/imports/sources_1/imports/sources_1/new/t02_Word_ALU.vhd" \
"../../../../project_riscV_word_t02.srcs/sources_1/imports/sources_1/new/t02_Word_ALUbrnch.vhd" \
"../../../../project_riscV_word_t02.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_DM.vhd" \
"../../../../project_riscV_word_t02.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_IM.vhd" \
"../../../../project_riscV_word_t02.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_PC.vhd" \
"../../../../project_riscV_word_t02.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_Reg.vhd" \
"../../../../project_riscV_word_t02.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_cntrl.vhd" \
"../../../../project_riscV_word_t02.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_immGen.vhd" \
"../../../../project_riscV_word_t02.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/t02_Word_mux2.vhd" \
"../../../../project_riscV_word_t02.srcs/sources_1/imports/sources_1/imports/sources_1/new/t02_Word_top.vhd" \

# Do not sort compile order
nosort
