// Seed: 1290182647
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_3;
  assign id_4 = id_4;
  always id_3["" : 1'd0] = -1;
  if (-1'h0 - -1'b0) wire id_5;
  else assign id_4 = -1;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1
);
  genvar id_3, id_4;
  generate
    wire id_5;
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    output wand id_0,
    input  wire id_1,
    output wire id_2
);
  generate
    wire id_4;
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
