<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>DigiLAB</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_BeltBus_TTM_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_BB</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_bb_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_bb_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB.HAS_TREADY">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_BB.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDEST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdest</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">12</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">256</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_bb_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_bb_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_BB_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_BB_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXIS:S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_bb_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_bb_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_BB_CLK.ASSOCIATED_RESET">buffer_overflow:s00_bb_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_BB_CLK.ASSOCIATED_BUSIF">S00_BB</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_BB_CLK.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_BB_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>buffer_overflow</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>buffer_overflow</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BUFFER_OVERFLOW.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>BeltBus_TTM</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Oct 21 15:22:44 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3e65db45</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3e65db45</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_BeltBus_TTM_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Oct 21 15:22:44 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3e65db45</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>BeltBus_TTM</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Oct 21 15:22:44 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6acfc1f5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_BeltBus_TTM_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Oct 21 15:22:44 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6acfc1f5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Oct 21 15:31:31 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3e65db45</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_bb_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_bb_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_bb_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((((((((spirit:decode(id(&apos;MODELPARAM_VALUE.BIT_NUM_CH&apos;)) + spirit:decode(id(&apos;MODELPARAM_VALUE.BIT_FID&apos;))) + spirit:decode(id(&apos;MODELPARAM_VALUE.BIT_COARSE&apos;))) + spirit:decode(id(&apos;MODELPARAM_VALUE.BIT_RESOLUTION&apos;))) - 1) / 8) + 1) * 8) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_bb_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXIS_TDATA_W&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdest</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXIS_TDEST_W&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="3">0x2</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="2">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="3">0x2</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="2">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>buffer_overflow</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>BIT_RESOLUTION</spirit:name>
        <spirit:displayName>Bit Resolution</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BIT_RESOLUTION" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BIT_COARSE</spirit:name>
        <spirit:displayName>Bit Coarse</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BIT_COARSE" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BIT_FID</spirit:name>
        <spirit:displayName>Bit Fid</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BIT_FID" spirit:minimum="0" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BIT_NUM_CH</spirit:name>
        <spirit:displayName>Bit Num Ch</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BIT_NUM_CH" spirit:minimum="0" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NUM_CH</spirit:name>
        <spirit:displayName>Num Ch</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NUM_CH" spirit:minimum="0" spirit:rangeType="long">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>BELTBUS_EXTENDED_W</spirit:name>
        <spirit:displayName>Beltbus Extended W</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BELTBUS_EXTENDED_W">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>BIT_TRUNC</spirit:name>
        <spirit:displayName>Bit Trunc</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BIT_TRUNC">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_FIFO_DEPTH</spirit:name>
        <spirit:displayName>Data Fifo Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_FIFO_DEPTH" spirit:minimum="0" spirit:rangeType="long">1024</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>META_FIFO_DEPTH</spirit:name>
        <spirit:displayName>Meta Fifo Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.META_FIFO_DEPTH" spirit:minimum="0" spirit:rangeType="long">1024</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>CLK_AXI_BB_RELATED</spirit:name>
        <spirit:displayName>Clk Axi Bb Related</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CLK_AXI_BB_RELATED">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>M_AXIS_TDATA_W</spirit:name>
        <spirit:displayName>M Axis Tdata W</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M_AXIS_TDATA_W">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>M_AXIS_TDEST_W</spirit:name>
        <spirit:displayName>M Axis Tdest W</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M_AXIS_TDEST_W">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>TDEST_VALUE</spirit:name>
        <spirit:displayName>Tdest Value</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDEST_VALUE">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>INS_TIMEOUT_CYCLES</spirit:name>
        <spirit:displayName>Ins Timeout Cycles</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INS_TIMEOUT_CYCLES">100000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TAIL_FIFO_DEPTH</spirit:name>
        <spirit:displayName>Tail Fifo Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TAIL_FIFO_DEPTH" spirit:minimum="0" spirit:rangeType="long">16384</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TAIL_TRESHOLD</spirit:name>
        <spirit:displayName>Tail Treshold</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TAIL_TRESHOLD" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TAIL_FIFO_DEPTH&apos;)) - 512)" spirit:minimum="0" spirit:rangeType="long">15884</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.TAIL_TRESHOLD">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>TLAST_GEN_TIMEOUT_CYCLES</spirit:name>
        <spirit:displayName>Tlast Gen Timeout Cycles</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TLAST_GEN_TIMEOUT_CYCLES">30</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>PTE_MAX_SIZE</spirit:name>
        <spirit:displayName>Pte Max Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PTE_MAX_SIZE">8000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>EXT_FIFO_DEPTH</spirit:name>
        <spirit:displayName>Ext Fifo Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.EXT_FIFO_DEPTH" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>ENABLE_SLICE_REGISTERS</spirit:name>
        <spirit:displayName>Enable Slice Registers</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ENABLE_SLICE_REGISTERS">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:minimum="8" spirit:maximum="1024" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:minimum="12" spirit:maximum="64" spirit:rangeType="long">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Awuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_AWUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Aruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ARUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Wuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_WUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Ruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_RUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Buser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_BUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>TTM_BIT_NUM_CH</spirit:name>
        <spirit:displayName>Ttm Bit Num Ch</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TTM_BIT_NUM_CH">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>LOSS_COUNTER_W</spirit:name>
        <spirit:displayName>Loss Counter W</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.LOSS_COUNTER_W">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="BOOLEAN">
        <spirit:name>COLLAPSE_SYNC</spirit:name>
        <spirit:displayName>Collapse Sync</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.COLLAPSE_SYNC">true</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_14d37ce0</spirit:name>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_a9625742</spirit:name>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
      <spirit:enumeration>1024</spirit:enumeration>
      <spirit:enumeration>2048</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_aaba06f0</spirit:name>
      <spirit:enumeration>4096</spirit:enumeration>
      <spirit:enumeration>8192</spirit:enumeration>
      <spirit:enumeration>16384</spirit:enumeration>
      <spirit:enumeration>32768</spirit:enumeration>
      <spirit:enumeration>65536</spirit:enumeration>
      <spirit:enumeration>131072</spirit:enumeration>
      <spirit:enumeration>262144</spirit:enumeration>
      <spirit:enumeration>524288</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_f4f70ede</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
      <spirit:enumeration>1024</spirit:enumeration>
      <spirit:enumeration>2048</spirit:enumeration>
      <spirit:enumeration>4096</spirit:enumeration>
      <spirit:enumeration>8192</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/axi4_handler/axi4-interface.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/axi4_handler/axi4-wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/axi4_handler/axi_channel_slice_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/beltbus_extender.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/counter_cdc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/fifo_extractor.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/fifo_inserter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/sync_collapser.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/tlast_generator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/BeltBus_TTM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_BeltBus_TTM_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/axi4_handler/axi4-interface.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/axi4_handler/axi4-wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/axi4_handler/axi_channel_slice_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/beltbus_extender.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/counter_cdc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/fifo_extractor.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/fifo_inserter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/sync_collapser.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/tlast_generator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/247a/hdl/BeltBus_TTM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_BeltBus_TTM_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_BeltBus_TTM_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_BeltBus_TTM_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_BeltBus_TTM_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_BeltBus_TTM_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_BeltBus_TTM_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>BeltBus Time Tagging Module</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>BIT_RESOLUTION</spirit:name>
      <spirit:displayName>Bit Resolution</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BIT_RESOLUTION">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BIT_COARSE</spirit:name>
      <spirit:displayName>Bit Coarse</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BIT_COARSE">8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.BIT_COARSE">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BIT_FID</spirit:name>
      <spirit:displayName>Bit Fid</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BIT_FID">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.BIT_FID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BIT_NUM_CH</spirit:name>
      <spirit:displayName>Bit Num Ch</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BIT_NUM_CH">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.BIT_NUM_CH">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NUM_CH</spirit:name>
      <spirit:displayName>Number of channels</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NUM_CH" spirit:minimum="1" spirit:maximum="256" spirit:rangeType="long">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BELTBUS_EXTENDED_W</spirit:name>
      <spirit:displayName>Beltbus Extended W</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BELTBUS_EXTENDED_W">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_BeltBus_TTM_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BIT_TRUNC</spirit:name>
      <spirit:displayName>TTM right bit truncation</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BIT_TRUNC" spirit:minimum="0" spirit:maximum="16" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_FIFO_DEPTH</spirit:name>
      <spirit:displayName>Data Fifo Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_FIFO_DEPTH" spirit:choiceRef="choice_list_f4f70ede">1024</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>META_FIFO_DEPTH</spirit:name>
      <spirit:displayName>Meta Fifo Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.META_FIFO_DEPTH" spirit:choiceRef="choice_list_a9625742">1024</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CLK_AXI_BB_RELATED</spirit:name>
      <spirit:displayName>Clock AXI is related to BeltBus clock</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CLK_AXI_BB_RELATED">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>M_AXIS_TDATA_W</spirit:name>
      <spirit:displayName>M Axis Tdata W</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.M_AXIS_TDATA_W">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>M_AXIS_TDEST_W</spirit:name>
      <spirit:displayName>M Axis Tdest W</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.M_AXIS_TDEST_W">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TDEST_VALUE</spirit:name>
      <spirit:displayName>AXIS TDEST Value (CIA SID)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TDEST_VALUE">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INS_TIMEOUT_CYCLES</spirit:name>
      <spirit:displayName>Inserter timeout (BB cycles)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INS_TIMEOUT_CYCLES">100000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TAIL_FIFO_DEPTH</spirit:name>
      <spirit:displayName>Tail FIFO depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TAIL_FIFO_DEPTH" spirit:choiceRef="choice_list_aaba06f0">16384</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TAIL_TRESHOLD</spirit:name>
      <spirit:displayName>Tail Treshold</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TAIL_TRESHOLD">15884</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.TAIL_TRESHOLD">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TLAST_GEN_TIMEOUT_CYCLES</spirit:name>
      <spirit:displayName>TLAST generator timeout (BB cycles)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TLAST_GEN_TIMEOUT_CYCLES">30</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PTE_MAX_SIZE</spirit:name>
      <spirit:displayName>PTE packet max size (4 byte words)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PTE_MAX_SIZE">8000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>EXT_FIFO_DEPTH</spirit:name>
      <spirit:displayName>Ext Fifo Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.EXT_FIFO_DEPTH" spirit:choiceRef="choice_list_14d37ce0">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ENABLE_SLICE_REGISTERS</spirit:name>
      <spirit:displayName>Enable Slice Registers</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.ENABLE_SLICE_REGISTERS">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:minimum="8" spirit:maximum="1024" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:minimum="12" spirit:maximum="64" spirit:rangeType="long">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ID_WIDTH" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Awuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_AWUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Aruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ARUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Wuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_WUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Ruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_RUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Buser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TTM_BIT_NUM_CH</spirit:name>
      <spirit:displayName>Ch field width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TTM_BIT_NUM_CH">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>LOSS_COUNTER_W</spirit:name>
      <spirit:displayName>Width of counter for lost events</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.LOSS_COUNTER_W" spirit:minimum="32" spirit:maximum="64" spirit:rangeType="long">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CUSTOM_TRESHOLD</spirit:name>
      <spirit:displayName>Custom Treshold</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.CUSTOM_TRESHOLD">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>COLLAPSE_SYNC</spirit:name>
      <spirit:displayName>Collapse SYNC</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.COLLAPSE_SYNC">true</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>BeltBus_TTM</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6911ef_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c085b2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248fc3f0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325fac7e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699de2b9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23445a96_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cdc7ab2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6104486d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78611379_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aeb386f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e52927_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286ec704_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd7ccb0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a43ab38_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f092f2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f07510_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffd892f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b81e2d0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac02899_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b57bb04_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d92b20b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d69a9ab_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0e693_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f21da24_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5c5a16_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea8a4a9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52626cd3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57225e44_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf657ac_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cdb738b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d781406_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c87abf8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47be53c0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4ea11d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741a7433_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26326b7d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dad995f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61638b17_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c44baac_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1d1f84_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9ff79a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f82a0f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4b5c1b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e917453_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73435b52_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4df0d1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526eb695_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9d545_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac068fc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67660f71_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbe6aa6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363d29b9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103ae3a8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c56ae6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74537278_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1532ea3c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1833ed61_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c232d1f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34814939_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4efbf084_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2bc2e5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6e6da5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d1118b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d23b657_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ab9988_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3471fe58_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5289c299_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701d7824_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f09e2f0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df8932_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4201b277_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f95d0f5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7a528d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1acb0e56_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500d06a4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502cbaf2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103f5310_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af65e6e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39dca22_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8265af6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ec2186_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c41cd2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25016ff9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d309556_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef66cbb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9b6fc5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a91f8ed_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1579d8d6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385d56a2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b07bf5d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb0a0a0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25beac20_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7d6c6c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104142e7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6a23a5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7229baeb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a4e1dc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52df9b70_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@768f8a3b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e15de5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f80b848_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc0edfd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3f1d8e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fff7891_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3627e7dd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1569bc08_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23aea2d0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599d6e51_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b2b4de_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211f0415_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54aaea6f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225a05d9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3c5558_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780f20e7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3b9497_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a3db8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb08085_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f4b9bc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e964bb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e6d13d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234ca315_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4853f6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8d266e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34068d2a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec14439_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1227904c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6ff9f5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a7ef9a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51dfec12_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44714eaa_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2817623d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ddc9d3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6777876e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8a501d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f07f7e1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1257a4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155be854_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e022b9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a424ac_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7aa828_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342def78_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ba770a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f822d31_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d24b53e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40766c70_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed1b1fd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371607ce_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15538421_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489b5845_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52636c56_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45330e95_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c2b1dc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e64790_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64686b84_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64509bd4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766347df_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0fbf02_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64586e23_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba1a6e5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b178d45_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20597b41_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b92f1e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228e9f6f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29169dd3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e776807_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b989866_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@baf094f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551d4232_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2e7e02_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9c3f32_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e838b96_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e1e801_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bd0521_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcafebf_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c5566e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211cd97_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63de26b8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f80497_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185b728_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8660d6d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db7d9c7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb943d3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199514c8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a245ab_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2015c2d0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ef4eb7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c4c6f2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551fc169_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5881dafe_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569a4cb7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0d8ca3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4108745c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff19b86_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4006abe5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d224b92_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d88d0bc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14031b44_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c026a4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b552dcf_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548ef643_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31eedc06_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15485989_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fbe90a0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c990681_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4481b8f2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1e9c6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2591586a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e85f7f5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f09a9c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f72b4a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0e4f2b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da635e7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67db6aad_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57aece81_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b20dc7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5516ccb8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661dc903_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144c9ee0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c56abe_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18115673_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfbf87_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd0738e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f07bd5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@499935ef_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47786215_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642b2ac5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103f936a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6dc952_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a8abf1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d159c08_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1372b39_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169332b6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55115e2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc6a464_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c1a3f2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380dbb89_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43eaa285_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58020be9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b0c5c5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247b7bc0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564ce9b5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d57921b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57423ed8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610b78a8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40dd732e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f264a10_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce31fcb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5765f468_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d993c2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c62f139_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2628e120_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5b45f1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b77fbf7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e672c3b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2c4964_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa5f9e5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493502b8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44753048_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b65ebd8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a8f9b6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122a4560_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f4c2f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643d958b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54cc82f4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a46fbaa_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f236d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbd93af_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbef207_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2f74a5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa1e74e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d373b9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d759ff0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2c56e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b787a6b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd2f941_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709366fe_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2166fdfb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d99c101_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a54abc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42604e76_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4f271_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4901eb76_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7677ce7f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157babac_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740b376b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f70d302_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5793b94_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c7899_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4bff5d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c1bc6a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2535a1ea_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c59e5e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcfb308_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5996e133_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697ac2e2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7266f84a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114f7f26_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ead3a39_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176eabd1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bddc35e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1031e152_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313fb5c4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e9e1b8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d38130_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e73bbdc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b20c8c1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ed3072_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2523359d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790d7ede_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7b0767_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f94ff06_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b237bf5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a55f6ff_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5b54c2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313a8573_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b191413_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4883b747_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6ae781_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a01c31_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c2770f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57444a03_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b9a7d6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3051e1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb6f041_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5b60d2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328a78c5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1088c5a7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a43729b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65deaa7f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4932a0f8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730eda42_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71af477c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d88174_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@faf5405_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d76652_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745601c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42bc30c7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c07ce86_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e45e0eb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5fb29f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5bd662_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a60ef6d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f39553_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0ee877_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd32fa6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123965e1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51347ac3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5903aa9b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c58ce5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df03b59_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268b0c8f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7040d397_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365f85d6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d021c6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560d6ff9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108dd292_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203b05f1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a7607f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45fde264_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66646a27_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f7c315_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54207ed7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f57db9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b392117_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e898c1b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557c7495_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379c6746_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b737b8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6f184_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c551f81_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ceef24_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe07407_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5dce8b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bb7192_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68928d78_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1dcbac_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29aebcc2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784a78f7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17979b41_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122cf440_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f90739_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451ffe59_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebfbe83_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356e93e9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f2483d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215357f3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379668c5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72538d96_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a395069_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a74946_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534f123c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759b1936_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f72965a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d681370_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2991a1ec_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490fc4ae_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a4aa0b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a98cb3a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791a1610_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403eb195_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3d4f8f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c685b30_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20075e93_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9772cc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5faf9524_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd2ad73_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b35527_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5877a43_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20801e82_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c835342_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576cf468_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f9f036a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d78fbf_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8dc4ca_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ab5386_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d244ecb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495f6b8e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a512c02_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c66e99f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aaec5e4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c55441_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641b6c94_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9cc3b0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ceb93f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bc4d61_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2453e8f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d5f0b7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503c77e1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13eed8e4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f788d9b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265b153f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca64951_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318f7dc8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef960f1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5738ce_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75799b41_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d0e6d7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384b292f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402b4376_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ebe9190_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d7b106_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eba0b2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10707fb9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23cfa603_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681596de_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323674ce_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c104e60_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453eaa8a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4f4521_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48392a06_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4436469f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb4ef70_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8be3b3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6473a624_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dcf0d44_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256bf1fe_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8e7ed8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f8dd54_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f700a73_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2071f11d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4034d6e0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca6afc3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95e8f9f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614c7558_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af1fcb0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd3f5e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa60e2a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c38e0a3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c19f61_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4cf402_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba8ef7c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf6530f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bffbf4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636ca4d8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325a13b2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34befc69_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783de101_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdc8e59_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7419d29b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3296b887_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f02a950_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c779db9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d71e494_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0d961b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abc4be3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd4ea28_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c892219_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22191b5f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2529a4a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c9431e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a97f3e7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715cab86_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296edd47_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633be5e1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ba5937_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25cd053b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3889c3ac_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652bef6f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c0346b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153024bf_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bab651b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afed3dc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bed482_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2037d8c1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521edb2d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184bbed7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffbde4a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1086cc52_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ba4ffd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e9f631_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eaf7261_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436d355a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc74147_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d46758_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2e2a0c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c84bf69_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a7330f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d85a07_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd39378_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61da0925_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466a8403_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5b031a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3e4db1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f76c1f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8aa2ec_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cb5b80_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae9180_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2115c80_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580f1e48_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68907a8f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103e3a9d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e53f2d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb0ac96_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180c5029_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52179b6f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2ad665_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3252111a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782a62c6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a16032_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346a6a2b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773514c6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6761aea0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f0ebf0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2611d217_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7b005c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b49343_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3252eb31_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16de9dc0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381d8aac_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171fde72_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f99e6ac_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14fffe64_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ed566f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b5a140_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3edb8d94_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138b89a5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152a2769_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15072359_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c3c4e4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b87a690_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5f008d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f60ff45_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738bf95e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63735cee_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e41962_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6b1a80_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c8092e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24641726_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1480ffe6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d2633_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745c90d4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e418509_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afaa01d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc6bb53_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642ae1db_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c25ea92_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79753b9e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179f284b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530b8670_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250ffc2a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3f5cfe_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218603eb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fdf0ee_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98d3a1c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645a5042_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126195d7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc08a6c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22490f73_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3837314a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bb04d3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364e7f8e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2284d3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2913b5e4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bccf53_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ed35e6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7793d512_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb0b8ab_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2497bd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b990c49_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfeacca_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f587d6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f34ef53_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2158d4e5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db24a38_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba14233_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216008ab_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@154ca4ad_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1e04ad_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773515ea_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe4c45e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8bbebf_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78726dd5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253a9802_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247950e8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e090f52_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1aeda8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@600cf006_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5cad71_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bce5082_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724a5db2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64325999_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4652cf_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf5d095_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a65d95_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef0db8f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a0b9980_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e21a181_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349e5fb5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d25831_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ca7989_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55137a95_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7395baef_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb80096_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6129e30d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa4e640_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fb2c79_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713c7e8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588469f2_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5979045a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@154c8b9f_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5dab69_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2331f2e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b2511d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3868c0_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e89500_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c2aaad_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606ec5bb_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c79023_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a749d0e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7504664e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697ccff0_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558a910c_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f9da4c_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6c90f_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436ae1e1_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70177e0f_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365d0c9f_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2b9610_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556c03aa_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8fe16f_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70035b2a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4737c7_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15dacd11_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e8b298_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65729180_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309bddaa_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff0fe9e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c2d726_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da9563a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5422865_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6df05c_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abd2c91_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc37818_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4494750e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d121085_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcb650d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374be378_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591fba63_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d825b_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6350043e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e200451_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4f9e08_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba5bc2b_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9c87a4_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/TDC_Felix_v40_ttm4.xpr/TDC_Felix_v40_ttm4/TDC_Felix_v40_ttm4.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/TDC_Module/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556d1af0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9c603c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4798029e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c7a32d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8a1314_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebf6eb8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b875c05_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e17b9b1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341fe8c5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e7f3c0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e390a25_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcf03c2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a7d9396_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@addc5a0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b921405_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691a2195_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ec19a8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0ee173_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be1afc4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c35dfc1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72782070_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7579a245_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63637e70_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ece3a81_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6a67e2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181d68ee_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a6e1f6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c19fb8a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c446d53_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3524f7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8d53f6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c91f77b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c315a92_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6171bff2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2b9567_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1948e560_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5c3b17_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fd0f98_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f19d0f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490c5f2d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21bc4f8e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f1f5cb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3464df0d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3ab483_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a1e0c1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69539332_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4997cb4c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e33fa38_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532ed1e0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75368f56_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c22b48f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77258e59_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1eb42d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578023a6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607d25c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5350fa9f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad56d7b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c4c6d2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f1e71d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42901210_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24cbccd5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71adac1b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a45671b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734e32e7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1354e50f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537dda0d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae3412_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e79f55c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a55844_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ffea93_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219ee2d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690eacb4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1885cee6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e8d534_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58dcf108_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe6a37d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56375411_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6432a035_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab19ee8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7649129f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9b1bd9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554e5300_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b110a76_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500033e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed3e83_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac2ad2f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57beecd4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77648402_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab10151_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2089b2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f230ff6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5515b1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34175c8a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c1591d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63eda914_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a58269_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2e5b63_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d8a7f1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b017f34_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f4454d_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af5261c_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd47ced_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aeff6e3_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239bc5b7_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fe4bf0_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236bf768_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644f123c_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cc7cc4_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f473c33_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520eafb5_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592b6396_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77179706_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff3a9b7_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9af229_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e799d84_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350c7dce_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a51e64c_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df2d5b7_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4369c1_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702af3cb_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419ecf3a_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6b6e4a_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405288cd_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500ca2b_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca9631b_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20750def_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b07133_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e131ae_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb61e04_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124a1926_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c03e1f2_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5929907a_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42423289_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfa0ce5_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49595dcf_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8a12f1_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6e62c6_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d215fda_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c54f61_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739e20b6_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4892393a_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3d7cc3_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6939a523_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2805b14e_ARCHIVE_LOCATION">/home/nicola/Documents/vivado/IPs/ip_repo/beltbus-ttm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e61ee4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2846b01c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532a487_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e46bb62_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea29a5b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db0cf4a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eef6653_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a8b0e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed9fb0c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ee1d87_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1069d747_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738df594_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c085b4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc5a2f6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36030eef_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df7ec51_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3459831d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bfb2fd5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1017c920_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73dc58f7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47682797_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c789cf_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721ac02c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca8aeca_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7724d165_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710ff3c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a3dd76_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277e0838_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/BeltBus_TTM</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.BUFFER_OVERFLOW.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB_ARESETN.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB_CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_BB_CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CUSTOM_TRESHOLD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.INS_TIMEOUT_CYCLES" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.TAIL_FIFO_DEPTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.TAIL_TRESHOLD" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.TLAST_GEN_TIMEOUT_CYCLES" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e8186abe"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="09ca3dd4"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f6244747"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6281afe1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2caaa6a3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2c550ddd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
