Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: ultrasonidos_7segmentos.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ultrasonidos_7segmentos.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ultrasonidos_7segmentos"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : ultrasonidos_7segmentos
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/ffD_reset.vhd" in Library work.
Architecture behavioral of Entity ffd_reset is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/abs_counter.vhd" in Library work.
Architecture behavioral of Entity abs_counter is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/DecBin2a4.vhd" in Library work.
Architecture behavioral of Entity decbin2a4 is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/decodificador_2.vhd" in Library work.
Architecture behavioral of Entity decodificador is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/multiplexor.vhd" in Library work.
Architecture behavioral of Entity multiplexor is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/seq_generator.vhd" in Library work.
Architecture arch of Entity seq_generator is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/cont_preescalado.vhd" in Library work.
Architecture behavioral of Entity cont_preescalado is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/cycle_counter_19455.vhd" in Library work.
Architecture behavioral of Entity cycle_counter_19455 is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/fsm_control.vhd" in Library work.
Architecture behavioral of Entity fsm_control is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/top_bi_dir.vhd" in Library work.
Architecture behavioral of Entity top_bi_dir is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/eco_counter.vhd" in Library work.
Architecture behavioral of Entity eco_counter is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/meaures_registers.vhd" in Library work.
Architecture behavioral of Entity measures_registers is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/control_ultrasonidos.vhd" in Library work.
Entity <control_ultrasonidos> compiled.
Entity <control_ultrasonidos> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/seven_segment_mux.vhd" in Library work.
Architecture behavioral of Entity seven_segment_mux is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/ultrasonidos_7segmentos.vhd" in Library work.
Architecture behavioral of Entity ultrasonidos_7segmentos is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ultrasonidos_7segmentos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control_ultrasonidos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seven_segment_mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cont_preescalado> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cycle_counter_19455> in library <work> (architecture <behavioral>) with generics.
	N_bits = 15
	abs_const = 19455

Analyzing hierarchy for entity <fsm_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <top_bi_dir> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eco_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <measures_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DecBin2a4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decodificador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multiplexor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seq_generator> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <abs_counter> in library <work> (architecture <behavioral>) with generics.
	N_bits = 6
	abs_const = 60

Analyzing hierarchy for entity <abs_counter> in library <work> (architecture <behavioral>) with generics.
	N_bits = 4
	abs_const = 10

Analyzing hierarchy for entity <ffD_reset> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ultrasonidos_7segmentos> in library <work> (Architecture <behavioral>).
Entity <ultrasonidos_7segmentos> analyzed. Unit <ultrasonidos_7segmentos> generated.

Analyzing Entity <control_ultrasonidos> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/control_ultrasonidos.vhd" line 133: Unconnected output port 't' of component 'cycle_counter_19455'.
Entity <control_ultrasonidos> analyzed. Unit <control_ultrasonidos> generated.

Analyzing Entity <cont_preescalado> in library <work> (Architecture <behavioral>).
Entity <cont_preescalado> analyzed. Unit <cont_preescalado> generated.

Analyzing generic Entity <cycle_counter_19455> in library <work> (Architecture <behavioral>).
	N_bits = 15
	abs_const = 19455
Entity <cycle_counter_19455> analyzed. Unit <cycle_counter_19455> generated.

Analyzing Entity <fsm_control> in library <work> (Architecture <behavioral>).
Entity <fsm_control> analyzed. Unit <fsm_control> generated.

Analyzing Entity <top_bi_dir> in library <work> (Architecture <behavioral>).
Entity <top_bi_dir> analyzed. Unit <top_bi_dir> generated.

Analyzing Entity <eco_counter> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/eco_counter.vhd" line 68: Unconnected output port 'count' of component 'abs_counter'.
WARNING:Xst:753 - "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/eco_counter.vhd" line 107: Unconnected output port 't' of component 'abs_counter'.
Entity <eco_counter> analyzed. Unit <eco_counter> generated.

Analyzing generic Entity <abs_counter.1> in library <work> (Architecture <behavioral>).
	N_bits = 6
	abs_const = 60
Entity <abs_counter.1> analyzed. Unit <abs_counter.1> generated.

Analyzing generic Entity <abs_counter.2> in library <work> (Architecture <behavioral>).
	N_bits = 4
	abs_const = 10
Entity <abs_counter.2> analyzed. Unit <abs_counter.2> generated.

Analyzing Entity <measures_registers> in library <work> (Architecture <behavioral>).
Entity <measures_registers> analyzed. Unit <measures_registers> generated.

Analyzing Entity <ffD_reset> in library <work> (Architecture <behavioral>).
Entity <ffD_reset> analyzed. Unit <ffD_reset> generated.

Analyzing Entity <seven_segment_mux> in library <work> (Architecture <behavioral>).
Entity <seven_segment_mux> analyzed. Unit <seven_segment_mux> generated.

Analyzing Entity <DecBin2a4> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/DecBin2a4.vhd" line 52: Mux is complete : default of case is discarded
Entity <DecBin2a4> analyzed. Unit <DecBin2a4> generated.

Analyzing Entity <decodificador> in library <work> (Architecture <behavioral>).
Entity <decodificador> analyzed. Unit <decodificador> generated.

Analyzing Entity <multiplexor> in library <work> (Architecture <behavioral>).
Entity <multiplexor> analyzed. Unit <multiplexor> generated.

Analyzing Entity <seq_generator> in library <work> (Architecture <arch>).
Entity <seq_generator> analyzed. Unit <seq_generator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <cont_preescalado>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/cont_preescalado.vhd".
    Found 1-bit register for signal <clk_out_aux>.
    Found 5-bit up counter for signal <cuenta>.
    Found 5-bit adder for signal <cuenta$add0000> created at line 26.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cont_preescalado> synthesized.


Synthesizing Unit <cycle_counter_19455>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/cycle_counter_19455.vhd".
    Found 15-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <cycle_counter_19455> synthesized.


Synthesizing Unit <fsm_control>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/fsm_control.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | en                        (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0_wait_for_next_measure                      |
    | Power Up State     | st0_wait_for_next_measure                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm_control> synthesized.


Synthesizing Unit <top_bi_dir>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/top_bi_dir.vhd".
    Found 1-bit tristate buffer for signal <bi>.
    Summary:
	inferred   1 Tristate(s).
Unit <top_bi_dir> synthesized.


Synthesizing Unit <abs_counter_1>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/abs_counter.vhd".
    Found 6-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <abs_counter_1> synthesized.


Synthesizing Unit <abs_counter_2>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/abs_counter.vhd".
    Found 4-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <abs_counter_2> synthesized.


Synthesizing Unit <ffD_reset>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/ffD_reset.vhd".
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ffD_reset> synthesized.


Synthesizing Unit <DecBin2a4>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/DecBin2a4.vhd".
    Found 1-of-4 decoder for signal <D>.
    Summary:
	inferred   1 Decoder(s).
Unit <DecBin2a4> synthesized.


Synthesizing Unit <decodificador>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/decodificador_2.vhd".
    Found 16x7-bit ROM for signal <led>.
    Summary:
	inferred   1 ROM(s).
Unit <decodificador> synthesized.


Synthesizing Unit <multiplexor>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/multiplexor.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <multiplexor> synthesized.


Synthesizing Unit <seq_generator>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/seq_generator.vhd".
    Found 18-bit up counter for signal <q_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <seq_generator> synthesized.


Synthesizing Unit <seven_segment_mux>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/seven_segment_mux.vhd".
Unit <seven_segment_mux> synthesized.


Synthesizing Unit <eco_counter>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/eco_counter.vhd".
Unit <eco_counter> synthesized.


Synthesizing Unit <measures_registers>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/meaures_registers.vhd".
Unit <measures_registers> synthesized.


Synthesizing Unit <control_ultrasonidos>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/control_ultrasonidos.vhd".
Unit <control_ultrasonidos> synthesized.


Synthesizing Unit <ultrasonidos_7segmentos>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/ultrasonidos_7segmentos.vhd".
Unit <ultrasonidos_7segmentos> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 7
 15-bit up counter                                     : 1
 18-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 4
 1-bit register                                        : 1
 4-bit register                                        : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_control_ultrasonidos/Inst_fsm_control/state/FSM> on signal <state[1:2]> with gray encoding.
---------------------------------------
 State                     | Encoding
---------------------------------------
 st0_wait_for_next_measure | 00
 st1_trigger               | 01
 st2_holdoff               | 11
 st3_measure               | 10
---------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 7
 15-bit up counter                                     : 1
 18-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ultrasonidos_7segmentos> ...

Optimizing unit <seven_segment_mux> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ultrasonidos_7segmentos, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ultrasonidos_7segmentos.ngr
Top Level Output File Name         : ultrasonidos_7segmentos
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 204
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 31
#      LUT2                        : 29
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 14
#      LUT3_L                      : 2
#      LUT4                        : 39
#      LUT4_D                      : 1
#      LUT4_L                      : 5
#      MUXCY                       : 31
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 71
#      FDC                         : 18
#      FDCE                        : 52
#      FDE                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      IOBUF                       : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       70  out of    960     7%  
 Number of Slice Flip Flops:             71  out of   1920     3%  
 Number of 4 input LUTs:                132  out of   1920     6%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of     83    18%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)  | Load  |
------------------------------------------------------------+------------------------+-------+
Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux1| BUFG                   | 47    |
clk                                                         | BUFGP                  | 24    |
------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
Control Signal                                                                                                        | Buffer(FF name)                                                | Load  |
----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
rst                                                                                                                   | IBUF                                                           | 52    |
Inst_control_ultrasonidos/Inst_fsm_control/state_FSM_FFd2(Inst_control_ultrasonidos/Inst_fsm_control/state_FSM_FFd2:Q)| NONE(Inst_control_ultrasonidos/Inst_eco_counter/cm_counter/q_0)| 18    |
----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.704ns (Maximum Frequency: 175.316MHz)
   Minimum input arrival time before clock: 6.222ns
   Maximum output required time after clock: 8.053ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux1'
  Clock period: 5.704ns (frequency: 175.316MHz)
  Total number of paths / destination ports: 666 / 77
-------------------------------------------------------------------------
Delay:               5.704ns (Levels of Logic = 3)
  Source:            Inst_control_ultrasonidos/Inst_eco_counter/measure_counter/q_4 (FF)
  Destination:       Inst_control_ultrasonidos/Inst_eco_counter/m_counter/q_0 (FF)
  Source Clock:      Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux1 rising
  Destination Clock: Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux1 rising

  Data Path: Inst_control_ultrasonidos/Inst_eco_counter/measure_counter/q_4 to Inst_control_ultrasonidos/Inst_eco_counter/m_counter/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  Inst_control_ultrasonidos/Inst_eco_counter/measure_counter/q_4 (Inst_control_ultrasonidos/Inst_eco_counter/measure_counter/q_4)
     LUT3:I0->O            1   0.704   0.424  Inst_control_ultrasonidos/Inst_eco_counter/en_m1_SW0_SW0 (N35)
     LUT4:I3->O            6   0.704   0.673  Inst_control_ultrasonidos/Inst_eco_counter/en_m1 (Inst_control_ultrasonidos/Inst_eco_counter/t_measure_count)
     LUT4:I3->O            4   0.704   0.587  Inst_control_ultrasonidos/Inst_eco_counter/en_m (Inst_control_ultrasonidos/Inst_eco_counter/en_m)
     FDCE:CE                   0.555          Inst_control_ultrasonidos/Inst_eco_counter/m_counter/q_0
    ----------------------------------------
    Total                      5.704ns (3.258ns logic, 2.446ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.351ns (frequency: 229.832MHz)
  Total number of paths / destination ports: 201 / 25
-------------------------------------------------------------------------
Delay:               4.351ns (Levels of Logic = 18)
  Source:            Inst_seven_segment_mux/Inst_seq_generator/q_reg_1 (FF)
  Destination:       Inst_seven_segment_mux/Inst_seq_generator/q_reg_17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_seven_segment_mux/Inst_seq_generator/q_reg_1 to Inst_seven_segment_mux/Inst_seq_generator/q_reg_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.595  Inst_seven_segment_mux/Inst_seq_generator/q_reg_1 (Inst_seven_segment_mux/Inst_seq_generator/q_reg_1)
     LUT1:I0->O            1   0.704   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<1>_rt (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<1> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<2> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<3> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<4> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<5> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<6> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<7> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<8> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<9> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<10> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<11> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<12> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<13> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<14> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<15> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<15>)
     MUXCY:CI->O           0   0.059   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<16> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<16>)
     XORCY:CI->O           1   0.804   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_xor<17> (Inst_seven_segment_mux/Result<17>)
     FDC:D                     0.308          Inst_seven_segment_mux/Inst_seq_generator/q_reg_17
    ----------------------------------------
    Total                      4.351ns (3.756ns logic, 0.595ns route)
                                       (86.3% logic, 13.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              5.053ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux (FF)
  Destination Clock: clk rising

  Data Path: rst to Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            53   1.218   1.348  rst_IBUF (rst_IBUF)
     LUT4_L:I1->LO         1   0.704   0.104  Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux_and0000_SW0 (N2)
     LUT4:I3->O            1   0.704   0.420  Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux_and0000 (Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux_and0000)
     FDE:CE                    0.555          Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux
    ----------------------------------------
    Total                      5.053ns (3.181ns logic, 1.872ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux1'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              6.222ns (Levels of Logic = 4)
  Source:            sig_inout (PAD)
  Destination:       Inst_control_ultrasonidos/Inst_eco_counter/m_counter/q_0 (FF)
  Destination Clock: Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux1 rising

  Data Path: sig_inout to Inst_control_ultrasonidos/Inst_eco_counter/m_counter/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.218   0.622  sig_inout_IOBUF (N31)
     LUT4:I0->O            1   0.704   0.455  Inst_control_ultrasonidos/Inst_eco_counter/en_m1_SW0 (N43)
     LUT4:I2->O            6   0.704   0.673  Inst_control_ultrasonidos/Inst_eco_counter/en_m1 (Inst_control_ultrasonidos/Inst_eco_counter/t_measure_count)
     LUT4:I3->O            4   0.704   0.587  Inst_control_ultrasonidos/Inst_eco_counter/en_m (Inst_control_ultrasonidos/Inst_eco_counter/en_m)
     FDCE:CE                   0.555          Inst_control_ultrasonidos/Inst_eco_counter/m_counter/q_0
    ----------------------------------------
    Total                      6.222ns (3.885ns logic, 2.337ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux1'
  Total number of paths / destination ports: 88 / 8
-------------------------------------------------------------------------
Offset:              7.394ns (Levels of Logic = 4)
  Source:            Inst_control_ultrasonidos/Inst_measures_registers/Inst_ffD_reset_1/q_3 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      Inst_control_ultrasonidos/Inst_cont_preescalado/clk_out_aux1 rising

  Data Path: Inst_control_ultrasonidos/Inst_measures_registers/Inst_ffD_reset_1/q_3 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.499  Inst_control_ultrasonidos/Inst_measures_registers/Inst_ffD_reset_1/q_3 (Inst_control_ultrasonidos/Inst_measures_registers/Inst_ffD_reset_1/q_3)
     LUT3:I1->O            1   0.704   0.000  Inst_seven_segment_mux/Inst_multiplexor/Mmux_output82 (Inst_seven_segment_mux/Inst_multiplexor/Mmux_output81)
     MUXF5:I0->O           7   0.321   0.883  Inst_seven_segment_mux/Inst_multiplexor/Mmux_output8_f5 (Inst_seven_segment_mux/bcd<3>)
     LUT4:I0->O            1   0.704   0.420  Inst_seven_segment_mux/Inst_decodificador/Mrom_led61 (led_6_OBUF)
     OBUF:I->O                 3.272          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      7.394ns (5.592ns logic, 1.802ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              8.053ns (Levels of Logic = 4)
  Source:            Inst_seven_segment_mux/Inst_seq_generator/q_reg_16 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_seven_segment_mux/Inst_seq_generator/q_reg_16 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   1.158  Inst_seven_segment_mux/Inst_seq_generator/q_reg_16 (Inst_seven_segment_mux/Inst_seq_generator/q_reg_16)
     LUT2:I0->O            1   0.704   0.000  Inst_seven_segment_mux/Inst_multiplexor/Mmux_output81 (Inst_seven_segment_mux/Inst_multiplexor/Mmux_output8)
     MUXF5:I1->O           7   0.321   0.883  Inst_seven_segment_mux/Inst_multiplexor/Mmux_output8_f5 (Inst_seven_segment_mux/bcd<3>)
     LUT4:I0->O            1   0.704   0.420  Inst_seven_segment_mux/Inst_decodificador/Mrom_led61 (led_6_OBUF)
     OBUF:I->O                 3.272          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      8.053ns (5.592ns logic, 2.461ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.67 secs
 
--> 

Total memory usage is 279520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

