Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Kayaalp, M., Khasawneh, K.N., Esfeden, H.A., Elwell, J., Abu-Ghazaleh, N., Ponomarev, D., Jaleel, A.","RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks",2017,"Proceedings - Design Automation Conference","Part 128280",, 7,"","",,,10.1145/3061639.3062313,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023643507&doi=10.1145%2f3061639.3062313&partnerID=40&md5=885ddbe06719420778e7f4507e0cfe66",Conference Paper,Scopus,2-s2.0-85023643507
"Williams, B., Ponomarev, D., Wilsey, P., Abu-Ghazaleh, N.","Performance characterization of Parallel Discrete Event Simulation on Knights Landing processor",2017,"SIGSIM-PADS 2017 - Proceedings of the 2017 ACM SIGSIM Conference on Principles of Advanced Discrete Simulation",,,,"121","132",,,10.1145/3064911.3064929,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020717908&doi=10.1145%2f3064911.3064929&partnerID=40&md5=cbe5a8d60d4f18a8a63f8a40e8e21f7e",Conference Paper,Scopus,2-s2.0-85020717908
"Evtyushkin, D., Ponomarev, D., Abu-Ghazaleh, N.","Jump over ASLR: Attacking branch predictors to bypass ASLR",2016,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2016-December",, 7783743,"","",,7,10.1109/MICRO.2016.7783743,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995479406&doi=10.1109%2fMICRO.2016.7783743&partnerID=40&md5=bf432a43af10da79d25f7dda2c5b7ec5",Conference Paper,Scopus,2-s2.0-84995479406
"Ozsoy, M., Khasawneh, K.N., Donovick, C., Gorelik, I., Abu-Ghazaleh, N., Ponomarev, D.","Hardware-Based Malware Detection Using Low-Level Architectural Features",2016,"IEEE Transactions on Computers","65","11", 7430287,"3332","3344",,2,10.1109/TC.2016.2540634,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994718309&doi=10.1109%2fTC.2016.2540634&partnerID=40&md5=8b38075f27aedcb5c3c5968950c58cf6",Article,Scopus,2-s2.0-84994718309
"Evtyushkin, D., Ponomarev, D.","Covert channels through random number generator: Mechanisms, capacity estimation and mitigations",2016,"Proceedings of the ACM Conference on Computer and Communications Security","24-28-October-2016",,,"843","857",,,10.1145/2976749.2978374,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995481268&doi=10.1145%2f2976749.2978374&partnerID=40&md5=e98a2d2a9a199a827cd2cb390e970f67",Conference Paper,Scopus,2-s2.0-84995481268
"Kayaalp, M., Abu-Ghazaleh, N., Ponomarev, D., Jaleel, A.","A high-resolution side-channel attack on last-level cache",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a72,"","",,4,10.1145/2897937.2897962,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977090978&doi=10.1145%2f2897937.2897962&partnerID=40&md5=500440c6e3e6c7072c197d40fa9bcb53",Conference Paper,Scopus,2-s2.0-84977090978
"Evtyushkin, D., Ponomarev, D., Abu-Ghazaleh, N.","Understanding and mitigating covert channels through branch predictors",2016,"ACM Transactions on Architecture and Code Optimization","13","1", 10,"","",,3,10.1145/2870636,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961240302&doi=10.1145%2f2870636&partnerID=40&md5=c645dd2ec7191f6c8b284e07a13feba8",Article,Scopus,2-s2.0-84961240302
"Elwell, J., Riley, R., Abu-Ghazaleh, N., Ponomarev, D., Cervesato, I.","Rethinking memory permissions for protection against cross-layer attacks",2015,"ACM Transactions on Architecture and Code Optimization","12","4", 56,"","",,1,10.1145/2842621,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954212815&doi=10.1145%2f2842621&partnerID=40&md5=55b5612772a41598cdb1aad47be421ef",Article,Scopus,2-s2.0-84954212815
"Wang, J., Abu-Ghazaleh, N., Ponomarev, D.","Controlled Contention: Balancing Contention and Reservation in Multicore Application Scheduling",2015,"Proceedings - 2015 IEEE 29th International Parallel and Distributed Processing Symposium, IPDPS 2015",,, 7161580,"946","955",,,10.1109/IPDPS.2015.62,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971492771&doi=10.1109%2fIPDPS.2015.62&partnerID=40&md5=0f1ff922525f9be97b616318539acd98",Conference Paper,Scopus,2-s2.0-84971492771
"Evtyushkin, D., Ponomarev, D., Abu-Ghazaleh, N.","Covert channels through branch predictors: A feasibility study",2015,"ACM International Conference Proceeding Series","14-June-2015",, a5,"","",,,10.1145/2768566.2768571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962503710&doi=10.1145%2f2768566.2768571&partnerID=40&md5=d9dde234c15e80810c2aab063842d789",Conference Paper,Scopus,2-s2.0-84962503710
"Kayaalp, M., Schmitt, T., Nomani, J., Ponomarev, D., Ghazaleh, N.A.","Signature-Based Protection from Code Reuse Attacks",2015,"IEEE Transactions on Computers","64","2", 6684154,"533","546",,2,10.1109/TC.2013.230,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960462471&doi=10.1109%2fTC.2013.230&partnerID=40&md5=7973b079fec030904704941e4e2946c7",Article,Scopus,2-s2.0-84960462471
"Wang, J., Abu-Ghazaleh, N., Ponomarev, D.","AIR: Application-level interference resilience for PDES on multicore systems",2015,"ACM Transactions on Modeling and Computer Simulation","25","3", 19,"","",,,10.1145/2701420,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928554372&doi=10.1145%2f2701420&partnerID=40&md5=b4ee3cc07265823173c073a242393a99",Article,Scopus,2-s2.0-84928554372
"Ozsoy, M., Donovick, C., Gorelik, I., Abu-Ghazaleh, N., Ponomarev, D.","Malware-aware processors: A framework for efficient online malware detection",2015,"2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015",,, 7056070,"651","661",,13,10.1109/HPCA.2015.7056070,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84934300856&doi=10.1109%2fHPCA.2015.7056070&partnerID=40&md5=bd9e27bcf5d580d0ae4a52c141c6db10",Conference Paper,Scopus,2-s2.0-84934300856
"Khasawneh, K.N., Ozsoy, M., Donovick, C., Abu-Ghazaleh, N., Ponomarev, D.","Ensemble learning for Low-Level Hardware-Supported malware detection",2015,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","9404",,,"3","25",,2,10.1007/978-3-319-26362-5_1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84950335463&doi=10.1007%2f978-3-319-26362-5_1&partnerID=40&md5=bfe341e7a64c1500ba0722d764b4cec2",Conference Paper,Scopus,2-s2.0-84950335463
"Evtyushkin, D., Elwell, J., Ozsoy, M., Ponomarev, D., Ghazaleh, N.A., Riley, R.","Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2015-January","January", 7011388,"190","202",,20,10.1109/MICRO.2014.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937711752&doi=10.1109%2fMICRO.2014.25&partnerID=40&md5=e6e3f53188a90fd88a00ddd04031a7f9",Conference Paper,Scopus,2-s2.0-84937711752
"Zhang, Y., Wang, J., Ponomarev, D., Abu-Ghazaleh, N.","Exploring many-core architecture design space for parallel discrete event simulation",2014,"SIGSIM-PADS 2014 - Proceedings of the 2014 ACM Conference on SIGSIM Principles of Advanced Discrete Simulation",,,,"95","104",,1,10.1145/2601381.2601392,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901820715&doi=10.1145%2f2601381.2601392&partnerID=40&md5=0ca4b0dd4306f7d72ca12a0a7b083ae6",Conference Paper,Scopus,2-s2.0-84901820715
"Ozsoy, M., Ponomarev, D., Abu-Ghazaleh, N., Suri, T.","SIFT: Low-complexity energy-efficient information flow tracking on SMT processors",2014,"IEEE Transactions on Computers","63","2", 6257367,"484","496",,2,10.1109/TC.2012.189,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892407149&doi=10.1109%2fTC.2012.189&partnerID=40&md5=1d172896136e4560d3cae80efd7fcca7",Article,Scopus,2-s2.0-84892407149
"Dayalan, K., Ozsoy, M., Ponomarev, D.","Dynamic associative caches: Reducing dynamic energy of first level caches",2014,"2014 32nd IEEE International Conference on Computer Design, ICCD 2014",,, 6974693,"118","124",,1,10.1109/ICCD.2014.6974693,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919658143&doi=10.1109%2fICCD.2014.6974693&partnerID=40&md5=d77dc597956be2d2b76f4472dada4d32",Conference Paper,Scopus,2-s2.0-84919658143
"Elwell, J., Riley, R., Abu-Ghazaleh, N., Ponomarev, D.","A non-inclusive memory permissions architecture for protection against cross-layer attacks",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835931,"201","212",,7,10.1109/HPCA.2014.6835931,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903996411&doi=10.1109%2fHPCA.2014.6835931&partnerID=40&md5=4085a0d214b60311c4b9e53420a2742a",Conference Paper,Scopus,2-s2.0-84903996411
"Wang, J., Jagtap, D., Abu-Ghazaleh, N., Ponomarev, D.","Parallel discrete event simulation for multi-core systems: Analysis and optimization",2014,"IEEE Transactions on Parallel and Distributed Systems","25","6", 6574857,"1574","1584",,14,10.1109/TPDS.2013.193,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901002715&doi=10.1109%2fTPDS.2013.193&partnerID=40&md5=671468d2a8ee547ddd92b52c69af6318",Article,Scopus,2-s2.0-84901002715
"Kayaalp, M., Ozsoy, M., Ghazaleh, N.A., Ponomarev, D.","Efficiently securing systems from code reuse attacks",2014,"IEEE Transactions on Computers","63","5", 6355533,"1144","1156",,4,10.1109/TC.2012.269,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901020219&doi=10.1109%2fTC.2012.269&partnerID=40&md5=1064314f92cbb82f96ef5898df5cdbdf",Article,Scopus,2-s2.0-84901020219
"Baranov, A., Panfilov, P., Ponomarev, D.","Powervisor: A toolset for visualizing energy consumption and heat dissipation processes in modern processor architectures",2013,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7979 LNCS",,,"149","153",,1,10.1007/978-3-642-39958-9-13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890098027&doi=10.1007%2f978-3-642-39958-9-13&partnerID=40&md5=cc708361a46477a2ae7c2cc6f352fc36",Conference Paper,Scopus,2-s2.0-84890098027
"Küçük, G., Güney, I., Ponomarev, D.","Instruction scheduling in microprocessors",2013,"Studies in Computational Intelligence","505",,,"39","60",,,10.1007/978-3-642-39304-4-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880438150&doi=10.1007%2f978-3-642-39304-4-2&partnerID=40&md5=914cd83197e710c90ce9ccef29ea4b6f",Article,Scopus,2-s2.0-84880438150
"Kayaalp, M., Schmitt, T., Nomani, J., Ponomarev, D., Abu-Ghazaleh, N.","SCRAP: Architecture for signature-based protection from Code Reuse Attacks",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522324,"258","269",,23,10.1109/HPCA.2013.6522324,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880319703&doi=10.1109%2fHPCA.2013.6522324&partnerID=40&md5=b8743ac2e52df03c7a08c2c0ebc1a388",Conference Paper,Scopus,2-s2.0-84880319703
"Wang, J., Bahulkar, K., Ponomarev, D., Abu-Ghazaleh, N.","Can PDES scale in environments with heterogeneous delays?",2013,"SIGSIM-PADS 2013 - Proceedings of the 2013 ACM SIGSIM Principles of Advanced Discrete Simulation",,,,"35","46",,2,10.1145/2486092.2486098,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878651440&doi=10.1145%2f2486092.2486098&partnerID=40&md5=cb39529e6373cf9ce2a248d4c04c8535",Conference Paper,Scopus,2-s2.0-84878651440
"Wang, J., Abu-Ghazaleh, N., Ponomarev, D.","Interference resilient PDES on multi-core systems: Towards proportional slowdown",2013,"SIGSIM-PADS 2013 - Proceedings of the 2013 ACM SIGSIM Principles of Advanced Discrete Simulation",,,,"115","126",,4,10.1145/2486092.2486107,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878649473&doi=10.1145%2f2486092.2486107&partnerID=40&md5=7d35c08ae5a60903a1ad539535c62b11",Conference Paper,Scopus,2-s2.0-84878649473
"Bahulkar, K., Wang, J., Abu-Ghazaleh, N., Ponomarev, D.","Partitioning on dynamic behavior for parallel discrete event simulation",2012,"Proceedings - 2012 ACM/IEEE/SCS 26th Workshop on Principles of Advanced and Distributed Simulation, PADS 2012",,, 6305915,"221","230",,8,10.1109/PADS.2012.32,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869434799&doi=10.1109%2fPADS.2012.32&partnerID=40&md5=83d25b2827335fec0b0fc163b5c95a0a",Conference Paper,Scopus,2-s2.0-84869434799
"Wang, J., Ponomarev, D., Abu-Ghazaleh, N.","Performance analysis of a multithreaded pdes simulator on multicore clusters",2012,"Proceedings - 2012 ACM/IEEE/SCS 26th Workshop on Principles of Advanced and Distributed Simulation, PADS 2012",,, 6305894,"93","95",,5,10.1109/PADS.2012.33,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869469826&doi=10.1109%2fPADS.2012.33&partnerID=40&md5=66ecc9957e1e137332101eedfc010403",Conference Paper,Scopus,2-s2.0-84869469826
"Jagtap, D., Bahulkar, K., Ponomarev, D., Abu-Ghazaleh, N.","Characterizing and understanding PDES behavior on tilera architecture",2012,"Proceedings - 2012 ACM/IEEE/SCS 26th Workshop on Principles of Advanced and Distributed Simulation, PADS 2012",,, 6305884,"53","62",,9,10.1109/PADS.2012.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869487135&doi=10.1109%2fPADS.2012.10&partnerID=40&md5=087a32813fbf307a9fdc39a9e27e12d3",Conference Paper,Scopus,2-s2.0-84869487135
"Jagtap, D., Abu-Ghazaleh, N., Ponomarev, D.","Optimization of parallel discrete event simulator for multi-core systems",2012,"Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium, IPDPS 2012",,, 6267855,"520","531",,23,10.1109/IPDPS.2012.55,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866853454&doi=10.1109%2fIPDPS.2012.55&partnerID=40&md5=a2d1dd82f494b8661cf9376e966b6fee",Conference Paper,Scopus,2-s2.0-84866853454
"Kayaalp, M., Ozsoy, M., Abu-Ghazaleh, N., Ponomarev, D.","Branch regulation: Low-overhead protection from code reuse attacks",2012,"Proceedings - International Symposium on Computer Architecture",,, 6237009,"94","105",,34,10.1109/ISCA.2012.6237009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864859967&doi=10.1109%2fISCA.2012.6237009&partnerID=40&md5=3decfa5920b5a5ba1ae0f4229895fe04",Conference Paper,Scopus,2-s2.0-84864859967
"Domnitser, L., Jaleel, A., Loew, J., Abu-Ghazaleh, N., Ponomarev, D.","Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks",2012,"Transactions on Architecture and Code Optimization","8","4", 35,"","",,23,10.1145/2086696.2086714,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857815168&doi=10.1145%2f2086696.2086714&partnerID=40&md5=e4b9c9f93b9f39176f399622ad896df1",Article,Scopus,2-s2.0-84857815168
"Evtyushkin, D., Panfilov, P., Ponomarev, D.","CacheVisor: A toolset for visualizing shared caches in multicore and multithreaded processors",2011,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6873 LNCS",,,"284","289",,1,10.1007/978-3-642-23178-0_25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053103381&doi=10.1007%2f978-3-642-23178-0_25&partnerID=40&md5=bcfa9d5bd51a964089a72a12833f0470",Conference Paper,Scopus,2-s2.0-80053103381
"Schmitz, J., Loew, J., Elwell, J., Ponomarev, D., Abu-Ghazaleh, N.","TPM-SIM: A framework for performance evaluation of trusted platform modules",2011,"Proceedings - Design Automation Conference",,, 5981940,"236","241",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052650498&partnerID=40&md5=b26ec7a506b6fc47aaa582e6acba1359",Conference Paper,Scopus,2-s2.0-80052650498
"Ozsoy, M., Ponomarev, D., Abu-Ghazaleh, N., Suri, T.","SIFT: A low-overhead dynamic information flow tracking architecture for SMT processors",2011,"Proceedings of the 8th ACM International Conference on Computing Frontiers, CF'11",,,,"","",,12,10.1145/2016604.2016650,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052525471&doi=10.1145%2f2016604.2016650&partnerID=40&md5=4a00d436831cce2102c37c5ea826d9fe",Conference Paper,Scopus,2-s2.0-80052525471
"Loew, J., Elwell, J., Ponomarev, D., Madden, P.H.","Mathematical limits of parallel computation for embedded systems",2011,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5722269,"653","660",,,10.1109/ASPDAC.2011.5722269,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952966766&doi=10.1109%2fASPDAC.2011.5722269&partnerID=40&md5=b7f9217539c45bbc71267db3bec94e56",Conference Paper,Scopus,2-s2.0-79952966766
"Bahulkar, K., Hofmann, N., Jagtap, D., Abu-Ghazaleh, N., Ponomarev, D.","Performance evaluation of PDES on multi-core clusters",2010,"Proceedings - IEEE International Symposium on Distributed Simulation and Real-Time Applications, DS-RT",,, 5636698,"131","140",,6,10.1109/DS-RT.2010.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650369307&doi=10.1109%2fDS-RT.2010.23&partnerID=40&md5=69d1fd8a1585207b5b8f671e74436179",Conference Paper,Scopus,2-s2.0-78650369307
"Loew, J., Elwell, J., Ponomarev, D., Madden, P.H.","A co-processor approach for accelerating data-structure intensive algorithms",2010,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 5647669,"431","438",,2,10.1109/ICCD.2010.5647669,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650748332&doi=10.1109%2fICCD.2010.5647669&partnerID=40&md5=4d104fba2b811a53cc1c1b8770dfc097",Conference Paper,Scopus,2-s2.0-78650748332
"Domnitser, L., Abu-Ghazaleh, N., Ponomarev, D.","A predictive model for cache-based side channels in multicore and multithreaded microprocessors",2010,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6258 LNCS",,,"70","85",,3,10.1007/978-3-642-14706-7_6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649252382&doi=10.1007%2f978-3-642-14706-7_6&partnerID=40&md5=61428dc9ca7e97652ff602bb4eae86c9",Conference Paper,Scopus,2-s2.0-78649252382
"Loew, J., Ponomarev, D., Madden, P.H.","Customized architectures for faster route finding in GPS-based navigation systems",2010,"Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors, SASP'10",,, 5521148,"36","43",,1,10.1109/SASP.2010.5521148,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955719281&doi=10.1109%2fSASP.2010.5521148&partnerID=40&md5=a72b34678c8194a7389234593d57800a",Conference Paper,Scopus,2-s2.0-77955719281
"Zeng, H., Ghose, K., Ponomarev, D.","Register versioning: A low-complexity implementation of register renaming in out-of-order microarchitectures",2009,"Proceedings of the International Conference on Parallel Processing",,, 5362444,"453","461",,,10.1109/ICPP.2009.77,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951447878&doi=10.1109%2fICPP.2009.77&partnerID=40&md5=fa5d1b390921ffebb977c9f2ee67f684",Conference Paper,Scopus,2-s2.0-77951447878
"Zeng, H., Jung, J.-Y., Ghose, K., Ponomarev, D.","Energy-efficient renaming with register versioning",2009,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 1594277,"171","176",,,10.1145/1594233.1594277,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449723374&doi=10.1145%2f1594233.1594277&partnerID=40&md5=9760694779289ceb2296407599f5ff5c",Conference Paper,Scopus,2-s2.0-70449723374
"Hui, Z., Yourst, M., Ghose, K., Ponomarev, D.","MPTLsim: A simulator for X86 multicore processors",2009,"Proceedings - Design Automation Conference",,, 5227163,"226","231",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350743261&partnerID=40&md5=6ca0493f9d91783c16fd92768dc83b82",Conference Paper,Scopus,2-s2.0-70350743261
"Loew, J., Ponomarev, D.","Aggressive scheduling and speculation in multithreaded architectures: Is it worth its salt?",2008,"Proceedings - Symposium on Computer Architecture and High Performance Computing",,, 4685723,"11","18",,2,10.1109/SBAC-PAD.2008.15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58049180884&doi=10.1109%2fSBAC-PAD.2008.15&partnerID=40&md5=be9c979be56320682f58b7b392aebf0e",Conference Paper,Scopus,2-s2.0-58049180884
"Vijayan, B., Ponomarev, D.V.","Accurate and low-overhead dynamic detection and prediction of program phases using branch signatures",2008,"Proceedings - Symposium on Computer Architecture and High Performance Computing",,, 4685722,"3","10",,2,10.1109/SBAC-PAD.2008.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58049146907&doi=10.1109%2fSBAC-PAD.2008.23&partnerID=40&md5=f384979526d6aafb3a157413d5cecd76",Conference Paper,Scopus,2-s2.0-58049146907
"LaDuca, R.J., Sharkey, J.J., Ponomarev, D.V.","Hiding communication delays in clustered microarchitectures",2008,"Proceedings - Symposium on Computer Architecture and High Performance Computing",,, 4685734,"107","114",,1,10.1109/SBAC-PAD.2008.30,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58149156665&doi=10.1109%2fSBAC-PAD.2008.30&partnerID=40&md5=c3b0ceab82008aeef823d0af641aba33",Conference Paper,Scopus,2-s2.0-58149156665
"Loew, J., Ponomarev, D.","Two-level reorder buffers: Accelerating memory-bound applications on SMT architectures",2008,"Proceedings of the International Conference on Parallel Processing",,, 4625848,"182","189",,,10.1109/ICPP.2008.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-55849100061&doi=10.1109%2fICPP.2008.24&partnerID=40&md5=0d84e28b9f4debc67e74f83aea5644fd",Conference Paper,Scopus,2-s2.0-55849100061
"Sharkey, J.J., Loew, J., Ponomarev, D.V.","Reducing register pressure in SMT processors through L2-miss-driven early register release",2008,"Transactions on Architecture and Code Optimization","5","3", 13,"","",,4,10.1145/1455650.1455652,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59449088326&doi=10.1145%2f1455650.1455652&partnerID=40&md5=8d4ebb73c34f15d7c2973308b9237aab",Article,Scopus,2-s2.0-59449088326
"Balkan, D., Ponomarev, D., Ghose, K., Sharkey, J.","Selective Writeback: Reducing register file pressure and energy consumption",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","6", 4509487,"150","161",,10,10.1109/TVLSI.2008.2000243,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-44249121730&doi=10.1109%2fTVLSI.2008.2000243&partnerID=40&md5=6b5a56a0efe9ad8b1f943850abf5cde4",Conference Paper,Scopus,2-s2.0-44249121730
"Balkan, D., Sharkey, J., Ponomarev, D., Ghose, K.","Predicting and exploiting transient values for reducing register file pressure and energy consumption",2008,"IEEE Transactions on Computers","57","1",,"82","95",,2,10.1109/TC.2007.70785,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36849020441&doi=10.1109%2fTC.2007.70785&partnerID=40&md5=60e787312cf45addc32490cc7aff860d",Article,Scopus,2-s2.0-36849020441
"Sharkey, J., Ponomarev, D.","An L2-miss-driven early register deallocation for SMT processors",2007,"Proceedings of the International Conference on Supercomputing",,,,"138","147",,7,10.1145/1274971.1274992,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548094012&doi=10.1145%2f1274971.1274992&partnerID=40&md5=5b9ca2fc9eae66247c623758ec6bf342",Conference Paper,Scopus,2-s2.0-34548094012
"Sharkey, J.J., Ponomarev, D.V.","Exploiting operand availability for efficient simultaneous multithreading",2007,"IEEE Transactions on Computers","56","2",,"208","223",,3,10.1109/TC.2007.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846043024&doi=10.1109%2fTC.2007.28&partnerID=40&md5=893c9d1960935e92d5ce6dc125f2b8e8",Article,Scopus,2-s2.0-33846043024
"Sharkey, J., Ponomarev, D.","Balancing ILP and TLP in SMT architectures through out-of-order instruction dispatch",2006,"Proceedings of the International Conference on Parallel Processing",,, 1690635,"329","336",,4,10.1109/ICPP.2006.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547480810&doi=10.1109%2fICPP.2006.28&partnerID=40&md5=8445d199dcb08eb24dd11465cd38d1d7",Conference Paper,Scopus,2-s2.0-34547480810
"Sharkey, J., Balkan, D., Ponomarev, D.","Adaptive reorder buffers for SMT processors",2006,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2006",,,"244","253",,14,10.1145/1152154.1152192,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247160131&doi=10.1145%2f1152154.1152192&partnerID=40&md5=ab6d5b3d92d014a7b5d1fc516866d674",Conference Paper,Scopus,2-s2.0-34247160131
"Balkan, D., Sharkey, J., Ponomarev, D., Ghose, K.","Selective writeback: Exploiting transient values for energy-efficiency and performance",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"37","42",,3,10.1145/1165573.1165584,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247197134&doi=10.1145%2f1165573.1165584&partnerID=40&md5=2d360ea23d892157fd3af4526dfef042",Conference Paper,Scopus,2-s2.0-34247197134
"Balkan, D., Sharkey, J., Ponomarev, D., Ghose, K.","SPARTAN: Speculative avoidance of register allocations to transient values for performance and energy efficiency",2006,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2006",,,"265","274",,8,10.1145/1152154.1152194,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247188456&doi=10.1145%2f1152154.1152194&partnerID=40&md5=bb260ea51d4f585f101586103472fec2",Conference Paper,Scopus,2-s2.0-34247188456
"Balkan, D., Sharkey, J., Ponomarev, D., Aggarwal, A.","Address-value decoupling for early register deallocation",2006,"Proceedings of the International Conference on Parallel Processing",,, 1690636,"337","344",,8,10.1109/ICPP.2006.20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547491715&doi=10.1109%2fICPP.2006.20&partnerID=40&md5=16eceeb5ed48e97ff7fddb0e3e061084",Conference Paper,Scopus,2-s2.0-34547491715
"Sharkey, J., Abu-Ghazeleh, N., Ponomarev, D., Ghose, K., Aggarwal, A.","Trade-offs in transient fault recovery schemes for redundant multithreaded processors",2006,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4297 LNCS",,,"135","147",,9,10.1007/11945918_18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77049091362&doi=10.1007%2f11945918_18&partnerID=40&md5=de57f01791e6ef8def22c9f2d69d572e",Conference Paper,Scopus,2-s2.0-77049091362
"Sharkey, J.J., Ponomarev, D.V.","Efficient instruction schedulers for SMT processors",2006,"Proceedings - International Symposium on High-Performance Computer Architecture","2006",, 1598137,"293","303",,13,10.1109/HPCA.2006.1598137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748875820&doi=10.1109%2fHPCA.2006.1598137&partnerID=40&md5=cb8f6c94c85b849906913f80c684623f",Conference Paper,Scopus,2-s2.0-33748875820
"Ergin, O., Balkan, D., Ponomarev, D., Ghose, K.","Early register deallocation mechanisms using checkpointed register files",2006,"IEEE Transactions on Computers","55","9",,"1153","1166",,14,10.1109/TC.2006.145,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33747617101&doi=10.1109%2fTC.2006.145&partnerID=40&md5=44af0c37b308480136cdeba37c1ce05b",Article,Scopus,2-s2.0-33747617101
"Ponomarev, D., Kucuk, G., Ghose, K.","Dynamic resizing of superscalar datapath components for energy efficiency",2006,"IEEE Transactions on Computers","55","2",,"199","213",,22,10.1109/TC.2006.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947129173&doi=10.1109%2fTC.2006.23&partnerID=40&md5=06ae48c30598c48384e241fd7dc77309",Article,Scopus,2-s2.0-33947129173
"Sharkey, J.J., Ponomarev, D.V., Ghose, K., Ergin, O.","Instruction Packing: Toward Fast and Energy-Efficient Instruction Scheduling",2006,"ACM Transactions on Architecture and Code Optimization","3","2",,"156","181",,8,10.1145/1138035.1138037,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36749092737&doi=10.1145%2f1138035.1138037&partnerID=40&md5=455e05a5ada2128eec2d4538f0af66aa",Article,Scopus,2-s2.0-36749092737
"Sharkey, J.J., Ponomarev, D.V., Chose, K., Ergin, O.","Instruction packing: Reducing power and delay of the dynamic scheduling logic",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"30","35",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444474290&partnerID=40&md5=8bce4ab8bd20db279eaec6149411d881",Conference Paper,Scopus,2-s2.0-28444474290
"Sharkey, J.J., Ghose, K., Ponomarev, D.V., Ergin, O.","Power-efficient wakeup tag broadcast",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524221,"654","661",,6,10.1109/ICCD.2005.85,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748523030&doi=10.1109%2fICCD.2005.85&partnerID=40&md5=314f6041169443c21ec4eeb2a44eb389",Conference Paper,Scopus,2-s2.0-33748523030
"Sharkey, J., Ponomarev, D., Ghose, K., Ergin, O.","Reducing delay and power consumption of the wakeup logic through instruction packing and tag memoization",2005,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3471 LNCS",,,"15","29",,,10.1007/11574859_2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745162947&doi=10.1007%2f11574859_2&partnerID=40&md5=0f324958230ade81b139d4b8728ae4fe",Conference Paper,Scopus,2-s2.0-33745162947
"Kucuk, G., Ergin, O., Ponomarev, D., Ghose, K.","Reducing power dissipation of register alias tables in high-performance processors",2005,"IEE Proceedings: Computers and Digital Techniques","152","6",,"739","746",,4,10.1049/ip-cdt:20050009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27844517023&doi=10.1049%2fip-cdt%3a20050009&partnerID=40&md5=3530ed5a70f8cd19df9d041ac556197e",Conference Paper,Scopus,2-s2.0-27844517023
"Sharkey, J.J., Ponomarev, D.V.","Non-Uniform instruction scheduling",2005,"Lecture Notes in Computer Science","3648",,,"540","549",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27144461769&partnerID=40&md5=445482387254528264835a58d29cba73",Conference Paper,Scopus,2-s2.0-27144461769
"Sharkey, J.J., Ponomarev, D.V.","Instruction recirculation: Eliminating counting logic in wakeup-free schedulers",2005,"Lecture Notes in Computer Science","3648",,,"550","559",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27144438334&partnerID=40&md5=71732ca3f6d026648ba3f8f47296dcd4",Conference Paper,Scopus,2-s2.0-27144438334
"Ergin, O., Balkan, D., Ghose, K., Ponomarev, D.","Register packing: Exploiting narrow-width operands for reducing register file pressure",2004,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"304","315",,61,10.1109/MICRO.2004.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644435605&doi=10.1109%2fMICRO.2004.29&partnerID=40&md5=95b4f8fd7db8266253e65d16e2f2c976",Conference Paper,Scopus,2-s2.0-21644435605
"Ergin, O., Balkan, D., Ponomarev, D., Ghose, K.","Increasing processor performance through early register release",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"480","487",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644379115&partnerID=40&md5=fadd6c316d25341e543bd0070ec042c4",Conference Paper,Scopus,2-s2.0-17644379115
"Ponomarev, D.V., Kucuk, G., Ergin, O., Ghose, K.","Energy efficient comparators for superscalar datapaths",2004,"IEEE Transactions on Computers","53","7",,"892","904",,20,10.1109/TC.2004.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3242682684&doi=10.1109%2fTC.2004.29&partnerID=40&md5=b7b21e218536e514e86cf09e14b80c89",Article,Scopus,2-s2.0-3242682684
"Ponomarev, D., Kucuk, G., Ergin, O., Ghose, K.","Isolating short-lived operands for energy reduction",2004,"IEEE Transactions on Computers","53","6",,"697","709",,13,10.1109/TC.2004.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042622305&doi=10.1109%2fTC.2004.11&partnerID=40&md5=4d62f31041f038b4677c6ffc5994d3e8",Article,Scopus,2-s2.0-3042622305
"Kucuk, G., Ponomarev, D.V., Ergin, O., Ghose, K.","Complexity-effective reorder buffer designs for superscalar processors",2004,"IEEE Transactions on Computers","53","6",,"653","665",,6,10.1109/TC.2004.5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042617477&doi=10.1109%2fTC.2004.5&partnerID=40&md5=dbce414be495e3b28c11a1800a9a439c",Article,Scopus,2-s2.0-3042617477
"Kucuk, G., Ergin, O., Ponomarev, D., Ghose, K.","Distributed reorder buffer schemes for low power",2003,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"364","370",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345413242&partnerID=40&md5=746527abdea97e1adfef01a7ec533525",Conference Paper,Scopus,2-s2.0-0345413242
"Ponomarev, D., Kucuk, G., Ergin, O., Ghose, K.","Power Efficient Comparators for Long Arguments in Superscalar Processors",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"378","383",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542359120&partnerID=40&md5=b7591d66d06979f39d468f374abab657",Conference Paper,Scopus,2-s2.0-1542359120
"Kucuk, G., Ponomarev, D., Ergin, O., Ghose, K.","Reducing Reorder Buffer Complexity Through Selective Operand Caching",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"235","240",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542359146&partnerID=40&md5=3f170eccbad8628c25b473f08c30b721",Conference Paper,Scopus,2-s2.0-1542359146
"Kucuk, G., Ergin, O., Ponomarev, D., Ghose, K.","Energy efficient register renaming",2003,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2799",,,"219","228",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35248824066&partnerID=40&md5=69d47be297e447ce936da33ff1883009",Article,Scopus,2-s2.0-35248824066
"Ponomarev, D.V., Kucuk, G., Ergin, O., Ghose, K., Kogge, P.M.","Energy-Efficient Issue Queue Design",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","5",,"789","800",,22,10.1109/TVLSI.2003.814321,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142165182&doi=10.1109%2fTVLSI.2003.814321&partnerID=40&md5=fe3aeec14f873d9f5b70e5808ffab6ba",Article,Scopus,2-s2.0-0142165182
"Ponomarev, D., Kucuk, G., Ergin, O., Ghose, K.","Reducing datapath energy through the isolation of short-lived operands",2003,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2003-January",, 1238021,"258","268",,15,10.1109/PACT.2003.1238021,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84968806856&doi=10.1109%2fPACT.2003.1238021&partnerID=40&md5=2093c17ccb8c2797d02825fee01bb205",Conference Paper,Scopus,2-s2.0-84968806856
"Ponomarev, D., Kucuk, G., Ghose, K.","AccuPower: An accurate power estimation tool for superscalar microprocessors",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998259,"124","129",,27,10.1109/DATE.2002.998259,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893738452&doi=10.1109%2fDATE.2002.998259&partnerID=40&md5=943b71ce086bf93c6b2efe2fc7d8581c",Conference Paper,Scopus,2-s2.0-84893738452
"Ponomarev, D., Kucuk, G., Ghose, K.","Energy-efficient design of the reorder buffer",2002,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2451",,,"289","299",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943241210&partnerID=40&md5=d2490b6addddafabff3a7ac3e6710f7e",Conference Paper,Scopus,2-s2.0-84943241210
"Ergin, O., Ghose, K., Kucuk, G., Ponomarev, D.","A circuit-level implementation of fast, energy-efficient CMOS comparators for high-performance microprocessors",2002,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"118","121",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036398345&partnerID=40&md5=ccff6b42ae8be73078f3f87eb351c4d6",Conference Paper,Scopus,2-s2.0-0036398345
"Kucuk, G., Ponomarev, D., Ghose, K.","Low-complexity reorder buffer architecture",2002,"Proceedings of the International Conference on Supercomputing",,,,"57","66",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036374205&partnerID=40&md5=a1efd89a1249bb7e6b0dbe2e1d0959ec",Conference Paper,Scopus,2-s2.0-0036374205
"Ponomarev, D., Kucuk, G., Ghose, K.","Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources",2001,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"90","101",,99,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035691607&partnerID=40&md5=bb87f4c266078a38f10526b205c52275",Conference Paper,Scopus,2-s2.0-0035691607
"Kucuk, G., Ghose, K., Ponomarev, D.V., Kogge, P.M.","Energy-efficient instruction dispatch buffer design for superscalar processors",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"237","242",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034873084&partnerID=40&md5=787b98dde64db1bbcd630898c5d0bea0",Conference Paper,Scopus,2-s2.0-0034873084
"Ponomarev, D., Ghose, K., Saksonov, E.","Optimal polling for latency–throughput tradeoffs in queue–based network interfaces for clusters",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2150",,,"86","95",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937411390&partnerID=40&md5=ffd9868b22db6c9b2b8fe77c9db7bee6",Conference Paper,Scopus,2-s2.0-84937411390
"Ponomarev, D., Kucuk, G., Ghose, K.","Power reduction in superscalar datapaths through dynamic bit-slice activation",2000,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems","2001-January",, 955193,"16","24",,2,10.1109/IWIA.2001.955193,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876835221&doi=10.1109%2fIWIA.2001.955193&partnerID=40&md5=79df61e6e4f282075976c07d3810590a",Conference Paper,Scopus,2-s2.0-84876835221
