
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
  on 'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.


Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '4.18.0-553.16.1.el8_10.x86_64' is not supported.
  Supported versions are 2.4* or 2.6*.


Warning-[DBGACC_DBG] Multiple debug options being used
  The debug switches '-debug_access' and '-debug_pp' are being used together. 
  For better performance, consider using only '-debug_access'.

*** Using c compiler gcc instead of cc ...
*** Using loader gcc instead of cc ...
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
                         Chronologic VCS (TM)
         Version M-2017.03_Full64 -- Fri Nov 15 17:34:38 2024
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'params/rast_params.sv'
Parsing design file 'rtl/bbox.sv'
Parsing design file 'rtl/dff2.sv'
Parsing design file 'rtl/dff3.sv'
Parsing design file 'rtl/dff.sv'
Parsing design file 'rtl/dff_retime.sv'
Parsing design file 'rtl/hash_jtree.sv'
Parsing design file 'rtl/rast.sv'
Parsing design file 'rtl/sampletest.sv'
Parsing design file 'rtl/test_iterator.sv'
Parsing design file 'rtl/tree_hash.sv'
Parsing design file 'rtl/DW_pl_reg.v'
Parsing design file 'verif/bbx_sb.sv'
Parsing design file 'verif/clocker.sv'
Parsing design file 'verif/perf_monitor.sv'
Parsing design file 'verif/rast_driver.sv'
Parsing design file 'verif/smpl_cnt_sb.sv'
Parsing design file 'verif/smpl_sb.sv'
Parsing design file 'verif/testbench.sv'
Parsing design file 'verif/top_rast.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
verif/top_rast.sv, 15
$unit
  Package 'rast_params' already wildcard imported. 
  Ignoring rast_params::*
  See the System Verilog LRM(1800-2005), section 19.2.1.

Parsing design file 'verif/zbuff.sv'
Top Level Modules:
       top_rast
TimeScale is 1 ns / 1 ns

Warning-[TFIPC] Too few instance port connections
verif/testbench.sv, 146
"bbx_sb #(.SIGFIG(SIGFIG), .RADIX(RADIX), .VERTS(VERTS), .AXIS(AXIS), .COLORS(COLORS), .PIPE_DEPTH(PIPES_BOX)) bbx_sb( .tri_R10S (tri_R10S),  .validTri_R10H (validTri_R10H),  .tri_R13S (top_rast.rast.tri_R13S),  .box_R13S (top_rast.rast.box_R13S),  .validTri_R13H (top_rast.rast.validTri_R13H),  .clk (clk),  .rst (rst),  .halt_RnnnnL (top_rast.rast.halt_RnnnnL),  .screen_RnnnnS (screen_RnnnnS),  .subSample_RnnnnU (subSample_RnnnnU));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Error-[ICPSD] Illegal combination of drivers
rtl/test_iterator.sv, 103
  Illegal combination of structural and procedural drivers.
  Variable "halt_RnnnnL" is driven by an invalid combination of structural and
  procedural drivers. Variables driven by a structural driver cannot have any 
  other drivers.
  This variable is declared at "rtl/test_iterator.sv", 103: logic halt_RnnnnL;
  The first driver is at "rtl/test_iterator.sv", 277: always_comb  begin
  genblk1.next_state_R14H = genblk1.state_R14H;
   ...
  The second driver is at "rtl/test_iterator.sv", 182: dff #(2, 1, 0) d304( 
  .clk (clk),  .reset (rst),  .en (1'b1),  .in ({next_validSamp_R14H, 
  next_halt_RnnnnL}),  .out ({validSamp_R14H, halt_RnnnnL}));


Error-[ICPSD] Illegal combination of drivers
rtl/test_iterator.sv, 103
  Illegal combination of structural and procedural drivers.
  Variable "halt_RnnnnL" is driven by an invalid combination of structural and
  procedural drivers. Variables driven by a structural driver cannot have any 
  other drivers.
  This variable is declared at "rtl/test_iterator.sv", 103: logic halt_RnnnnL;
  The first driver is at "rtl/test_iterator.sv", 277: always_comb  begin
  genblk1.next_state_R14H = genblk1.state_R14H;
   ...
  The second driver is at "rtl/test_iterator.sv", 182: dff #(2, 1, 0) d304( 
  .clk (clk),  .reset (rst),  .en (1'b1),  .in ({next_validSamp_R14H, 
  next_halt_RnnnnL}),  .out ({validSamp_R14H, halt_RnnnnL}));


Error-[ICPSD] Illegal combination of drivers
rtl/test_iterator.sv, 113
  Illegal combination of structural and procedural drivers.
  Variable "validSamp_R14H" is driven by an invalid combination of structural 
  and procedural drivers. Variables driven by a structural driver cannot have 
  any other drivers.
  This variable is declared at "rtl/test_iterator.sv", 113: logic 
  validSamp_R14H;
  The first driver is at "rtl/test_iterator.sv", 277: always_comb  begin
  genblk1.next_state_R14H = genblk1.state_R14H;
   ...
  The second driver is at "rtl/test_iterator.sv", 182: dff #(2, 1, 0) d304( 
  .clk (clk),  .reset (rst),  .en (1'b1),  .in ({next_validSamp_R14H, 
  next_halt_RnnnnL}),  .out ({validSamp_R14H, halt_RnnnnL}));


Error-[ICPSD] Illegal combination of drivers
rtl/test_iterator.sv, 113
  Illegal combination of structural and procedural drivers.
  Variable "validSamp_R14H" is driven by an invalid combination of structural 
  and procedural drivers. Variables driven by a structural driver cannot have 
  any other drivers.
  This variable is declared at "rtl/test_iterator.sv", 113: logic 
  validSamp_R14H;
  The first driver is at "rtl/test_iterator.sv", 277: always_comb  begin
  genblk1.next_state_R14H = genblk1.state_R14H;
   ...
  The second driver is at "rtl/test_iterator.sv", 182: dff #(2, 1, 0) d304( 
  .clk (clk),  .reset (rst),  .en (1'b1),  .in ({next_validSamp_R14H, 
  next_halt_RnnnnL}),  .out ({validSamp_R14H, halt_RnnnnL}));

1 warning
4 errors
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
