Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /ad/eng/support/software/linux/opt/Xilinx/Vivado_ML/2021.1/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 6ce334d962d64ebdb6623f1f9c47421d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ins_mem_testbench_behav xil_defaultlib.ins_mem_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <IMem> not found while processing module instance <ins_mem> [/ad/eng/users/s/a/safarhat/Documents/EC605/lab_5/single_cycle_datapath/single_cycle_datapath.srcs/sim_1/new/ins_mem_testbench.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
