$date
	Sun Oct 23 00:49:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#257831
b10 !
1"
#257834
b10 &
b10 %
1$
#257835
0"
#257838
b1 &
1#
b1 %
#257842
b0 &
b0 %
0#
0$
#1224347
b1011 !
1"
#1224350
b1011 &
b1011 %
1$
#1224351
0"
#1224354
b100010 &
b100010 %
#1224358
b10001 &
b10001 %
#1224362
b110100 &
b110100 %
#1224366
b11010 &
b11010 %
#1224370
b1101 &
b1101 %
#1224374
b101000 &
b101000 %
#1224378
b10100 &
b10100 %
#1224382
b1010 &
b1010 %
#1224386
b101 &
b101 %
#1224390
b10000 &
b10000 %
#1224394
b1000 &
b1000 %
#1224398
b100 &
b100 %
#1224402
b10 &
b10 %
#1224406
b1 &
1#
b1 %
#1224410
b0 &
b0 %
0#
0$
#2260010
b101 &
b101 %
1$
b101 !
1"
#2260011
0"
#2260014
b10000 &
b10000 %
#2260018
b1000 &
b1000 %
#2260022
b100 &
b100 %
#2260026
b10 &
b10 %
#2260030
b1 &
1#
b1 %
#2260034
b0 &
b0 %
0#
0$
#4500012
