library ieee;--Jeter Gutierrez: October, 4, 2017|
use ieee.std_logic_1164.all;--Jeter Gutierrez: October, 4, 2017|
use ieee.numeric_std.all;--Jeter Gutierrez: October, 4, 2017|
use ieee.std_logic_unsigned.all;--Jeter Gutierrez: October, 4, 2017|
use IEEE.std_logic_arith.all;
use work.GUTIERREZ_OPT_CODE_PACKAGE.all;--Jeter Gutierrez: October, 4, 2017|
entity GUTIERREZ_INTEGRATION_PROJECT is --Jeter Gutierrez: October, 4, 2017|
port( CLOCK: in std_logic;--Jeter Gutierrez: October, 4, 2017|
		OPCODE: in std_logic_vector(3 downto 0);--Jeter Gutierrez: October, 4, 2017|
		X, Y: in std_logic_vector(5 downto 0);--Jeter Gutierrez: October, 4, 2017|
		X_IS_LESS_THAN_Y,NEGATIVE,Z: out std_logic;
		RESULT: out std_logic_vector(5 downto 0);--Jeter Gutierrez: October, 4, 2017|
		DISPLAY:out std_logic_vector(13 downto 0));
end GUTIERREZ_INTEGRATION_PROJECT;--Jeter Gutierrez: October, 4, 2017|
architecture DESIGN_INTEGRATION of GUTIERREZ_INTEGRATION_PROJECT is --Jeter Gutierrez: October, 4, 2017|
component GUTIERREZ_OPCODE is --Jeter Gutierrez: October, 4, 2017|
port( CLOCK: in std_logic;--Jeter Gutierrez: October, 4, 2017|
		OPCODE: in std_logic_vector(3 downto 0);--Jeter Gutierrez: October, 4, 2017|
		X, Y: in std_logic_vector(5 downto 0);--Jeter Gutierrez: October, 4, 2017|
		X_IS_LESS_THAN_Y,NEGATIVE,Z: out std_logic;
		RESULT: out std_logic_vector(5 downto 0));--Jeter Gutierrez: October, 4, 2017|
end component;--Jeter Gutierrez: October, 4, 2017|
component GUTIERREZ_DEC_TO_HEX is
port(hex_digit: in std_logic_vector(3 downto 0);
a,b,c,d,e,f,g : out std_logic);
end component;
end DESIGN_INTEGRATION;--Jeter Gutierrez: October, 4, 2017|
