{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77108,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79357,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0289192,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0339818,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00759535,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0339818,
	"finish__design__instance__count__class:antenna_cell": 117,
	"finish__design__instance__area__class:antenna_cell": 292.781,
	"finish__design__instance__count__class:clock_buffer": 415,
	"finish__design__instance__area__class:clock_buffer": 8921.06,
	"finish__design__instance__count__class:timing_repair_buffer": 1112,
	"finish__design__instance__area__class:timing_repair_buffer": 11049.3,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2681.32,
	"finish__design__instance__count__class:clock_inverter": 194,
	"finish__design__instance__area__class:clock_inverter": 2135.8,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79318.6,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11780,
	"finish__design__instance__area__class:multi_input_combinational_cell": 158251,
	"finish__design__instance__count": 17063,
	"finish__design__instance__area": 262649,
	"finish__timing__setup__tns": -3.5296,
	"finish__timing__setup__ws": -0.833071,
	"finish__clock__skew__setup": 0.0719056,
	"finish__clock__skew__hold": 0.0719056,
	"finish__timing__drv__max_slew_limit": 0.110564,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0951704,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 14,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.254926,
	"finish__power__switching__total": 0.33383,
	"finish__power__leakage__total": 1.03731e-07,
	"finish__power__total": 0.588757,
	"finish__design__io": 771,
	"finish__design__die__area": 393041,
	"finish__design__core__area": 388814,
	"finish__design__instance__count": 22260,
	"finish__design__instance__area": 269152,
	"finish__design__instance__count__stdcell": 22260,
	"finish__design__instance__area__stdcell": 269152,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.692238,
	"finish__design__instance__utilization__stdcell": 0.692238,
	"finish__design__rows": 229,
	"finish__design__rows:unithd": 229,
	"finish__design__sites": 310753,
	"finish__design__sites:unithd": 310753,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}