Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: SigGenSpiControl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SigGenSpiControl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SigGenSpiControl"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : SigGenSpiControl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/ShiftReg1.vhd" in Library work.
Architecture behavioral of Entity shiftreg is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/Protokol.vhd" in Library work.
Architecture behavioral of Entity protokol is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/PWM.vhd" in Library work.
Entity <pwm> compiled.
Entity <pwm> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/DivClk.vhd" in Library work.
Architecture divclk_arch of Entity divclk is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/Freq_calc.vhd" in Library work.
Architecture behavioral of Entity clock_select is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/Simpel_top.vhd" in Library work.
Architecture behavioral of Entity siggenspicontrol is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SigGenSpiControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ShiftReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Protokol> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PWM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DivClk> in library <work> (architecture <divclk_arch>).

Analyzing hierarchy for entity <Clock_select> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SigGenSpiControl> in library <work> (Architecture <behavioral>).
Entity <SigGenSpiControl> analyzed. Unit <SigGenSpiControl> generated.

Analyzing Entity <ShiftReg> in library <work> (Architecture <behavioral>).
Entity <ShiftReg> analyzed. Unit <ShiftReg> generated.

Analyzing Entity <Protokol> in library <work> (Architecture <behavioral>).
Entity <Protokol> analyzed. Unit <Protokol> generated.

Analyzing Entity <PWM> in library <work> (Architecture <behavioral>).
Entity <PWM> analyzed. Unit <PWM> generated.

Analyzing Entity <DivClk> in library <work> (Architecture <divclk_arch>).
Entity <DivClk> analyzed. Unit <DivClk> generated.

Analyzing Entity <Clock_select> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <two_fifty_five> in unit <Clock_select> has a constant value of 11111111 during circuit operation. The register is replaced by logic.
Entity <Clock_select> analyzed. Unit <Clock_select> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ShiftReg>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/ShiftReg1.vhd".
    Found 8-bit register for signal <Q>.
    Found 8-bit register for signal <Reg_val>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <ShiftReg> synthesized.


Synthesizing Unit <Protokol>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/Protokol.vhd".
WARNING:Xst:646 - Signal <ACK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_state                                    |
    | Power Up State     | shape_state                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Paritet>.
    Found 8-bit register for signal <Freq>.
    Found 8-bit register for signal <Shape>.
    Found 1-bit register for signal <SigEN>.
    Found 8-bit register for signal <Ampl>.
    Found 1-bit register for signal <Adr>.
    Found 1-bit register for signal <Crc>.
    Found 8-bit register for signal <CRC_temp>.
    Found 1-bit register for signal <Data>.
    Found 1-bit register for signal <Final>.
    Found 8-bit adder for signal <Paritet$addsub0000> created at line 97.
    Found 8-bit adder for signal <Paritet$addsub0001> created at line 121.
    Found 8-bit adder for signal <Paritet$addsub0002> created at line 146.
    Found 8-bit register for signal <prev_SPIdat>.
    Found 8-bit comparator not equal for signal <State$cmp_ne0000> created at line 101.
    Found 8-bit register for signal <temp_Ampl>.
    Found 8-bit register for signal <temp_freq>.
    Found 8-bit register for signal <temp_Shape>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  70 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Protokol> synthesized.


Synthesizing Unit <PWM>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/PWM.vhd".
WARNING:Xst:647 - Input <Freq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <up>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <Ampl_sig>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit addsub for signal <Ampl_sig$addsub0000>.
    Found 8-bit up counter for signal <PWMCnt>.
    Found 8-bit comparator greatequal for signal <PWMout$cmp_ge0000> created at line 42.
    Found 8-bit comparator greatequal for signal <PWMout$cmp_ge0001> created at line 64.
    Found 8-bit comparator equal for signal <up$cmp_eq0003> created at line 51.
    Found 8-bit comparator not equal for signal <up$cmp_ne0000> created at line 51.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <PWM> synthesized.


Synthesizing Unit <DivClk>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/DivClk.vhd".
    Found 32-bit adder for signal <$add0000>.
    Found 32-bit comparator equal for signal <Clear1$cmp_eq0000> created at line 36.
    Found 1-bit register for signal <Clk1_D>.
    Found 25-bit up counter for signal <Cnt1>.
    Found 32-bit adder for signal <mux0000$addsub0000>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <DivClk> synthesized.


Synthesizing Unit <Clock_select>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/Freq_calc.vhd".
    Found 32-bit register for signal <TimeDiv>.
    Found 8-bit register for signal <Ampl_int>.
    Found 16-bit adder for signal <Dend$addsub0000> created at line 42.
    Found 16-bit subtractor for signal <Dend$addsub0001> created at line 42.
    Found 16-bit subtractor for signal <Dend$addsub0002> created at line 42.
    Found 16-bit subtractor for signal <Dend$addsub0003> created at line 42.
    Found 16-bit subtractor for signal <Dend$addsub0004> created at line 42.
    Found 16-bit subtractor for signal <Dend$addsub0005> created at line 42.
    Found 16-bit subtractor for signal <Dend$addsub0006> created at line 42.
    Found 16-bit subtractor for signal <Dend$addsub0007> created at line 42.
    Found 16-bit comparator lessequal for signal <Dend$cmp_ge0000> created at line 40.
    Found 8-bit register for signal <Freq_int>.
    Found 8-bit register for signal <PulseWidth>.
    Found 16-bit comparator greatequal for signal <ResLsb$cmp_ge0000> created at line 40.
    Found 16-bit comparator greatequal for signal <ResLsb$cmp_ge0001> created at line 40.
    Found 16-bit comparator greatequal for signal <ResLsb$cmp_ge0002> created at line 40.
    Found 16-bit comparator greatequal for signal <ResLsb$cmp_ge0003> created at line 40.
    Found 16-bit comparator greatequal for signal <ResLsb$cmp_ge0004> created at line 40.
    Found 16-bit comparator greatequal for signal <ResLsb$cmp_ge0005> created at line 40.
    Found 16-bit comparator greatequal for signal <ResLsb$cmp_ge0006> created at line 40.
    Found 16-bit comparator greatequal for signal <ResLsb$cmp_ge0007> created at line 40.
    Found 9x9-bit multiplier for signal <TimeDiv$mult0001> created at line 87.
    Found 9-bit adder for signal <TimeDiv$sub0000> created at line 71.
    Found 9-bit register for signal <Trek>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   9 Comparator(s).
Unit <Clock_select> synthesized.


Synthesizing Unit <SigGenSpiControl>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/Three_week_course_F22/Simpel_top.vhd".
Unit <SigGenSpiControl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 9x9-bit multiplier                                    : 1
# Adders/Subtractors                                   : 15
 16-bit adder                                          : 1
 16-bit subtractor                                     : 7
 32-bit adder                                          : 2
 8-bit adder                                           : 3
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
# Counters                                             : 2
 25-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 22
 1-bit register                                        : 7
 32-bit register                                       : 1
 8-bit register                                        : 13
 9-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 15
 16-bit comparator greatequal                          : 8
 16-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 2
 8-bit comparator not equal                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U2/State/FSM> on signal <State[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 shape_state  | 000
 ampl_state   | 001
 freq_state   | 010
 choose_state | 011
 reset_state  | 100
 sync_state   | 101
--------------------------

Synthesizing (advanced) Unit <Clock_select>.
	Found pipelined multiplier on signal <TimeDiv_mult0001>:
		- 1 pipeline level(s) found in a register on signal <PulseWidth>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <Trek>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_TimeDiv_mult0001 by adding 1 register level(s).
Unit <Clock_select> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multipliers                                          : 1
 9x9-bit registered multiplier                         : 1
# Adders/Subtractors                                   : 15
 16-bit adder                                          : 1
 16-bit subtractor                                     : 7
 32-bit adder                                          : 2
 8-bit adder                                           : 3
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
# Counters                                             : 2
 25-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 152
 Flip-Flops                                            : 152
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 14
 16-bit comparator greatequal                          : 8
 16-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 8-bit comparator greatequal                           : 2
 8-bit comparator not equal                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SigGenSpiControl> ...

Optimizing unit <ShiftReg> ...

Optimizing unit <Protokol> ...

Optimizing unit <DivClk> ...

Optimizing unit <PWM> ...

Optimizing unit <Clock_select> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SigGenSpiControl, actual ratio is 39.
FlipFlop U2/Ampl_1 has been replicated 1 time(s)
FlipFlop U2/Ampl_2 has been replicated 1 time(s)
FlipFlop U2/Ampl_3 has been replicated 1 time(s)
FlipFlop U2/Ampl_4 has been replicated 1 time(s)
FlipFlop U2/Ampl_5 has been replicated 1 time(s)
FlipFlop U2/Ampl_6 has been replicated 1 time(s)
FlipFlop U2/Ampl_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 195
 Flip-Flops                                            : 195

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SigGenSpiControl.ngr
Top Level Output File Name         : SigGenSpiControl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 1199
#      GND                         : 1
#      INV                         : 67
#      LUT1                        : 16
#      LUT2                        : 97
#      LUT3                        : 204
#      LUT3_D                      : 9
#      LUT3_L                      : 3
#      LUT4                        : 276
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MULT_AND                    : 14
#      MUXCY                       : 283
#      MUXF5                       : 21
#      VCC                         : 1
#      XORCY                       : 204
# FlipFlops/Latches                : 204
#      FDC                         : 59
#      FDCE                        : 9
#      FDE                         : 117
#      FDP                         : 2
#      FDPE                        : 8
#      LD                          : 9
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 5
#      IBUF                        : 3
#      OBUF                        : 2
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      365  out of    960    38%  
 Number of Slice Flip Flops:            204  out of   1920    10%  
 Number of 4 input LUTs:                675  out of   1920    35%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of     83     8%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
SCK                                    | BUFGP                  | 16    |
MClk                                   | BUFGP                  | 172   |
U3/Ampl_sig_not0001(U3/up_mux0005154:O)| NONE(*)(U3/Ampl_sig_7) | 8     |
U4/Clk1_D                              | NONE(U3/PWMCnt_7)      | 8     |
U3/up_not0001(U3/up_not0001199:O)      | NONE(*)(U3/up)         | 1     |
---------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 78    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 39.461ns (Maximum Frequency: 25.341MHz)
   Minimum input arrival time before clock: 6.302ns
   Maximum output required time after clock: 9.763ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCK'
  Clock period: 1.346ns (frequency: 742.942MHz)
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 0)
  Source:            U1/Reg_val_6 (FF)
  Destination:       U1/Q_6 (FF)
  Source Clock:      SCK rising
  Destination Clock: SCK rising

  Data Path: U1/Reg_val_6 to U1/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  U1/Reg_val_6 (U1/Reg_val_6)
     FDCE:D                    0.308          U1/Reg_val_7
    ----------------------------------------
    Total                      1.346ns (0.899ns logic, 0.447ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MClk'
  Clock period: 39.461ns (frequency: 25.341MHz)
  Total number of paths / destination ports: 3458719125182 / 209
-------------------------------------------------------------------------
Delay:               39.461ns (Levels of Logic = 84)
  Source:            U2/Ampl_0 (FF)
  Destination:       U5/Mmult_TimeDiv_mult0001 (MULT)
  Source Clock:      MClk rising
  Destination Clock: MClk rising

  Data Path: U2/Ampl_0 to U5/Mmult_TimeDiv_mult0001
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.591   1.243  U2/Ampl_0 (U2/Ampl_0)
     LUT3_D:I0->LO         1   0.704   0.104  U5/Madd_Dend_addsub0000_xor<5>111 (N149)
     LUT4:I3->O           14   0.704   1.000  U5/Dend_cmp_ge000011 (U5/Dend_cmp_ge0000)
     MULT_AND:I0->LO       0   0.741   0.000  U5/Dend_mux0000<8>_mand_0 (U5/Dend_mux0000<8>_mand3)
     MUXCY:DI->O           1   0.888   0.000  U5/Mcompar_ResLsb_cmp_ge0000_cy<1> (U5/Mcompar_ResLsb_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0000_cy<2> (U5/Mcompar_ResLsb_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0000_cy<3> (U5/Mcompar_ResLsb_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0000_cy<4> (U5/Mcompar_ResLsb_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0000_cy<5> (U5/Mcompar_ResLsb_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0000_cy<6> (U5/Mcompar_ResLsb_cmp_ge0000_cy<6>)
     MUXCY:CI->O          40   0.331   1.344  U5/Mcompar_ResLsb_cmp_ge0000_cy<7> (U5/Mcompar_ResLsb_cmp_ge0000_cy<7>)
     LUT2:I1->O            5   0.704   0.712  U5/Dend_mux0001<7>1 (U5/Dend_mux0001<7>)
     LUT2:I1->O            1   0.704   0.000  U5/Mcompar_ResLsb_cmp_ge0001_lut<1> (U5/Mcompar_ResLsb_cmp_ge0001_lut<1>)
     MUXCY:S->O            1   0.464   0.000  U5/Mcompar_ResLsb_cmp_ge0001_cy<1> (U5/Mcompar_ResLsb_cmp_ge0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0001_cy<2> (U5/Mcompar_ResLsb_cmp_ge0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0001_cy<3> (U5/Mcompar_ResLsb_cmp_ge0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0001_cy<4> (U5/Mcompar_ResLsb_cmp_ge0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0001_cy<5> (U5/Mcompar_ResLsb_cmp_ge0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0001_cy<6> (U5/Mcompar_ResLsb_cmp_ge0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0001_cy<7> (U5/Mcompar_ResLsb_cmp_ge0001_cy<7>)
     MUXCY:CI->O          27   0.331   1.340  U5/Mcompar_ResLsb_cmp_ge0001_cy<8> (U5/ResLsb_cmp_ge0001)
     LUT2:I1->O            5   0.704   0.712  U5/Dend_mux0002<6>1 (U5/Dend_mux0002<6>)
     LUT2:I1->O            1   0.704   0.000  U5/Mcompar_ResLsb_cmp_ge0002_lut<1> (U5/Mcompar_ResLsb_cmp_ge0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  U5/Mcompar_ResLsb_cmp_ge0002_cy<1> (U5/Mcompar_ResLsb_cmp_ge0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0002_cy<2> (U5/Mcompar_ResLsb_cmp_ge0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0002_cy<3> (U5/Mcompar_ResLsb_cmp_ge0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0002_cy<4> (U5/Mcompar_ResLsb_cmp_ge0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0002_cy<5> (U5/Mcompar_ResLsb_cmp_ge0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0002_cy<6> (U5/Mcompar_ResLsb_cmp_ge0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0002_cy<7> (U5/Mcompar_ResLsb_cmp_ge0002_cy<7>)
     MUXCY:CI->O          29   0.331   1.340  U5/Mcompar_ResLsb_cmp_ge0002_cy<8> (U5/ResLsb_cmp_ge0002)
     LUT2:I1->O            5   0.704   0.712  U5/Dend_mux0003<5>1 (U5/Dend_mux0003<5>)
     LUT2:I1->O            1   0.704   0.000  U5/Mcompar_ResLsb_cmp_ge0003_lut<1> (U5/Mcompar_ResLsb_cmp_ge0003_lut<1>)
     MUXCY:S->O            1   0.464   0.000  U5/Mcompar_ResLsb_cmp_ge0003_cy<1> (U5/Mcompar_ResLsb_cmp_ge0003_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0003_cy<2> (U5/Mcompar_ResLsb_cmp_ge0003_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0003_cy<3> (U5/Mcompar_ResLsb_cmp_ge0003_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0003_cy<4> (U5/Mcompar_ResLsb_cmp_ge0003_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0003_cy<5> (U5/Mcompar_ResLsb_cmp_ge0003_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0003_cy<6> (U5/Mcompar_ResLsb_cmp_ge0003_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0003_cy<7> (U5/Mcompar_ResLsb_cmp_ge0003_cy<7>)
     MUXCY:CI->O          33   0.331   1.342  U5/Mcompar_ResLsb_cmp_ge0003_cy<8> (U5/ResLsb_cmp_ge0003)
     LUT2:I1->O            5   0.704   0.712  U5/Dend_mux0004<4>1 (U5/Dend_mux0004<4>)
     LUT2:I1->O            1   0.704   0.000  U5/Mcompar_ResLsb_cmp_ge0004_lut<1> (U5/Mcompar_ResLsb_cmp_ge0004_lut<1>)
     MUXCY:S->O            1   0.464   0.000  U5/Mcompar_ResLsb_cmp_ge0004_cy<1> (U5/Mcompar_ResLsb_cmp_ge0004_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0004_cy<2> (U5/Mcompar_ResLsb_cmp_ge0004_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0004_cy<3> (U5/Mcompar_ResLsb_cmp_ge0004_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0004_cy<4> (U5/Mcompar_ResLsb_cmp_ge0004_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0004_cy<5> (U5/Mcompar_ResLsb_cmp_ge0004_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0004_cy<6> (U5/Mcompar_ResLsb_cmp_ge0004_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0004_cy<7> (U5/Mcompar_ResLsb_cmp_ge0004_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0004_cy<8> (U5/Mcompar_ResLsb_cmp_ge0004_cy<8>)
     MUXCY:CI->O          34   0.331   1.342  U5/Mcompar_ResLsb_cmp_ge0004_cy<9> (U5/ResLsb_cmp_ge0004)
     LUT2:I1->O            5   0.704   0.712  U5/Dend_mux0005<3>1 (U5/Dend_mux0005<3>)
     LUT2:I1->O            1   0.704   0.000  U5/Mcompar_ResLsb_cmp_ge0005_lut<1> (U5/Mcompar_ResLsb_cmp_ge0005_lut<1>)
     MUXCY:S->O            1   0.464   0.000  U5/Mcompar_ResLsb_cmp_ge0005_cy<1> (U5/Mcompar_ResLsb_cmp_ge0005_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0005_cy<2> (U5/Mcompar_ResLsb_cmp_ge0005_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0005_cy<3> (U5/Mcompar_ResLsb_cmp_ge0005_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0005_cy<4> (U5/Mcompar_ResLsb_cmp_ge0005_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0005_cy<5> (U5/Mcompar_ResLsb_cmp_ge0005_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0005_cy<6> (U5/Mcompar_ResLsb_cmp_ge0005_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0005_cy<7> (U5/Mcompar_ResLsb_cmp_ge0005_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0005_cy<8> (U5/Mcompar_ResLsb_cmp_ge0005_cy<8>)
     MUXCY:CI->O          36   0.331   1.342  U5/Mcompar_ResLsb_cmp_ge0005_cy<9> (U5/ResLsb_cmp_ge0005)
     LUT2:I1->O            4   0.704   0.666  U5/Dend_mux0006<2>1 (U5/Dend_mux0006<2>)
     LUT2:I1->O            1   0.704   0.000  U5/Mcompar_ResLsb_cmp_ge0006_lut<1> (U5/Mcompar_ResLsb_cmp_ge0006_lut<1>)
     MUXCY:S->O            1   0.464   0.000  U5/Mcompar_ResLsb_cmp_ge0006_cy<1> (U5/Mcompar_ResLsb_cmp_ge0006_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0006_cy<2> (U5/Mcompar_ResLsb_cmp_ge0006_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0006_cy<3> (U5/Mcompar_ResLsb_cmp_ge0006_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0006_cy<4> (U5/Mcompar_ResLsb_cmp_ge0006_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0006_cy<5> (U5/Mcompar_ResLsb_cmp_ge0006_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0006_cy<6> (U5/Mcompar_ResLsb_cmp_ge0006_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0006_cy<7> (U5/Mcompar_ResLsb_cmp_ge0006_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0006_cy<8> (U5/Mcompar_ResLsb_cmp_ge0006_cy<8>)
     MUXCY:CI->O          23   0.331   1.281  U5/Mcompar_ResLsb_cmp_ge0006_cy<9> (U5/ResLsb_cmp_ge0006)
     LUT2:I1->O            1   0.704   0.499  U5/Dend_mux0007<1>1 (U5/Dend_mux0007<1>)
     LUT2:I1->O            1   0.704   0.000  U5/Mcompar_ResLsb_cmp_ge0007_lut<1> (U5/Mcompar_ResLsb_cmp_ge0007_lut<1>)
     MUXCY:S->O            1   0.464   0.000  U5/Mcompar_ResLsb_cmp_ge0007_cy<1> (U5/Mcompar_ResLsb_cmp_ge0007_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0007_cy<2> (U5/Mcompar_ResLsb_cmp_ge0007_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0007_cy<3> (U5/Mcompar_ResLsb_cmp_ge0007_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0007_cy<4> (U5/Mcompar_ResLsb_cmp_ge0007_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0007_cy<5> (U5/Mcompar_ResLsb_cmp_ge0007_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0007_cy<6> (U5/Mcompar_ResLsb_cmp_ge0007_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0007_cy<7> (U5/Mcompar_ResLsb_cmp_ge0007_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U5/Mcompar_ResLsb_cmp_ge0007_cy<8> (U5/Mcompar_ResLsb_cmp_ge0007_cy<8>)
     MUXCY:CI->O           2   0.331   0.447  U5/Mcompar_ResLsb_cmp_ge0007_cy<9> (U5/ResLsb_cmp_ge0007)
     MULT18X18SIO:A0           0.223          U5/Mmult_TimeDiv_mult0001
    ----------------------------------------
    Total                     39.461ns (22.612ns logic, 16.849ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U3/Ampl_sig_not0001'
  Clock period: 6.211ns (frequency: 161.005MHz)
  Total number of paths / destination ports: 43 / 8
-------------------------------------------------------------------------
Delay:               6.211ns (Levels of Logic = 4)
  Source:            U3/Ampl_sig_1 (LATCH)
  Destination:       U3/Ampl_sig_7 (LATCH)
  Source Clock:      U3/Ampl_sig_not0001 falling
  Destination Clock: U3/Ampl_sig_not0001 falling

  Data Path: U3/Ampl_sig_1 to U3/Ampl_sig_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.676   0.883  U3/Ampl_sig_1 (U3/Ampl_sig_1)
     LUT4:I0->O            2   0.704   0.451  U3/Ampl_sig_mux0004<4>21 (U3/N7)
     LUT4:I3->O            4   0.704   0.622  U3/Maddsub_Ampl_sig_addsub0000_cy<4>11 (U3/Maddsub_Ampl_sig_addsub0000_cy<4>)
     LUT4:I2->O            1   0.704   0.455  U3/Ampl_sig_mux0004<7>211 (U3/N17)
     LUT4:I2->O            1   0.704   0.000  U3/Ampl_sig_mux0004<7>1 (U3/Ampl_sig_mux0004<7>)
     LD:D                      0.308          U3/Ampl_sig_7
    ----------------------------------------
    Total                      6.211ns (3.800ns logic, 2.411ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U4/Clk1_D'
  Clock period: 3.928ns (frequency: 254.582MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 8)
  Source:            U3/PWMCnt_1 (FF)
  Destination:       U3/PWMCnt_7 (FF)
  Source Clock:      U4/Clk1_D rising
  Destination Clock: U4/Clk1_D rising

  Data Path: U3/PWMCnt_1 to U3/PWMCnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             4   0.591   0.762  U3/PWMCnt_1 (U3/PWMCnt_1)
     LUT1:I0->O            1   0.704   0.000  U3/Mcount_PWMCnt_cy<1>_rt (U3/Mcount_PWMCnt_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  U3/Mcount_PWMCnt_cy<1> (U3/Mcount_PWMCnt_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_PWMCnt_cy<2> (U3/Mcount_PWMCnt_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_PWMCnt_cy<3> (U3/Mcount_PWMCnt_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_PWMCnt_cy<4> (U3/Mcount_PWMCnt_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_PWMCnt_cy<5> (U3/Mcount_PWMCnt_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  U3/Mcount_PWMCnt_cy<6> (U3/Mcount_PWMCnt_cy<6>)
     XORCY:CI->O           1   0.804   0.000  U3/Mcount_PWMCnt_xor<7> (U3/Result<7>)
     FDPE:D                    0.308          U3/PWMCnt_7
    ----------------------------------------
    Total                      3.928ns (3.166ns logic, 0.762ns route)
                                       (80.6% logic, 19.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U3/up_not0001'
  Clock period: 2.709ns (frequency: 369.140MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.709ns (Levels of Logic = 1)
  Source:            U3/up (LATCH)
  Destination:       U3/up (LATCH)
  Source Clock:      U3/up_not0001 falling
  Destination Clock: U3/up_not0001 falling

  Data Path: U3/up to U3/up
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              15   0.676   1.021  U3/up (U3/up)
     LUT4:I3->O            1   0.704   0.000  U3/up_mux00051 (U3/up_mux0005)
     LD:D                      0.308          U3/up
    ----------------------------------------
    Total                      2.709ns (1.688ns logic, 1.021ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCK'
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Offset:              4.591ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       U1/Q_7 (FF)
  Destination Clock: SCK rising

  Data Path: Reset to U1/Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            81   1.218   1.357  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            8   0.704   0.757  U1/Q_and00001 (U1/Q_and0000)
     FDE:CE                    0.555          U1/Q_0
    ----------------------------------------
    Total                      4.591ns (2.477ns logic, 2.114ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MClk'
  Total number of paths / destination ports: 111 / 111
-------------------------------------------------------------------------
Offset:              6.302ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       U5/Mmult_TimeDiv_mult0001 (MULT)
  Destination Clock: MClk rising

  Data Path: Reset to U5/Mmult_TimeDiv_mult0001
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            81   1.218   1.357  Reset_IBUF (Reset_IBUF)
     LUT4:I1->O            1   0.704   0.499  U5/Trek_and000060 (U5/Trek_and000060)
     LUT2:I1->O           19   0.704   1.085  U5/Trek_and000061 (U5/Trek_and0000)
     MULT18X18SIO:CEA          0.735          U5/Mmult_TimeDiv_mult0001
    ----------------------------------------
    Total                      6.302ns (3.361ns logic, 2.941ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MClk'
  Total number of paths / destination ports: 25 / 2
-------------------------------------------------------------------------
Offset:              9.763ns (Levels of Logic = 12)
  Source:            U2/Ampl_0 (FF)
  Destination:       output (PAD)
  Source Clock:      MClk rising

  Data Path: U2/Ampl_0 to output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.591   1.243  U2/Ampl_0 (U2/Ampl_0)
     LUT2:I0->O            1   0.704   0.000  U3/Mcompar_PWMout_cmp_ge0001_lut<0> (U3/Mcompar_PWMout_cmp_ge0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U3/Mcompar_PWMout_cmp_ge0001_cy<0> (U3/Mcompar_PWMout_cmp_ge0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0001_cy<1> (U3/Mcompar_PWMout_cmp_ge0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0001_cy<2> (U3/Mcompar_PWMout_cmp_ge0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0001_cy<3> (U3/Mcompar_PWMout_cmp_ge0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0001_cy<4> (U3/Mcompar_PWMout_cmp_ge0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0001_cy<5> (U3/Mcompar_PWMout_cmp_ge0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0001_cy<6> (U3/Mcompar_PWMout_cmp_ge0001_cy<6>)
     MUXCY:CI->O           1   0.459   0.424  U3/Mcompar_PWMout_cmp_ge0001_cy<7> (U3/PWMout_cmp_ge0001)
     LUT4:I3->O            1   0.704   0.424  U3/PWMout44_SW0 (N114)
     LUT4:I3->O            1   0.704   0.420  U3/PWMout44 (output_OBUF)
     OBUF:I->O                 3.272          output_OBUF (output)
    ----------------------------------------
    Total                      9.763ns (7.252ns logic, 2.511ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/Ampl_sig_not0001'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              9.568ns (Levels of Logic = 12)
  Source:            U3/Ampl_sig_0 (LATCH)
  Destination:       output (PAD)
  Source Clock:      U3/Ampl_sig_not0001 falling

  Data Path: U3/Ampl_sig_0 to output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.676   0.932  U3/Ampl_sig_0 (U3/Ampl_sig_0)
     LUT2:I0->O            1   0.704   0.000  U3/Mcompar_PWMout_cmp_ge0000_lut<0> (U3/Mcompar_PWMout_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<0> (U3/Mcompar_PWMout_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<1> (U3/Mcompar_PWMout_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<2> (U3/Mcompar_PWMout_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<3> (U3/Mcompar_PWMout_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<4> (U3/Mcompar_PWMout_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<5> (U3/Mcompar_PWMout_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<6> (U3/Mcompar_PWMout_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.459   0.455  U3/Mcompar_PWMout_cmp_ge0000_cy<7> (U3/PWMout_cmp_ge0000)
     LUT4:I2->O            1   0.704   0.424  U3/PWMout44_SW0 (N114)
     LUT4:I3->O            1   0.704   0.420  U3/PWMout44 (output_OBUF)
     OBUF:I->O                 3.272          output_OBUF (output)
    ----------------------------------------
    Total                      9.568ns (7.337ns logic, 2.231ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U4/Clk1_D'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              9.217ns (Levels of Logic = 12)
  Source:            U3/PWMCnt_0 (FF)
  Destination:       output (PAD)
  Source Clock:      U4/Clk1_D rising

  Data Path: U3/PWMCnt_0 to output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             4   0.591   0.666  U3/PWMCnt_0 (U3/PWMCnt_0)
     LUT2:I1->O            1   0.704   0.000  U3/Mcompar_PWMout_cmp_ge0000_lut<0> (U3/Mcompar_PWMout_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<0> (U3/Mcompar_PWMout_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<1> (U3/Mcompar_PWMout_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<2> (U3/Mcompar_PWMout_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<3> (U3/Mcompar_PWMout_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<4> (U3/Mcompar_PWMout_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<5> (U3/Mcompar_PWMout_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcompar_PWMout_cmp_ge0000_cy<6> (U3/Mcompar_PWMout_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.459   0.455  U3/Mcompar_PWMout_cmp_ge0000_cy<7> (U3/PWMout_cmp_ge0000)
     LUT4:I2->O            1   0.704   0.424  U3/PWMout44_SW0 (N114)
     LUT4:I3->O            1   0.704   0.420  U3/PWMout44 (output_OBUF)
     OBUF:I->O                 3.272          output_OBUF (output)
    ----------------------------------------
    Total                      9.217ns (7.252ns logic, 1.965ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.39 secs
 
--> 

Total memory usage is 4529472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    6 (   0 filtered)

