Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : top
Version: O-2018.06-SP5-5
Date   : Sat Jun  8 16:44:38 2024
****************************************

This design has no violated constraints.

1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: O-2018.06-SP5-5
Date   : Sat Jun  8 16:44:38 2024
****************************************

Operating Conditions: nom_pvt   Library: class
Wire Load Model Mode: top

  Startpoint: R_1155 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_807 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                20x20                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  R_1155/CP (FD2)                          0.00       1.00 r
  R_1155/Q (FD2)                           1.91       2.91 r
  U1526/Z (ENI)                            0.63       3.54 f
  U1551/Y (IVDA)                           0.81       4.35 r
  U1552/Z (AN2I)                           0.48       4.83 r
  U1048/Z (MUX21L)                         0.47       5.30 f
  U804/Z (AN2I)                            0.62       5.91 f
  U1195/Z (ND2I)                           0.27       6.18 r
  U1560/Z (ND2I)                           0.25       6.44 f
  U949/Z (IVI)                             0.42       6.86 r
  U913/Y (IVDAP)                           0.29       7.15 f
  U935/Z (ENI)                             0.59       7.74 r
  U2468/Z (IVI)                            0.15       7.88 f
  U2469/Z (AN2I)                           0.70       8.58 f
  U3675/Z (ND2I)                           0.27       8.85 r
  U3676/Z (ND2I)                           0.15       9.00 f
  R_807/D (FD2)                            0.00       9.00 f
  data arrival time                                   9.00

  clock clk (rise edge)                    9.00       9.00
  clock network delay (ideal)              1.00      10.00
  clock uncertainty                       -0.15       9.85
  R_807/CP (FD2)                           0.00       9.85 r
  library setup time                      -0.85       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -9.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
