<stg><name>xFSobelFilter3x3<0, 2, 1080, 1920, 1, 0, 3, 1, 1, 5, 1920, false></name>


<trans_list>

<trans id="140" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="10" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="11" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_harris_mat_419, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_mat_49, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady_mat_410, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop:3 %img_width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop:4 %img_height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_height

]]></Node>
<StgValue><ssdm name="img_height_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop:5 %buf_0_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_0_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop:6 %buf_1_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_1_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop:7 %buf_2_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_2_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop:8 %specmemcore_ln332 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_0_V, i8 %buf_1_V, i8 %buf_2_V, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specmemcore_ln332"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop:9 %br_ln341 = br void %bb2551

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb2551:0 %empty = phi i11, void %arrayctor.loop, i11 %add_ln695, void %bb2551.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2551:1 %icmp_ln341 = icmp_eq  i11 %empty, i11 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln341"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2551:2 %add_ln695 = add i11 %empty, i11

]]></Node>
<StgValue><ssdm name="add_ln695"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2551:3 %br_ln341 = br i1 %icmp_ln341, void %bb2551.split, void %._crit_edge2343.loopexit

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="11">
<![CDATA[
bb2551.split:3 %zext_ln538 = zext i11 %empty

]]></Node>
<StgValue><ssdm name="zext_ln538"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2551.split:4 %buf_0_V_addr = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538

]]></Node>
<StgValue><ssdm name="buf_0_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb2551.split:5 %store_ln324 = store i8, i11 %buf_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb2551.split:0 %specpipeline_ln304 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln304"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb2551.split:1 %speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln304"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb2551.split:2 %specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln304"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb2551.split:6 %tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %in_harris_mat_419

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2551.split:7 %buf_1_V_addr = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538

]]></Node>
<StgValue><ssdm name="buf_1_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb2551.split:8 %store_ln324 = store i8 %tmp_V, i11 %buf_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
bb2551.split:9 %br_ln0 = br void %bb2551

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge2343.loopexit:0 %empty_56 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge2343.loopexit:1 %empty_57 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge2343.loopexit:2 %empty_58 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge2343.loopexit:3 %img_height_cast2 = zext i11 %img_height_read

]]></Node>
<StgValue><ssdm name="img_height_cast2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge2343.loopexit:4 %add_ln353 = add i12 %img_height_cast2, i12

]]></Node>
<StgValue><ssdm name="add_ln353"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2343.loopexit:5 %br_ln353 = br void

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %empty_59 = phi i12, void %._crit_edge2343.loopexit, i12 %add_ln695_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:1 %empty_60 = phi i13, void %._crit_edge2343.loopexit, i13 %select_ln426, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %icmp_ln353 = icmp_eq  i12 %empty_59, i12 %add_ln353

]]></Node>
<StgValue><ssdm name="icmp_ln353"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln353 = br i1 %icmp_ln353, void %.split11, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split11:0 %speclooptripcount_ln1620 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1620"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:1 %specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln1620"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0" op_4_bw="13" op_5_bw="0">
<![CDATA[
.split11:2 %switch_ln357 = switch i13 %empty_60, void, i13, void %.split11.bb2550_crit_edge, i13, void %.fold.split

]]></Node>
<StgValue><ssdm name="switch_ln357"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.fold.split:0 %store_ln324 = store i2, i2 %empty_58

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.fold.split:1 %store_ln324 = store i2, i2 %empty_57

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.fold.split:2 %store_ln324 = store i2, i2 %empty_56

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.fold.split:3 %br_ln324 = br void %bb2550

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split11.bb2550_crit_edge:0 %store_ln357 = store i2, i2 %empty_58

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split11.bb2550_crit_edge:1 %store_ln357 = store i2, i2 %empty_57

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split11.bb2550_crit_edge:2 %store_ln357 = store i2, i2 %empty_56

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.split11.bb2550_crit_edge:3 %br_ln357 = br void %bb2550

]]></Node>
<StgValue><ssdm name="br_ln357"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="!2"/>
<literal name="empty_60" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2">
<![CDATA[
:0 %p_load36 = load i2 %empty_56

]]></Node>
<StgValue><ssdm name="p_load36"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="!2"/>
<literal name="empty_60" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2">
<![CDATA[
:1 %p_load34 = load i2 %empty_57

]]></Node>
<StgValue><ssdm name="p_load34"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="!2"/>
<literal name="empty_60" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2">
<![CDATA[
:2 %p_load = load i2 %empty_58

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="!2"/>
<literal name="empty_60" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %icmp_ln874 = icmp_eq  i13 %empty_60, i13

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="!2"/>
<literal name="empty_60" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:4 %select_ln366 = select i1 %icmp_ln874, i2, i2 %p_load36

]]></Node>
<StgValue><ssdm name="select_ln366"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="!2"/>
<literal name="empty_60" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:5 %select_ln366_1 = select i1 %icmp_ln874, i2, i2 %p_load34

]]></Node>
<StgValue><ssdm name="select_ln366_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="!2"/>
<literal name="empty_60" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:6 %select_ln366_2 = select i1 %icmp_ln874, i2, i2 %p_load

]]></Node>
<StgValue><ssdm name="select_ln366_2"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="!2"/>
<literal name="empty_60" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:7 %store_ln366 = store i2 %select_ln366_2, i2 %empty_58, i2 %p_load

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="!2"/>
<literal name="empty_60" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:8 %store_ln366 = store i2 %select_ln366_1, i2 %empty_57, i2 %p_load34

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="!2"/>
<literal name="empty_60" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:9 %store_ln366 = store i2 %select_ln366, i2 %empty_56, i2 %p_load36

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
<literal name="empty_60" val="!2"/>
<literal name="empty_60" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln0 = br void %bb2550

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb2550:0 %cmp_i_i548_i = icmp_ult  i12 %empty_59, i12 %img_height_cast2

]]></Node>
<StgValue><ssdm name="cmp_i_i548_i"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="13">
<![CDATA[
bb2550:1 %trunc_ln324 = trunc i13 %empty_60

]]></Node>
<StgValue><ssdm name="trunc_ln324"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
bb2550:2 %br_ln216 = br void

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln430 = ret

]]></Node>
<StgValue><ssdm name="ret_ln430"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:6 %empty_61 = phi i11, void %bb2550, i11 %add_ln695_3, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7 %icmp_ln216 = icmp_eq  i11 %empty_61, i11 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %add_ln695_3 = add i11 %empty_61, i11

]]></Node>
<StgValue><ssdm name="add_ln695_3"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln216 = br i1 %icmp_ln216, void %.split, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:7 %br_ln221 = br i1 %cmp_i_i548_i, void %bb2549, void %bb2548

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb2549:0 %p_load38 = load i2 %empty_56, void %store_ln324, void %store_ln357, void %store_ln366

]]></Node>
<StgValue><ssdm name="p_load38"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb2549:1 %switch_ln324 = switch i2 %p_load38, void %branch2, i2, void %branch0, i2, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
bb254994:0 %br_ln0 = br void %bb2547

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb2548:1 %switch_ln324 = switch i2 %trunc_ln324, void %branch5, i2, void %branch3, i2, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
bb254898:0 %br_ln222 = br void %bb2547

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln302 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln302"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:1 %speclooptripcount_ln302 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln302"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln302"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="11">
<![CDATA[
.split:3 %zext_ln538_1 = zext i11 %empty_61

]]></Node>
<StgValue><ssdm name="zext_ln538_1"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %buf_0_V_addr_1 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %buf_1_V_addr_1 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %buf_2_V_addr = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_2_V_addr"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="0"/>
<literal name="p_load38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1:0 %store_ln324 = store i8, i11 %buf_1_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="0"/>
<literal name="p_load38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln324 = br void %bb254994

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="0"/>
<literal name="p_load38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch0:0 %store_ln324 = store i8, i11 %buf_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="0"/>
<literal name="p_load38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln324 = br void %bb254994

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="0"/>
<literal name="p_load38" val="!0"/>
<literal name="p_load38" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch2:0 %store_ln324 = store i8, i11 %buf_2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="0"/>
<literal name="p_load38" val="!0"/>
<literal name="p_load38" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln324 = br void %bb254994

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb2548:0 %tmp_V_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %in_harris_mat_419

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="1"/>
<literal name="trunc_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch4:0 %store_ln324 = store i8 %tmp_V_1, i11 %buf_1_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="1"/>
<literal name="trunc_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln324 = br void %bb254898

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="1"/>
<literal name="trunc_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch3:0 %store_ln324 = store i8 %tmp_V_1, i11 %buf_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="1"/>
<literal name="trunc_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln324 = br void %bb254898

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="1"/>
<literal name="trunc_ln324" val="!0"/>
<literal name="trunc_ln324" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch5:0 %store_ln324 = store i8 %tmp_V_1, i11 %buf_2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="cmp_i_i548_i" val="1"/>
<literal name="trunc_ln324" val="!0"/>
<literal name="trunc_ln324" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln324 = br void %bb254898

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2547:12 %icmp_ln874_2 = icmp_eq  i11 %empty_61, i11

]]></Node>
<StgValue><ssdm name="icmp_ln874_2"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2547:13 %br_ln241 = br i1 %icmp_ln874_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit295.i2351, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2547:3 %buf_0_V_load = load i11 %buf_0_V_addr_1, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2547:4 %buf_1_V_load = load i11 %buf_1_V_addr_1, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2547:5 %buf_2_V_load = load i11 %buf_2_V_addr, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %p_Val2_2 = phi i8, void %bb2550, i8 %src_buf3_0_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %src_buf2_0_V = phi i8, void %bb2550, i8 %src_buf2_2_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i

]]></Node>
<StgValue><ssdm name="src_buf2_0_V"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %p_Val2_1 = phi i8, void %bb2550, i8 %src_buf2_0_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3 %src_buf3_0_V = phi i8, void %bb2550, i8 %src_buf3_2_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i

]]></Node>
<StgValue><ssdm name="src_buf3_0_V"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %src_buf1_0_V = phi i8, void %bb2550, i8 %src_buf1_2_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i

]]></Node>
<StgValue><ssdm name="src_buf1_0_V"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:5 %p_Val2_s = phi i8, void %bb2550, i8 %src_buf1_0_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb2547:0 %p_load37 = load i2 %empty_56, void %store_ln324, void %store_ln357, void %store_ln366

]]></Node>
<StgValue><ssdm name="p_load37"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb2547:1 %p_load35 = load i2 %empty_57, void %store_ln324, void %store_ln357, void %store_ln366

]]></Node>
<StgValue><ssdm name="p_load35"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb2547:2 %p_load33 = load i2 %empty_58, void %store_ln324, void %store_ln357, void %store_ln366

]]></Node>
<StgValue><ssdm name="p_load33"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2547:3 %buf_0_V_load = load i11 %buf_0_V_addr_1, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2547:4 %buf_1_V_load = load i11 %buf_1_V_addr_1, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2547:5 %buf_2_V_load = load i11 %buf_2_V_addr, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
bb2547:6 %src_buf1_2_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load33

]]></Node>
<StgValue><ssdm name="src_buf1_2_V"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
bb2547:7 %src_buf2_2_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load35

]]></Node>
<StgValue><ssdm name="src_buf2_2_V"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
bb2547:8 %src_buf3_2_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load37

]]></Node>
<StgValue><ssdm name="src_buf3_2_V"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb2547:9 %call_ret = call i32 @xFSobel3x3<1, 1, 0, 3>, i8 %p_Val2_s, i8 %src_buf1_0_V, i8 %src_buf1_2_V, i8 %p_Val2_1, i8 %src_buf2_2_V, i8 %p_Val2_2, i8 %src_buf3_0_V, i8 %src_buf3_2_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="32">
<![CDATA[
bb2547:10 %GradientValuesX_0_V_1 = extractvalue i32 %call_ret

]]></Node>
<StgValue><ssdm name="GradientValuesX_0_V_1"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="32">
<![CDATA[
bb2547:11 %GradientValuesY_0_V_1 = extractvalue i32 %call_ret

]]></Node>
<StgValue><ssdm name="GradientValuesY_0_V_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="126" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit295.i2351:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %gradx_mat_49, i16 %GradientValuesX_0_V_1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit295.i2351:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %grady_mat_410, i16 %GradientValuesY_0_V_1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit295.i2351:2 %br_ln0 = br void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="129" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit:0 %p_Repl2_s = call i11 @xFGradientX3x3<0, 3>, i8 %p_Val2_s, i8, i8 %p_Val2_1, i8, i8 %p_Val2_2, i8

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="11">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit:1 %sext_ln414 = sext i11 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="sext_ln414"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit:2 %p_Repl2_2 = call i11 @xFGradientY3x3<0, 3>, i8 %p_Val2_s, i8 %src_buf1_0_V, i8, i8 %p_Val2_2, i8 %src_buf3_0_V, i8

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="11">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit:3 %sext_ln414_1 = sext i11 %p_Repl2_2

]]></Node>
<StgValue><ssdm name="sext_ln414_1"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit:4 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %gradx_mat_49, i16 %sext_ln414

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit:5 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %grady_mat_410, i16 %sext_ln414_1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit:6 %add_ln695_1 = add i13 %empty_60, i13

]]></Node>
<StgValue><ssdm name="add_ln695_1"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit:7 %icmp_ln874_1 = icmp_eq  i13 %add_ln695_1, i13

]]></Node>
<StgValue><ssdm name="icmp_ln874_1"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit:8 %select_ln426 = select i1 %icmp_ln874_1, i13, i13 %add_ln695_1

]]></Node>
<StgValue><ssdm name="select_ln426"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit:9 %add_ln695_2 = add i12 %empty_59, i12

]]></Node>
<StgValue><ssdm name="add_ln695_2"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
