// Seed: 144758011
module module_0;
  reg id_1;
  id_2 :
  assert property (@(1'h0) 1)
  else id_1 <= {1'b0{{id_1{id_2}}}};
endmodule
module module_1 #(
    parameter id_16 = 32'd26,
    parameter id_17 = 32'd91
) (
    input supply1 id_0,
    input tri0 id_1,
    output uwire id_2,
    output wand id_3,
    input wor id_4,
    input tri1 id_5,
    input wor id_6,
    output supply0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input supply1 id_10,
    output wire id_11,
    input uwire id_12,
    input uwire id_13
);
  wire id_15;
  defparam id_16.id_17 = id_15; module_0(); id_18(
      .id_0(), .id_1((1)), .id_2(1), .id_3(id_6)
  );
endmodule
