INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ccash/Downloads/uart_trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/ccash/Downloads/uart_trigger/uart trigger.srcs/sources_1/new/top.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ccash/Downloads/uart_trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ccash/Downloads/uart_trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ccash/Downloads/uart_trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ccash/Downloads/uart_trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
