

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Sun Mar  3 17:33:20 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     380|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      66|
|Register         |        -|      -|     384|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     384|     446|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_3_s_fu_507_p2              |     +    |      0|  0|  16|          16|          16|
    |tmp10_fu_281_p2                   |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_287_p2                   |     +    |      0|  0|  16|          16|          16|
    |tmp12_fu_293_p2                   |     +    |      0|  0|  23|          16|          16|
    |tmp13_fu_299_p2                   |     +    |      0|  0|  16|          16|          16|
    |tmp14_fu_305_p2                   |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_233_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_239_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_245_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp4_fu_251_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_257_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp6_fu_263_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_503_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_269_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp9_fu_275_p2                    |     +    |      0|  0|  23|          16|          16|
    |ap_block_state1_pp0_stage0_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op41_read_state1     |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |tmp_nbreadreq_fu_130_p4           |    and   |      0|  0|   8|           1|           0|
    |cond_fu_325_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 380|         257|         253|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |currentState                |   9|          2|    2|          4|
    |i_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out  |   9|          2|   32|         64|
    |o_data_V_data_V_1_state     |  15|          3|    2|          6|
    |o_data_V_last_V_1_state     |  15|          3|    2|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  66|         14|   40|         84|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_currentState_load_reg_541  |   2|   0|    2|          0|
    |currentState                                |   2|   0|    2|          0|
    |currentState_load_reg_541                   |   2|   0|    2|          0|
    |o_data_V_data_V_1_payload_A                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_state                     |   2|   0|    2|          0|
    |o_data_V_last_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_last_V_1_state                     |   2|   0|    2|          0|
    |phaseClass0_V_0                             |  16|   0|   16|          0|
    |phaseClass0_V_1                             |  16|   0|   16|          0|
    |phaseClass0_V_10                            |  16|   0|   16|          0|
    |phaseClass0_V_11                            |  16|   0|   16|          0|
    |phaseClass0_V_12                            |  16|   0|   16|          0|
    |phaseClass0_V_13                            |  16|   0|   16|          0|
    |phaseClass0_V_14                            |  16|   0|   16|          0|
    |phaseClass0_V_15                            |  16|   0|   16|          0|
    |phaseClass0_V_2                             |  16|   0|   16|          0|
    |phaseClass0_V_3                             |  16|   0|   16|          0|
    |phaseClass0_V_4                             |  16|   0|   16|          0|
    |phaseClass0_V_5                             |  16|   0|   16|          0|
    |phaseClass0_V_6                             |  16|   0|   16|          0|
    |phaseClass0_V_7                             |  16|   0|   16|          0|
    |phaseClass0_V_8                             |  16|   0|   16|          0|
    |phaseClass0_V_9                             |  16|   0|   16|          0|
    |tmp14_reg_555                               |  16|   0|   16|          0|
    |tmp3_reg_545                                |  16|   0|   16|          0|
    |tmp6_reg_550                                |  16|   0|   16|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 384|   0|  384|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    correlator   | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    correlator   | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |   phaseClass_V  |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

 <State 1> : 6.58ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%currentState_load = load i2* @currentState, align 1" [correlator.cpp:201]
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phaseClass0_V_14_loa = load i16* @phaseClass0_V_14, align 2" [correlator.cpp:226]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phaseClass0_V_13_loa = load i16* @phaseClass0_V_13, align 2" [correlator.cpp:226]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phaseClass0_V_12_loa = load i16* @phaseClass0_V_12, align 2" [correlator.cpp:226]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%phaseClass0_V_11_loa = load i16* @phaseClass0_V_11, align 2" [correlator.cpp:226]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phaseClass0_V_10_loa = load i16* @phaseClass0_V_10, align 2" [correlator.cpp:226]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phaseClass0_V_9_load = load i16* @phaseClass0_V_9, align 2" [correlator.cpp:226]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%phaseClass0_V_8_load = load i16* @phaseClass0_V_8, align 2" [correlator.cpp:226]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phaseClass0_V_7_load = load i16* @phaseClass0_V_7, align 2" [correlator.cpp:226]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phaseClass0_V_6_load = load i16* @phaseClass0_V_6, align 2" [correlator.cpp:226]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phaseClass0_V_5_load = load i16* @phaseClass0_V_5, align 2" [correlator.cpp:226]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%phaseClass0_V_4_load = load i16* @phaseClass0_V_4, align 2" [correlator.cpp:226]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%phaseClass0_V_3_load = load i16* @phaseClass0_V_3, align 2" [correlator.cpp:226]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%phaseClass0_V_2_load = load i16* @phaseClass0_V_2, align 2" [correlator.cpp:226]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%phaseClass0_V_1_load = load i16* @phaseClass0_V_1, align 2" [correlator.cpp:226]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phaseClass0_V_0_load = load i16* @phaseClass0_V_0, align 2" [correlator.cpp:226]
ST_1 : Operation 22 [1/1] (1.08ns)   --->   "switch i2 %currentState_load, label %._crit_edge838 [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %6
  ]" [correlator.cpp:206]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%phaseClass0_V_15_loa = load i16* @phaseClass0_V_15, align 2" [correlator.cpp:244]
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %phaseClass0_V_2_load, %phaseClass0_V_1_load" [correlator.cpp:244]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (1.48ns)   --->   "%tmp2 = add i16 %phaseClass0_V_3_load, %phaseClass0_V_4_load" [correlator.cpp:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp3 = add i16 %tmp2, %tmp1" [correlator.cpp:244]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i16 %phaseClass0_V_7_load, %phaseClass0_V_8_load" [correlator.cpp:244]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (1.48ns)   --->   "%tmp5 = add i16 %phaseClass0_V_5_load, %phaseClass0_V_6_load" [correlator.cpp:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp6 = add i16 %tmp5, %tmp4" [correlator.cpp:244]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (1.48ns)   --->   "%tmp8 = add i16 %phaseClass0_V_15_loa, %phaseClass0_V_13_loa" [correlator.cpp:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.48ns)   --->   "%tmp9 = add i16 %phaseClass0_V_14_loa, %phaseClass0_V_11_loa" [correlator.cpp:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i16 %tmp9, %tmp8" [correlator.cpp:244]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i16 %phaseClass0_V_12_loa, %phaseClass0_V_9_load" [correlator.cpp:244]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (1.48ns)   --->   "%tmp12 = add i16 %phaseClass0_V_10_loa, %phaseClass0_V_0_load" [correlator.cpp:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp13 = add i16 %tmp12, %tmp11" [correlator.cpp:244]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp14 = add i16 %tmp13, %tmp10" [correlator.cpp:244]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (1.06ns)   --->   "store i2 1, i2* @currentState, align 1" [correlator.cpp:256]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)" [correlator.cpp:213]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %4" [correlator.cpp:213]
ST_1 : Operation 40 [1/1] (1.06ns)   --->   "store i2 1, i2* @currentState, align 1" [correlator.cpp:236]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [correlator.cpp:214]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i32, i1 } %empty, 0" [correlator.cpp:214]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %tmp_data_V_3 to i16" [correlator.cpp:221]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* @newVal_V, align 2" [correlator.cpp:221]
ST_1 : Operation 45 [1/1] (1.08ns)   --->   "%cond = icmp eq i4 %phaseClass_V_read, 0" [correlator.cpp:222]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %cond, label %.preheader.0, label %.loopexit" [correlator.cpp:222]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_14_loa, i16* @phaseClass0_V_15, align 2" [correlator.cpp:226]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_13_loa, i16* @phaseClass0_V_14, align 4" [correlator.cpp:226]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_12_loa, i16* @phaseClass0_V_13, align 2" [correlator.cpp:226]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_11_loa, i16* @phaseClass0_V_12, align 8" [correlator.cpp:226]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_10_loa, i16* @phaseClass0_V_11, align 2" [correlator.cpp:226]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_9_load, i16* @phaseClass0_V_10, align 4" [correlator.cpp:226]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_8_load, i16* @phaseClass0_V_9, align 2" [correlator.cpp:226]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_7_load, i16* @phaseClass0_V_8, align 16" [correlator.cpp:226]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_6_load, i16* @phaseClass0_V_7, align 2" [correlator.cpp:226]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_5_load, i16* @phaseClass0_V_6, align 4" [correlator.cpp:226]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_4_load, i16* @phaseClass0_V_5, align 2" [correlator.cpp:226]
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_3_load, i16* @phaseClass0_V_4, align 8" [correlator.cpp:226]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_2_load, i16* @phaseClass0_V_3, align 2" [correlator.cpp:226]
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_1_load, i16* @phaseClass0_V_2, align 4" [correlator.cpp:226]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_0_load, i16* @phaseClass0_V_1, align 2" [correlator.cpp:226]
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* @phaseClass0_V_0, align 16" [correlator.cpp:228]
ST_1 : Operation 63 [1/1] (1.06ns)   --->   "store i2 -2, i2* @currentState, align 1" [correlator.cpp:229]
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %1, label %._crit_edge839" [correlator.cpp:208]
ST_1 : Operation 65 [1/1] (1.06ns)   --->   "store i2 1, i2* @currentState, align 1" [correlator.cpp:209]

 <State 2> : 2.54ns
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%Phase0_V_6_load = load i16* @Phase0_V_6, align 4" [correlator.cpp:247]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_6_load, i16* @Phase0_V_7, align 2" [correlator.cpp:247]
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%Phase0_V_5_load = load i16* @Phase0_V_5, align 2" [correlator.cpp:247]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_5_load, i16* @Phase0_V_6, align 4" [correlator.cpp:247]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%Phase0_V_4_load = load i16* @Phase0_V_4, align 8" [correlator.cpp:247]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_4_load, i16* @Phase0_V_5, align 2" [correlator.cpp:247]
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%Phase0_V_3_load = load i16* @Phase0_V_3, align 2" [correlator.cpp:247]
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_3_load, i16* @Phase0_V_4, align 8" [correlator.cpp:247]
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%Phase0_V_2_load = load i16* @Phase0_V_2, align 4" [correlator.cpp:247]
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_2_load, i16* @Phase0_V_3, align 2" [correlator.cpp:247]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%Phase0_V_1_load = load i16* @Phase0_V_1, align 2" [correlator.cpp:247]
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_1_load, i16* @Phase0_V_2, align 4" [correlator.cpp:247]
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%Phase0_V_0_load = load i16* @Phase0_V_0, align 16" [correlator.cpp:247]
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_0_load, i16* @Phase0_V_1, align 2" [correlator.cpp:247]
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i16 %tmp6, %tmp3" [correlator.cpp:244]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%p_Val2_3_s = add i16 %tmp14, %tmp7" [correlator.cpp:244]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "store i16 %p_Val2_3_s, i16* @corHelperI_V, align 2" [correlator.cpp:244]
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "store i16 %p_Val2_3_s, i16* @Phase0_V_0, align 16" [correlator.cpp:249]
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_V = call i32 @llvm.part.set.i32.i16(i32 undef, i16 %p_Val2_3_s, i32 0, i32 15)" [correlator.cpp:250]
ST_2 : Operation 85 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 undef)" [correlator.cpp:252]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !71"
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !75"
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !79"
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !83"
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !87"
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !93"
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind"
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [correlator.cpp:12]
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:14]
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:15]
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:16]
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [correlator.cpp:18]
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:165]
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str)" [correlator.cpp:172]
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:182]
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:185]
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:190]
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @corHelperI_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:193]
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:196]
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @currentState, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:201]
ST_3 : Operation 106 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 undef)" [correlator.cpp:252]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br label %._crit_edge838" [correlator.cpp:257]
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %5"
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %.loopexit"
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %5" [correlator.cpp:235]
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %._crit_edge838" [correlator.cpp:238]
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br label %._crit_edge839" [correlator.cpp:210]
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %._crit_edge838" [correlator.cpp:211]
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:581]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phaseClass_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ phaseClass0_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ Phase0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ corHelperI_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phaseClass_V_read    (read         ) [ 0000]
start_V_read         (read         ) [ 0111]
currentState_load    (load         ) [ 0111]
phaseClass0_V_14_loa (load         ) [ 0000]
phaseClass0_V_13_loa (load         ) [ 0000]
phaseClass0_V_12_loa (load         ) [ 0000]
phaseClass0_V_11_loa (load         ) [ 0000]
phaseClass0_V_10_loa (load         ) [ 0000]
phaseClass0_V_9_load (load         ) [ 0000]
phaseClass0_V_8_load (load         ) [ 0000]
phaseClass0_V_7_load (load         ) [ 0000]
phaseClass0_V_6_load (load         ) [ 0000]
phaseClass0_V_5_load (load         ) [ 0000]
phaseClass0_V_4_load (load         ) [ 0000]
phaseClass0_V_3_load (load         ) [ 0000]
phaseClass0_V_2_load (load         ) [ 0000]
phaseClass0_V_1_load (load         ) [ 0000]
phaseClass0_V_0_load (load         ) [ 0000]
StgValue_22          (switch       ) [ 0000]
phaseClass0_V_15_loa (load         ) [ 0000]
tmp1                 (add          ) [ 0000]
tmp2                 (add          ) [ 0000]
tmp3                 (add          ) [ 0110]
tmp4                 (add          ) [ 0000]
tmp5                 (add          ) [ 0000]
tmp6                 (add          ) [ 0110]
tmp8                 (add          ) [ 0000]
tmp9                 (add          ) [ 0000]
tmp10                (add          ) [ 0000]
tmp11                (add          ) [ 0000]
tmp12                (add          ) [ 0000]
tmp13                (add          ) [ 0000]
tmp14                (add          ) [ 0110]
StgValue_37          (store        ) [ 0000]
tmp                  (nbreadreq    ) [ 0111]
StgValue_39          (br           ) [ 0000]
StgValue_40          (store        ) [ 0000]
empty                (read         ) [ 0000]
tmp_data_V_3         (extractvalue ) [ 0000]
tmp_15               (trunc        ) [ 0000]
StgValue_44          (store        ) [ 0000]
cond                 (icmp         ) [ 0111]
StgValue_46          (br           ) [ 0000]
StgValue_47          (store        ) [ 0000]
StgValue_48          (store        ) [ 0000]
StgValue_49          (store        ) [ 0000]
StgValue_50          (store        ) [ 0000]
StgValue_51          (store        ) [ 0000]
StgValue_52          (store        ) [ 0000]
StgValue_53          (store        ) [ 0000]
StgValue_54          (store        ) [ 0000]
StgValue_55          (store        ) [ 0000]
StgValue_56          (store        ) [ 0000]
StgValue_57          (store        ) [ 0000]
StgValue_58          (store        ) [ 0000]
StgValue_59          (store        ) [ 0000]
StgValue_60          (store        ) [ 0000]
StgValue_61          (store        ) [ 0000]
StgValue_62          (store        ) [ 0000]
StgValue_63          (store        ) [ 0000]
StgValue_64          (br           ) [ 0000]
StgValue_65          (store        ) [ 0000]
Phase0_V_6_load      (load         ) [ 0000]
StgValue_67          (store        ) [ 0000]
Phase0_V_5_load      (load         ) [ 0000]
StgValue_69          (store        ) [ 0000]
Phase0_V_4_load      (load         ) [ 0000]
StgValue_71          (store        ) [ 0000]
Phase0_V_3_load      (load         ) [ 0000]
StgValue_73          (store        ) [ 0000]
Phase0_V_2_load      (load         ) [ 0000]
StgValue_75          (store        ) [ 0000]
Phase0_V_1_load      (load         ) [ 0000]
StgValue_77          (store        ) [ 0000]
Phase0_V_0_load      (load         ) [ 0000]
StgValue_79          (store        ) [ 0000]
tmp7                 (add          ) [ 0000]
p_Val2_3_s           (add          ) [ 0000]
StgValue_82          (store        ) [ 0000]
StgValue_83          (store        ) [ 0000]
tmp_data_V           (partset      ) [ 0101]
StgValue_86          (specbitsmap  ) [ 0000]
StgValue_87          (specbitsmap  ) [ 0000]
StgValue_88          (specbitsmap  ) [ 0000]
StgValue_89          (specbitsmap  ) [ 0000]
StgValue_90          (specbitsmap  ) [ 0000]
StgValue_91          (specbitsmap  ) [ 0000]
StgValue_92          (spectopmodule) [ 0000]
StgValue_93          (specresource ) [ 0000]
StgValue_94          (specinterface) [ 0000]
StgValue_95          (specinterface) [ 0000]
StgValue_96          (specinterface) [ 0000]
StgValue_97          (specpipeline ) [ 0000]
StgValue_98          (specreset    ) [ 0000]
StgValue_99          (specreset    ) [ 0000]
StgValue_100         (specreset    ) [ 0000]
StgValue_101         (specreset    ) [ 0000]
StgValue_102         (specreset    ) [ 0000]
StgValue_103         (specreset    ) [ 0000]
StgValue_104         (specreset    ) [ 0000]
StgValue_105         (specreset    ) [ 0000]
StgValue_106         (write        ) [ 0000]
StgValue_107         (br           ) [ 0000]
StgValue_108         (br           ) [ 0000]
StgValue_109         (br           ) [ 0000]
StgValue_110         (br           ) [ 0000]
StgValue_111         (br           ) [ 0000]
StgValue_112         (br           ) [ 0000]
StgValue_113         (br           ) [ 0000]
StgValue_114         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="currentState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="phaseClass0_V_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="phaseClass0_V_13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="phaseClass0_V_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="phaseClass0_V_11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="phaseClass0_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="phaseClass0_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="phaseClass0_V_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="phaseClass0_V_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="phaseClass0_V_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="phaseClass0_V_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="phaseClass0_V_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="phaseClass0_V_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="phaseClass0_V_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="phaseClass0_V_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="phaseClass0_V_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="newVal_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="phaseClass0_V_15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="Phase0_V_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="Phase0_V_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="Phase0_V_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="Phase0_V_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="Phase0_V_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="Phase0_V_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="Phase0_V_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="Phase0_V_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="corHelperI_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corHelperI_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResource"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="phaseClass_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phaseClass_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="start_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_nbreadreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="0" index="3" bw="1" slack="0"/>
<pin id="135" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="empty_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="33" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="32" slack="0"/>
<pin id="153" dir="0" index="4" bw="1" slack="0"/>
<pin id="154" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_85/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/1 StgValue_40/1 StgValue_65/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="currentState_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="phaseClass0_V_14_loa_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_14_loa/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="phaseClass0_V_13_loa_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_13_loa/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="phaseClass0_V_12_loa_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_12_loa/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="phaseClass0_V_11_loa_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_11_loa/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="phaseClass0_V_10_loa_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_10_loa/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="phaseClass0_V_9_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_9_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="phaseClass0_V_8_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_8_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="phaseClass0_V_7_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_7_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="phaseClass0_V_6_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_6_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="phaseClass0_V_5_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_5_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="phaseClass0_V_4_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_4_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="phaseClass0_V_3_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_3_load/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="phaseClass0_V_2_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_2_load/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="phaseClass0_V_1_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_1_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="phaseClass0_V_0_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_0_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="phaseClass0_V_15_loa_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_15_loa/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp3_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="0"/>
<pin id="254" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp5_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="0"/>
<pin id="260" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp6_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp8_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp9_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp10_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp11_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp12_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp13_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="0"/>
<pin id="302" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp14_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="0"/>
<pin id="308" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_data_V_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="33" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_15_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="StgValue_44_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="cond_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="StgValue_47_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="16" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="StgValue_48_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="StgValue_49_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="StgValue_50_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="StgValue_51_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="StgValue_52_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="StgValue_53_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="StgValue_54_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="StgValue_55_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="16" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="StgValue_56_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="StgValue_57_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="StgValue_58_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="StgValue_59_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="StgValue_60_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="StgValue_61_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="StgValue_62_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="StgValue_63_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="0" index="1" bw="2" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="Phase0_V_6_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_6_load/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="StgValue_67_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="Phase0_V_5_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_5_load/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="StgValue_69_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="Phase0_V_4_load_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_4_load/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="StgValue_71_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="Phase0_V_3_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_3_load/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="StgValue_73_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="0" index="1" bw="16" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="Phase0_V_2_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_2_load/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="StgValue_75_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="Phase0_V_1_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_1_load/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="StgValue_77_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="Phase0_V_0_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_0_load/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="StgValue_79_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="0" index="1" bw="16" slack="0"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp7_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="0" index="1" bw="16" slack="1"/>
<pin id="506" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_Val2_3_s_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="1"/>
<pin id="509" dir="0" index="1" bw="16" slack="0"/>
<pin id="510" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3_s/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="StgValue_82_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="StgValue_83_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_data_V_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="16" slack="0"/>
<pin id="528" dir="0" index="3" bw="1" slack="0"/>
<pin id="529" dir="0" index="4" bw="5" slack="0"/>
<pin id="530" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="start_V_read_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="2"/>
<pin id="539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="541" class="1005" name="currentState_load_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="1"/>
<pin id="543" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp3_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="1"/>
<pin id="547" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp6_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="1"/>
<pin id="552" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp14_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="1"/>
<pin id="557" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp14 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="2"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="564" class="1005" name="cond_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="2"/>
<pin id="566" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp_data_V_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="66" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="68" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="76" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="78" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="145"><net_src comp="80" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="155"><net_src comp="92" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="94" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="163"><net_src comp="72" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="217" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="221" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="213" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="209" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="233" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="197" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="193" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="205" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="201" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="251" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="229" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="173" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="169" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="181" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="269" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="177" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="189" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="185" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="225" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="287" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="281" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="140" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="118" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="82" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="169" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="173" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="14" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="177" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="16" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="181" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="18" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="185" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="20" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="189" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="22" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="193" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="24" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="197" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="201" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="28" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="205" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="30" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="209" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="32" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="213" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="34" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="217" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="36" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="221" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="38" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="225" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="315" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="42" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="74" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="12" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="48" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="50" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="52" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="54" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="52" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="56" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="54" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="58" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="56" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="60" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="62" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="511"><net_src comp="503" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="507" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="507" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="62" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="86" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="507" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="534"><net_src comp="88" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="535"><net_src comp="90" pin="0"/><net_sink comp="524" pin=4"/></net>

<net id="536"><net_src comp="524" pin="5"/><net_sink comp="148" pin=3"/></net>

<net id="540"><net_src comp="124" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="165" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="245" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="553"><net_src comp="263" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="558"><net_src comp="305" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="563"><net_src comp="130" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="325" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="524" pin="5"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="148" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_V_data_V | {3 }
	Port: o_data_V_last_V | {3 }
	Port: currentState | {1 }
	Port: phaseClass0_V_14 | {1 }
	Port: phaseClass0_V_13 | {1 }
	Port: phaseClass0_V_12 | {1 }
	Port: phaseClass0_V_11 | {1 }
	Port: phaseClass0_V_10 | {1 }
	Port: phaseClass0_V_9 | {1 }
	Port: phaseClass0_V_8 | {1 }
	Port: phaseClass0_V_7 | {1 }
	Port: phaseClass0_V_6 | {1 }
	Port: phaseClass0_V_5 | {1 }
	Port: phaseClass0_V_4 | {1 }
	Port: phaseClass0_V_3 | {1 }
	Port: phaseClass0_V_2 | {1 }
	Port: phaseClass0_V_1 | {1 }
	Port: phaseClass0_V_0 | {1 }
	Port: newVal_V | {1 }
	Port: phaseClass0_V_15 | {1 }
	Port: Phase0_V_6 | {2 }
	Port: Phase0_V_7 | {2 }
	Port: Phase0_V_5 | {2 }
	Port: Phase0_V_4 | {2 }
	Port: Phase0_V_3 | {2 }
	Port: Phase0_V_2 | {2 }
	Port: Phase0_V_1 | {2 }
	Port: Phase0_V_0 | {2 }
	Port: corHelperI_V | {2 }
 - Input state : 
	Port: correlator : i_data_V_data_V | {1 }
	Port: correlator : i_data_V_last_V | {1 }
	Port: correlator : start_V | {1 }
	Port: correlator : phaseClass_V | {1 }
	Port: correlator : currentState | {1 }
	Port: correlator : phaseClass0_V_14 | {1 }
	Port: correlator : phaseClass0_V_13 | {1 }
	Port: correlator : phaseClass0_V_12 | {1 }
	Port: correlator : phaseClass0_V_11 | {1 }
	Port: correlator : phaseClass0_V_10 | {1 }
	Port: correlator : phaseClass0_V_9 | {1 }
	Port: correlator : phaseClass0_V_8 | {1 }
	Port: correlator : phaseClass0_V_7 | {1 }
	Port: correlator : phaseClass0_V_6 | {1 }
	Port: correlator : phaseClass0_V_5 | {1 }
	Port: correlator : phaseClass0_V_4 | {1 }
	Port: correlator : phaseClass0_V_3 | {1 }
	Port: correlator : phaseClass0_V_2 | {1 }
	Port: correlator : phaseClass0_V_1 | {1 }
	Port: correlator : phaseClass0_V_0 | {1 }
	Port: correlator : phaseClass0_V_15 | {1 }
	Port: correlator : Phase0_V_6 | {2 }
	Port: correlator : Phase0_V_5 | {2 }
	Port: correlator : Phase0_V_4 | {2 }
	Port: correlator : Phase0_V_3 | {2 }
	Port: correlator : Phase0_V_2 | {2 }
	Port: correlator : Phase0_V_1 | {2 }
	Port: correlator : Phase0_V_0 | {2 }
  - Chain level:
	State 1
		StgValue_22 : 1
		tmp1 : 1
		tmp2 : 1
		tmp3 : 2
		tmp4 : 1
		tmp5 : 1
		tmp6 : 2
		tmp8 : 1
		tmp9 : 1
		tmp10 : 2
		tmp11 : 1
		tmp12 : 1
		tmp13 : 2
		tmp14 : 3
		tmp_15 : 1
		StgValue_44 : 2
		StgValue_46 : 1
		StgValue_47 : 1
		StgValue_48 : 1
		StgValue_49 : 1
		StgValue_50 : 1
		StgValue_51 : 1
		StgValue_52 : 1
		StgValue_53 : 1
		StgValue_54 : 1
		StgValue_55 : 1
		StgValue_56 : 1
		StgValue_57 : 1
		StgValue_58 : 1
		StgValue_59 : 1
		StgValue_60 : 1
		StgValue_61 : 1
		StgValue_62 : 2
	State 2
		StgValue_67 : 1
		StgValue_69 : 1
		StgValue_71 : 1
		StgValue_73 : 1
		StgValue_75 : 1
		StgValue_77 : 1
		StgValue_79 : 1
		p_Val2_3_s : 1
		StgValue_82 : 2
		StgValue_83 : 2
		tmp_data_V : 2
		StgValue_85 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |          tmp1_fu_233          |    0    |    16   |
|          |          tmp2_fu_239          |    0    |    23   |
|          |          tmp3_fu_245          |    0    |    16   |
|          |          tmp4_fu_251          |    0    |    16   |
|          |          tmp5_fu_257          |    0    |    23   |
|          |          tmp6_fu_263          |    0    |    16   |
|          |          tmp8_fu_269          |    0    |    23   |
|    add   |          tmp9_fu_275          |    0    |    23   |
|          |          tmp10_fu_281         |    0    |    16   |
|          |          tmp11_fu_287         |    0    |    16   |
|          |          tmp12_fu_293         |    0    |    23   |
|          |          tmp13_fu_299         |    0    |    16   |
|          |          tmp14_fu_305         |    0    |    16   |
|          |          tmp7_fu_503          |    0    |    16   |
|          |       p_Val2_3_s_fu_507       |    0    |    16   |
|----------|-------------------------------|---------|---------|
|   icmp   |          cond_fu_325          |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          | phaseClass_V_read_read_fu_118 |    0    |    0    |
|   read   |    start_V_read_read_fu_124   |    0    |    0    |
|          |       empty_read_fu_140       |    0    |    0    |
|----------|-------------------------------|---------|---------|
| nbreadreq|      tmp_nbreadreq_fu_130     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_148       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|extractvalue|      tmp_data_V_3_fu_311      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |         tmp_15_fu_315         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  partset |       tmp_data_V_fu_524       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   284   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       cond_reg_564      |    1   |
|currentState_load_reg_541|    2   |
|   start_V_read_reg_537  |    1   |
|      tmp14_reg_555      |   16   |
|       tmp3_reg_545      |   16   |
|       tmp6_reg_550      |   16   |
|    tmp_data_V_reg_568   |   32   |
|       tmp_reg_560       |    1   |
+-------------------------+--------+
|          Total          |   85   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_148 |  p3  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.061  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   284  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   85   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   85   |   293  |
+-----------+--------+--------+--------+
