checking package dependencies
compiling MethodValue_ConcatRegAndLogic.bsv
code generation for sysMethodValue_ConcatRegAndLogic starts
=== IOproperties:
Name                         I/O  size props
m                              O    16
RDY_m                          O     1 const
CLK                            I     1 clock
RST_N                          I     1 reset


-----

Verilog file created: sysMethodValue_ConcatRegAndLogic.v
All packages are up to date.
