

================================================================
== Vitis HLS Report for 'sin_or_cos_double_s'
================================================================
* Date:           Wed Mar 22 02:30:30 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3895|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   54|    2955|   1395|    -|
|Memory           |        8|    -|     213|    852|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    3757|    576|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|   54|    6925|   6718|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   24|       6|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_170s_53ns_170_5_1_U18  |mul_170s_53ns_170_5_1  |        0|  18|  441|  256|    0|
    |mul_35ns_25ns_60_2_1_U28   |mul_35ns_25ns_60_2_1   |        0|   2|  187|   69|    0|
    |mul_42ns_33ns_75_2_1_U27   |mul_42ns_33ns_75_2_1   |        0|   4|  205|   88|    0|
    |mul_49ns_44s_93_5_1_U26    |mul_49ns_44s_93_5_1    |        0|   4|  334|   84|    0|
    |mul_49ns_49ns_98_5_1_U22   |mul_49ns_49ns_98_5_1   |        0|   4|  334|   84|    0|
    |mul_49ns_49ns_98_5_1_U23   |mul_49ns_49ns_98_5_1   |        0|   4|  334|   84|    0|
    |mul_49ns_49ns_98_5_1_U24   |mul_49ns_49ns_98_5_1   |        0|   4|  334|   84|    0|
    |mul_56ns_52s_108_5_1_U25   |mul_56ns_52s_108_5_1   |        0|   5|  345|  218|    0|
    |mul_64s_63ns_126_5_1_U29   |mul_64s_63ns_126_5_1   |        0|   9|  441|  256|    0|
    |mux_164_1_1_1_U20          |mux_164_1_1_1          |        0|   0|    0|   65|    0|
    |mux_164_1_1_1_U21          |mux_164_1_1_1          |        0|   0|    0|   65|    0|
    |mux_83_1_1_1_U19           |mux_83_1_1_1           |        0|   0|    0|   42|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                      |                       |        0|  54| 2955| 1395|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |               Memory               |                                 Module                                | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |fourth_order_double_sin_cos_K0_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R  |        0|  59|  236|    0|   256|   59|     1|        15104|
    |fourth_order_double_sin_cos_K1_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R  |        0|  52|  208|    0|   256|   52|     1|        13312|
    |fourth_order_double_sin_cos_K2_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R  |        0|  44|  176|    0|   256|   44|     1|        11264|
    |fourth_order_double_sin_cos_K3_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R  |        0|  33|  132|    0|   256|   33|     1|         8448|
    |fourth_order_double_sin_cos_K4_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R  |        0|  25|  100|    0|   256|   25|     1|         6400|
    |ref_4oPi_table_256_V_U              |sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R                   |        8|   0|    0|    0|    10|  256|     1|         2560|
    +------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total                               |                                                                       |        8| 213|  852|    0|  1290|  469|     6|        57088|
    +------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Ex_V_fu_505_p2              |         +|   0|  0|   12|          11|          11|
    |add_ln214_fu_330_p2         |         +|   0|  0|   12|          11|          11|
    |add_ln451_1_fu_1151_p2      |         +|   0|  0|   39|          32|          32|
    |add_ln451_2_fu_1206_p2      |         +|   0|  0|   39|          32|          32|
    |add_ln451_fu_1130_p2        |         +|   0|  0|   39|          32|           5|
    |add_ln461_fu_1256_p2        |         +|   0|  0|   12|          12|          10|
    |ret_V_6_fu_916_p2           |         +|   0|  0|   64|          64|          64|
    |ret_V_7_fu_925_p2           |         +|   0|  0|   64|          64|          64|
    |ret_V_8_fu_960_p2           |         +|   0|  0|   64|          64|          64|
    |ret_V_fu_968_p2             |         +|   0|  0|   64|          64|          64|
    |Ex_V_3_fu_544_p2            |         -|   0|  0|   12|          11|          11|
    |Mx_bits_V_1_fu_441_p2       |         -|   0|  0|  131|           1|         124|
    |newexp_fu_1266_p2           |         -|   0|  0|   39|          32|          32|
    |sub_ln1512_fu_707_p2        |         -|   0|  0|   12|           1|          12|
    |and_ln300_2_fu_1377_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln300_fu_676_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln453_1_fu_1221_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln453_2_fu_1225_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln453_fu_1216_p2        |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_435_p2        |       and|   0|  0|    2|           1|           1|
    |results_sign_V_1_fu_698_p2  |       and|   0|  0|    2|           1|           1|
    |closepath_fu_320_p2         |      icmp|   0|  0|   11|          11|          10|
    |icmp_ln1019_1_fu_363_p2     |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1019_2_fu_681_p2     |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln1019_fu_671_p2       |      icmp|   0|  0|   11|          11|           1|
    |icmp_ln1653_fu_1070_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln453_1_fu_1145_p2     |      icmp|   0|  0|   18|          32|           5|
    |icmp_ln453_2_fu_1157_p2     |      icmp|   0|  0|   18|          32|           5|
    |icmp_ln453_fu_1125_p2       |      icmp|   0|  0|   18|          32|           5|
    |r_V_fu_728_p2               |      lshr|   0|  0|  179|          63|          63|
    |or_ln300_fu_686_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln453_fu_1237_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln462_fu_1280_p2         |        or|   0|  0|    2|           1|           1|
    |Ex_V_4_fu_1163_p3           |    select|   0|  0|   11|           1|          11|
    |Mx_V_2_fu_951_p3            |    select|   0|  0|   63|           1|          63|
    |Mx_bits_V_3_fu_446_p3       |    select|   0|  0|  124|           1|         124|
    |addr_fu_336_p3              |    select|   0|  0|   11|           1|           7|
    |k_V_1_fu_517_p3             |    select|   0|  0|    3|           1|           1|
    |r_V_16_fu_738_p3            |    select|   0|  0|   63|           1|          63|
    |results_exp_V_fu_1304_p3    |    select|   0|  0|   11|           1|          11|
    |results_sig_V_fu_1402_p3    |    select|   0|  0|   52|           1|          52|
    |results_sign_V_fu_663_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln300_1_fu_1296_p3   |    select|   0|  0|   11|           1|           1|
    |select_ln300_3_fu_1395_p3   |    select|   0|  0|   52|           1|           1|
    |select_ln300_4_fu_1387_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln300_fu_1289_p3     |    select|   0|  0|   10|           1|          10|
    |select_ln453_1_fu_1243_p3   |    select|   0|  0|   32|           1|          32|
    |select_ln453_2_fu_1248_p3   |    select|   0|  0|   32|           1|          32|
    |select_ln453_3_fu_1338_p3   |    select|   0|  0|   52|           1|          52|
    |select_ln453_4_fu_1363_p3   |    select|   0|  0|   52|           1|          52|
    |select_ln453_5_fu_1370_p3   |    select|   0|  0|   52|           1|          52|
    |select_ln453_fu_1230_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln482_fu_510_p3      |    select|   0|  0|   11|           1|          11|
    |ush_fu_713_p3               |    select|   0|  0|   12|           1|          12|
    |r_V_15_fu_372_p2            |       shl|   0|  0|  950|         256|         256|
    |r_V_2_fu_733_p2             |       shl|   0|  0|  179|          63|          63|
    |r_fu_529_p2                 |       shl|   0|  0|  409|         124|         124|
    |shl_ln1454_1_fu_1140_p2     |       shl|   0|  0|  179|          63|          63|
    |shl_ln1454_2_fu_1201_p2     |       shl|   0|  0|  179|          63|          63|
    |shl_ln1454_3_fu_1314_p2     |       shl|   0|  0|  179|          63|          63|
    |shl_ln1454_fu_1065_p2       |       shl|   0|  0|  179|          63|          63|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln1027_fu_430_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln300_1_fu_1381_p2      |       xor|   0|  0|    2|           2|           1|
    |xor_ln300_fu_692_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln453_fu_1211_p2        |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 3895|        1470|        1965|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------------------+-----+----+-----+-----------+
    |                      Name                      |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------+-----+----+-----+-----------+
    |B_V_reg_1555                                    |   56|   0|   56|          0|
    |B_squared_V_reg_1589                            |   49|   0|   49|          0|
    |B_trunc_reg_1560                                |   49|   0|   49|          0|
    |Ex_V_3_reg_1510                                 |   11|   0|   11|          0|
    |Med_V_reg_1466                                  |  170|   0|  170|          0|
    |Mx_V_2_reg_1717                                 |   63|   0|   63|          0|
    |Mx_V_reg_1503                                   |   63|   0|   63|          0|
    |Mx_bits_V_3_reg_1492                            |  124|   0|  124|          0|
    |Mx_bits_V_reg_1481                              |  124|   0|  124|          0|
    |Mx_zeros_reg_1497                               |    7|   0|    7|          0|
    |add_ln451_1_reg_1810                            |   32|   0|   32|          0|
    |add_ln451_reg_1793                              |   32|   0|   32|          0|
    |and_ln300_reg_1534                              |    1|   0|    1|          0|
    |and_ln453_2_reg_1832                            |    1|   0|    1|          0|
    |ap_CS_fsm                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                         |    1|   0|    1|          0|
    |closepath_reg_1433                              |    1|   0|    1|          0|
    |din_exp_V_reg_1426                              |   11|   0|   11|          0|
    |fourth_order_double_sin_cos_K0_V_load_reg_1647  |   59|   0|   59|          0|
    |fourth_order_double_sin_cos_K1_V_load_reg_1595  |   52|   0|   52|          0|
    |fourth_order_double_sin_cos_K2_V_load_reg_1600  |   44|   0|   44|          0|
    |fourth_order_double_sin_cos_K3_V_load_reg_1667  |   33|   0|   33|          0|
    |fourth_order_double_sin_cos_K4_V_load_reg_1677  |   25|   0|   25|          0|
    |icmp_ln1019_1_reg_1455                          |    1|   0|    1|          0|
    |icmp_ln1019_reg_1529                            |    1|   0|    1|          0|
    |icmp_ln1653_reg_1775                            |    1|   0|    1|          0|
    |icmp_ln1653_reg_1775_pp0_iter30_reg             |    1|   0|    1|          0|
    |icmp_ln453_1_reg_1804                           |    1|   0|    1|          0|
    |icmp_ln453_2_reg_1816                           |    1|   0|    1|          0|
    |icmp_ln453_reg_1785                             |    1|   0|    1|          0|
    |icmp_ln453_reg_1785_pp0_iter31_reg              |    1|   0|    1|          0|
    |isNeg_reg_1516                                  |    1|   0|    1|          0|
    |k_V_reg_1487                                    |    3|   0|    3|          0|
    |k_V_reg_1487_pp0_iter8_reg                      |    3|   0|    3|          0|
    |or_ln300_reg_1539                               |    1|   0|    1|          0|
    |or_ln453_reg_1837                               |    1|   0|    1|          0|
    |or_ln462_reg_1842                               |    1|   0|    1|          0|
    |p_Result_11_reg_1421                            |    1|   0|    1|          0|
    |p_Result_12_reg_1440                            |   52|   0|   52|          0|
    |p_Result_31_1_reg_1748                          |   16|   0|   16|          0|
    |p_Result_31_1_reg_1748_pp0_iter29_reg           |   16|   0|   16|          0|
    |p_Result_31_2_reg_1753                          |   16|   0|   16|          0|
    |p_Result_31_2_reg_1753_pp0_iter29_reg           |   16|   0|   16|          0|
    |p_Result_s_43_reg_1743                          |   16|   0|   16|          0|
    |result_V_reg_1737                               |   63|   0|   63|          0|
    |results_exp_V_reg_1847                          |   11|   0|   11|          0|
    |results_sign_V_1_reg_1545                       |    1|   0|    1|          0|
    |ret_V_5_reg_1476                                |  170|   0|  170|          0|
    |ret_V_7_reg_1702                                |   64|   0|   64|          0|
    |ret_V_7_reg_1702_pp0_iter22_reg                 |   64|   0|   64|          0|
    |ret_V_reg_1722                                  |   64|   0|   64|          0|
    |rhs_1_reg_1652                                  |   56|   0|   56|          0|
    |rhs_2_reg_1657                                  |   48|   0|   48|          0|
    |rhs_4_reg_1707                                  |   29|   0|   29|          0|
    |shl_ln1454_1_reg_1798                           |   63|   0|   63|          0|
    |shl_ln1454_1_reg_1798_pp0_iter31_reg            |   63|   0|   63|          0|
    |shl_ln1454_2_reg_1826                           |   63|   0|   63|          0|
    |shl_ln1454_reg_1769                             |   63|   0|   63|          0|
    |sin_basis_reg_1522                              |    1|   0|    1|          0|
    |table_256_V_reg_1461                            |  256|   0|  256|          0|
    |tmp_2_reg_1550                                  |    7|   0|    7|          0|
    |tmp_5_reg_1758                                  |   15|   0|   15|          0|
    |tmp_7_2_reg_1780                                |   32|   0|   32|          0|
    |tmp_7_3_reg_1821                                |   32|   0|   32|          0|
    |tmp_7_reg_1763                                  |   32|   0|   32|          0|
    |tmp_7_reg_1763_pp0_iter30_reg                   |   32|   0|   32|          0|
    |trunc_ln1270_1_reg_1672                         |   35|   0|   35|          0|
    |trunc_ln1_reg_1662                              |   42|   0|   42|          0|
    |trunc_ln2_reg_1712                              |   37|   0|   37|          0|
    |trunc_ln628_reg_1450                            |    7|   0|    7|          0|
    |trunc_ln628_reg_1450_pp0_iter1_reg              |    7|   0|    7|          0|
    |zext_ln1271_reg_1565                            |   49|   0|   98|         49|
    |zext_ln541_reg_1572                             |    8|   0|   64|         56|
    |B_V_reg_1555                                    |   64|  32|   56|          0|
    |Ex_V_3_reg_1510                                 |   64|  32|   11|          0|
    |Mx_V_reg_1503                                   |   64|  32|   63|          0|
    |and_ln300_reg_1534                              |   64|  32|    1|          0|
    |closepath_reg_1433                              |   64|  32|    1|          0|
    |din_exp_V_reg_1426                              |   64|  32|   11|          0|
    |icmp_ln1019_1_reg_1455                          |   64|  32|    1|          0|
    |icmp_ln1019_reg_1529                            |   64|  32|    1|          0|
    |or_ln300_reg_1539                               |   64|  32|    1|          0|
    |p_Result_11_reg_1421                            |   64|  32|    1|          0|
    |p_Result_12_reg_1440                            |   64|  32|   52|          0|
    |results_sign_V_1_reg_1545                       |   64|  32|    1|          0|
    |shl_ln1454_reg_1769                             |   64|  32|   63|          0|
    |sin_basis_reg_1522                              |   64|  32|    1|          0|
    |tmp_2_reg_1550                                  |   64|  32|    7|          0|
    |tmp_5_reg_1758                                  |   64|  32|   15|          0|
    |zext_ln1271_reg_1565                            |   64|  32|   98|         49|
    |zext_ln541_reg_1572                             |   64|  32|   64|         56|
    +------------------------------------------------+-----+----+-----+-----------+
    |Total                                           | 3757| 576| 3158|        210|
    +------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|t_in       |   in|   64|     ap_none|                t_in|        scalar|
+-----------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 34 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %t_in_read" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 35 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 36 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%din_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 37 'partselect' 'din_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%din_sig_V = trunc i64 %data_V"   --->   Operation 38 'trunc' 'din_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.88ns)   --->   "%closepath = icmp_ult  i11 %din_exp_V, i11 1022"   --->   Operation 39 'icmp' 'closepath' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_12 = trunc i64 %data_V"   --->   Operation 40 'trunc' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.63ns)   --->   "%add_ln214 = add i11 %din_exp_V, i11 1101"   --->   Operation 41 'add' 'add_ln214' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.69ns)   --->   "%addr = select i1 %closepath, i11 74, i11 %add_ln214"   --->   Operation 42 'select' 'addr' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %addr, i32 7, i32 10"   --->   Operation 43 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln668 = zext i4 %tmp"   --->   Operation 44 'zext' 'zext_ln668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ref_4oPi_table_256_V_addr = getelementptr i256 %ref_4oPi_table_256_V, i64 0, i64 %zext_ln668" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 45 'getelementptr' 'ref_4oPi_table_256_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 46 'load' 'table_256_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i11 %addr"   --->   Operation 47 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.89ns)   --->   "%icmp_ln1019_1 = icmp_eq  i52 %din_sig_V, i52 0"   --->   Operation 48 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 49 'load' 'table_256_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>

State 3 <SV = 2> <Delay = 4.94>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i7 %trunc_ln628"   --->   Operation 50 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (4.94ns)   --->   "%r_V_15 = shl i256 %table_256_V, i256 %zext_ln930"   --->   Operation 51 'shl' 'r_V_15' <Predicate = true> <Delay = 4.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%Med_V = partselect i170 @_ssdm_op_PartSelect.i170.i256.i32.i32, i256 %r_V_15, i32 86, i32 255"   --->   Operation 52 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_12"   --->   Operation 53 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i53 %p_Result_13"   --->   Operation 54 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [5/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 55 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 56 [4/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 56 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 57 [3/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 57 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 58 [2/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 58 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 59 [1/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 59 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%Mx_bits_V = partselect i124 @_ssdm_op_PartSelect.i124.i170.i32.i32, i170 %ret_V_5, i32 43, i32 166"   --->   Operation 60 'partselect' 'Mx_bits_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%k_V = partselect i3 @_ssdm_op_PartSelect.i3.i170.i32.i32, i170 %ret_V_5, i32 167, i32 169"   --->   Operation 61 'partselect' 'k_V' <Predicate = (!closepath)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.04>
ST_9 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i170.i32, i170 %ret_V_5, i32 167" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:259]   --->   Operation 62 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%xor_ln1027 = xor i1 %closepath, i1 1"   --->   Operation 63 'xor' 'xor_ln1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%p_Result_s = and i1 %tmp_4, i1 %xor_ln1027"   --->   Operation 64 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (5.23ns)   --->   "%Mx_bits_V_1 = sub i124 0, i124 %Mx_bits_V"   --->   Operation 65 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 5.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (1.80ns) (out node of the LUT)   --->   "%Mx_bits_V_3 = select i1 %p_Result_s, i124 %Mx_bits_V_1, i124 %Mx_bits_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:520]   --->   Operation 66 'select' 'Mx_bits_V_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i61 @_ssdm_op_PartSelect.i61.i124.i32.i32, i124 %Mx_bits_V_3, i32 63, i32 123"   --->   Operation 67 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i61.i1, i61 %tmp_1, i1 1"   --->   Operation 68 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i62 @llvm.part.select.i62, i62 %p_Result_14, i32 61, i32 0"   --->   Operation 69 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i62, i1 1, i62 %p_Result_2"   --->   Operation 70 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1204 = sext i63 %p_Result_15"   --->   Operation 71 'sext' 'sext_ln1204' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = cttz i64 @llvm.cttz.i64, i64 %sext_ln1204, i1 1"   --->   Operation 72 'cttz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i64 %tmp_s"   --->   Operation 73 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.90>
ST_10 : Operation 74 [1/1] (1.63ns)   --->   "%Ex_V = add i11 %din_exp_V, i11 1027"   --->   Operation 74 'add' 'Ex_V' <Predicate = (closepath)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%select_ln482 = select i1 %closepath, i11 %Ex_V, i11 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:482]   --->   Operation 75 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.98ns)   --->   "%k_V_1 = select i1 %closepath, i3 0, i3 %k_V"   --->   Operation 76 'select' 'k_V_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%zext_ln841 = zext i7 %Mx_zeros"   --->   Operation 77 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i7 %Mx_zeros"   --->   Operation 78 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (4.89ns)   --->   "%r = shl i124 %Mx_bits_V_3, i124 %zext_ln1454"   --->   Operation 79 'shl' 'r' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%Mx_V = partselect i63 @_ssdm_op_PartSelect.i63.i124.i32.i32, i124 %r, i32 61, i32 123"   --->   Operation 80 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (1.63ns) (out node of the LUT)   --->   "%Ex_V_3 = sub i11 %select_ln482, i11 %zext_ln841"   --->   Operation 81 'sub' 'Ex_V_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Ex_V_3, i32 10"   --->   Operation 82 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (2.30ns)   --->   "%sin_basis = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %k_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 83 'mux' 'sin_basis' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_11, i3 %k_V_1"   --->   Operation 84 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_1)   --->   "%tmp_8 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_17" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 85 'mux' 'tmp_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_1)   --->   "%tmp_9 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_17" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 86 'mux' 'tmp_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_1)   --->   "%results_sign_V = select i1 %sin_basis, i1 %tmp_8, i1 %tmp_9" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 87 'select' 'results_sign_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (1.88ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %din_exp_V, i11 0"   --->   Operation 88 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.97ns)   --->   "%and_ln300 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 89 'and' 'and_ln300' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (1.88ns)   --->   "%icmp_ln1019_2 = icmp_eq  i11 %din_exp_V, i11 2047"   --->   Operation 90 'icmp' 'icmp_ln1019_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln300 = or i1 %icmp_ln1019_2, i1 %and_ln300" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 91 'or' 'or_ln300' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_1)   --->   "%xor_ln300 = xor i1 %or_ln300, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 92 'xor' 'xor_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (2.06ns) (out node of the LUT)   --->   "%results_sign_V_1 = and i1 %results_sign_V, i1 %xor_ln300" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 93 'and' 'results_sign_V_1' <Predicate = true> <Delay = 2.06> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.93>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1535 = sext i11 %Ex_V_3"   --->   Operation 94 'sext' 'sext_ln1535' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (1.63ns)   --->   "%sub_ln1512 = sub i12 0, i12 %sext_ln1535"   --->   Operation 95 'sub' 'sub_ln1512' <Predicate = (isNeg)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sub_ln1512, i12 %sext_ln1535"   --->   Operation 96 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 97 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 98 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node r_V_16)   --->   "%r_V = lshr i63 %Mx_V, i63 %zext_ln1488"   --->   Operation 99 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node r_V_16)   --->   "%r_V_2 = shl i63 %Mx_V, i63 %zext_ln1488"   --->   Operation 100 'shl' 'r_V_2' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (4.59ns) (out node of the LUT)   --->   "%r_V_16 = select i1 %isNeg, i63 %r_V, i63 %r_V_2"   --->   Operation 101 'select' 'r_V_16' <Predicate = true> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %r_V_16, i32 56, i32 62"   --->   Operation 102 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%B_V = trunc i63 %r_V_16"   --->   Operation 103 'trunc' 'B_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%B_trunc = partselect i49 @_ssdm_op_PartSelect.i49.i63.i32.i32, i63 %r_V_16, i32 7, i32 55"   --->   Operation 104 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.66>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i49 %B_trunc"   --->   Operation 105 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [5/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 106 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.66>
ST_13 : Operation 107 [4/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 107 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.66>
ST_14 : Operation 108 [3/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 108 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.66>
ST_15 : Operation 109 [2/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 109 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_2"   --->   Operation 110 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %p_Result_16"   --->   Operation 111 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K1_V_addr = getelementptr i52 %fourth_order_double_sin_cos_K1_V, i64 0, i64 %zext_ln541"   --->   Operation 112 'getelementptr' 'fourth_order_double_sin_cos_K1_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 113 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K2_V_addr = getelementptr i44 %fourth_order_double_sin_cos_K2_V, i64 0, i64 %zext_ln541"   --->   Operation 114 'getelementptr' 'fourth_order_double_sin_cos_K2_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 115 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 5.66>
ST_16 : Operation 116 [1/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 116 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%B_squared_V = partselect i49 @_ssdm_op_PartSelect.i49.i98.i32.i32, i98 %r_V_4, i32 49, i32 97"   --->   Operation 117 'partselect' 'B_squared_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 118 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_16 : Operation 119 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 119 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 6.44>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i49 %B_squared_V"   --->   Operation 120 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [5/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 121 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 122 [5/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 122 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i56 %B_V"   --->   Operation 123 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i52 %fourth_order_double_sin_cos_K1_V_load"   --->   Operation 124 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [5/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 125 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i49 %B_squared_V"   --->   Operation 126 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i44 %fourth_order_double_sin_cos_K2_V_load"   --->   Operation 127 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [5/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 128 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.44>
ST_18 : Operation 129 [4/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 129 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [4/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 130 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 131 [4/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 131 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [4/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 132 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.44>
ST_19 : Operation 133 [3/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 133 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [3/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 134 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [3/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 135 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [3/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 136 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.44>
ST_20 : Operation 137 [2/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 137 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 138 [2/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 138 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K0_V_addr = getelementptr i59 %fourth_order_double_sin_cos_K0_V, i64 0, i64 %zext_ln541"   --->   Operation 139 'getelementptr' 'fourth_order_double_sin_cos_K0_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 140 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_20 : Operation 141 [2/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 141 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 142 [2/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 142 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K3_V_addr = getelementptr i33 %fourth_order_double_sin_cos_K3_V, i64 0, i64 %zext_ln541"   --->   Operation 143 'getelementptr' 'fourth_order_double_sin_cos_K3_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 144 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K4_V_addr = getelementptr i25 %fourth_order_double_sin_cos_K4_V, i64 0, i64 %zext_ln541"   --->   Operation 145 'getelementptr' 'fourth_order_double_sin_cos_K4_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 146 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 21 <SV = 20> <Delay = 6.44>
ST_21 : Operation 147 [1/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 147 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 148 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 149 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_21 : Operation 150 [1/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 150 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%rhs_1 = partselect i56 @_ssdm_op_PartSelect.i56.i108.i32.i32, i108 %r_V_9, i32 52, i32 107"   --->   Operation 151 'partselect' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 152 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%rhs_2 = partselect i48 @_ssdm_op_PartSelect.i48.i93.i32.i32, i93 %r_V_10, i32 45, i32 92"   --->   Operation 153 'partselect' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i42 @_ssdm_op_PartSelect.i42.i98.i32.i32, i98 %r_V_5, i32 56, i32 97"   --->   Operation 154 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 155 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln1270_1 = partselect i35 @_ssdm_op_PartSelect.i35.i98.i32.i32, i98 %r_V_7, i32 63, i32 97"   --->   Operation 156 'partselect' 'trunc_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 157 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 157 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%t1_V = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i59.i4, i59 %fourth_order_double_sin_cos_K0_V_load, i4 0"   --->   Operation 158 'bitconcatenate' 't1_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i42 %trunc_ln1"   --->   Operation 159 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i33 %fourth_order_double_sin_cos_K3_V_load"   --->   Operation 160 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 161 [2/2] (6.91ns)   --->   "%r_V_11 = mul i75 %zext_ln1270, i75 %zext_ln1273"   --->   Operation 161 'mul' 'r_V_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i35 %trunc_ln1270_1"   --->   Operation 162 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i25 %fourth_order_double_sin_cos_K4_V_load"   --->   Operation 163 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [2/2] (6.91ns)   --->   "%r_V_12 = mul i60 %zext_ln1270_1, i60 %zext_ln1273_1"   --->   Operation 164 'mul' 'r_V_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i63 %t1_V"   --->   Operation 165 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i56 %rhs_1"   --->   Operation 166 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_6 = add i64 %sext_ln813, i64 %sext_ln813_1"   --->   Operation 167 'add' 'ret_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i48 %rhs_2"   --->   Operation 168 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%ret_V_7 = add i64 %ret_V_6, i64 %sext_ln1347"   --->   Operation 169 'add' 'ret_V_7' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 170 [1/2] (6.91ns)   --->   "%r_V_11 = mul i75 %zext_ln1270, i75 %zext_ln1273"   --->   Operation 170 'mul' 'r_V_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [1/2] (6.91ns)   --->   "%r_V_12 = mul i60 %zext_ln1270_1, i60 %zext_ln1273_1"   --->   Operation 171 'mul' 'r_V_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%rhs_4 = partselect i29 @_ssdm_op_PartSelect.i29.i60.i32.i32, i60 %r_V_12, i32 31, i32 59"   --->   Operation 172 'partselect' 'rhs_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i37 @_ssdm_op_PartSelect.i37.i75.i32.i32, i75 %r_V_11, i32 38, i32 74"   --->   Operation 173 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.30>
ST_24 : Operation 174 [1/1] (1.41ns)   --->   "%Mx_V_2 = select i1 %sin_basis, i63 %Mx_V, i63 9223372036854775807" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 174 'select' 'Mx_V_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i37 %trunc_ln2"   --->   Operation 175 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i64 %ret_V_7, i64 %zext_ln1347"   --->   Operation 176 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i29 %rhs_4"   --->   Operation 177 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%ret_V = add i64 %ret_V_8, i64 %zext_ln1347_1"   --->   Operation 178 'add' 'ret_V' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 6.97>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i63 %Mx_V_2"   --->   Operation 179 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i64 %ret_V"   --->   Operation 180 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [5/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 181 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 182 [4/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 182 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 183 [3/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 183 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 184 [2/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 184 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 185 [1/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 185 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 186 [1/1] (0.00ns)   --->   "%result_V = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %r_V_14, i32 63, i32 125"   --->   Operation 186 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "%p_Result_s_43 = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %r_V_14, i32 110, i32 125"   --->   Operation 187 'partselect' 'p_Result_s_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 188 [1/1] (0.00ns)   --->   "%p_Result_31_1 = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %r_V_14, i32 94, i32 109"   --->   Operation 188 'partselect' 'p_Result_31_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_31_2 = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %r_V_14, i32 78, i32 93"   --->   Operation 189 'partselect' 'p_Result_31_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i15 @_ssdm_op_PartSelect.i15.i126.i32.i32, i126 %r_V_14, i32 63, i32 77"   --->   Operation 190 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 4.59>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %p_Result_s_43, i16 32768"   --->   Operation 191 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @llvm.part.select.i32, i32 %p_Result_9, i32 31, i32 0"   --->   Operation 192 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_7 = cttz i32 @llvm.cttz.i32, i32 %p_Result_1, i1 1"   --->   Operation 193 'cttz' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %tmp_7"   --->   Operation 194 'zext' 'zext_ln1488_1' <Predicate = (!or_ln300)> <Delay = 0.00>
ST_30 : Operation 195 [1/1] (4.59ns)   --->   "%shl_ln1454 = shl i63 %result_V, i63 %zext_ln1488_1"   --->   Operation 195 'shl' 'shl_ln1454' <Predicate = (!or_ln300)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 196 [1/1] (2.78ns)   --->   "%icmp_ln1653 = icmp_eq  i63 %result_V, i63 0"   --->   Operation 196 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.10>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_9_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %p_Result_31_1, i16 32768"   --->   Operation 197 'bitconcatenate' 'p_Result_9_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_9_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %p_Result_31_2, i16 32768"   --->   Operation 198 'bitconcatenate' 'p_Result_9_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%p_Result_34_1 = partselect i32 @llvm.part.select.i32, i32 %p_Result_9_1, i32 31, i32 0"   --->   Operation 199 'partselect' 'p_Result_34_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_7_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_34_1, i1 1"   --->   Operation 200 'cttz' 'tmp_7_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_34_2 = partselect i32 @llvm.part.select.i32, i32 %p_Result_9_2, i32 31, i32 0"   --->   Operation 201 'partselect' 'p_Result_34_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_7_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_34_2, i1 1"   --->   Operation 202 'cttz' 'tmp_7_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 203 [1/1] (2.47ns)   --->   "%icmp_ln453 = icmp_eq  i32 %tmp_7, i32 16" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 203 'icmp' 'icmp_ln453' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 204 [1/1] (2.55ns)   --->   "%add_ln451 = add i32 %tmp_7_1, i32 16" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 204 'add' 'add_ln451' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %tmp_7_1"   --->   Operation 205 'zext' 'zext_ln1488_2' <Predicate = (!or_ln300)> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (4.59ns)   --->   "%shl_ln1454_1 = shl i63 %shl_ln1454, i63 %zext_ln1488_2"   --->   Operation 206 'shl' 'shl_ln1454_1' <Predicate = (!or_ln300)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 207 [1/1] (2.47ns)   --->   "%icmp_ln453_1 = icmp_eq  i32 %tmp_7_1, i32 16" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 207 'icmp' 'icmp_ln453_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 208 [1/1] (2.55ns)   --->   "%add_ln451_1 = add i32 %tmp_7_2, i32 %add_ln451" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 208 'add' 'add_ln451_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 209 [1/1] (2.47ns)   --->   "%icmp_ln453_2 = icmp_eq  i32 %tmp_7_2, i32 16" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 209 'icmp' 'icmp_ln453_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.77>
ST_32 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln461)   --->   "%Ex_V_4 = select i1 %sin_basis, i11 %Ex_V_3, i11 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 210 'select' 'Ex_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_5, i17 65536"   --->   Operation 211 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_34_3 = partselect i32 @llvm.part.select.i32, i32 %p_Result_6, i32 31, i32 0"   --->   Operation 212 'partselect' 'p_Result_34_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_7_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_34_3, i1 1"   --->   Operation 213 'cttz' 'tmp_7_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln461)   --->   "%sext_ln186 = sext i11 %Ex_V_4"   --->   Operation 214 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %tmp_7_2"   --->   Operation 215 'zext' 'zext_ln1488_3' <Predicate = (!or_ln300)> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (4.59ns)   --->   "%shl_ln1454_2 = shl i63 %shl_ln1454_1, i63 %zext_ln1488_3"   --->   Operation 216 'shl' 'shl_ln1454_2' <Predicate = (!or_ln300)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 217 [1/1] (2.55ns)   --->   "%add_ln451_2 = add i32 %tmp_7_3, i32 %add_ln451_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 217 'add' 'add_ln451_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln453)   --->   "%xor_ln453 = xor i1 %icmp_ln453_1, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 218 'xor' 'xor_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln453)   --->   "%and_ln453 = and i1 %icmp_ln453, i1 %xor_ln453" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 219 'and' 'and_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln453_2)   --->   "%and_ln453_1 = and i1 %icmp_ln453_1, i1 %icmp_ln453_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 220 'and' 'and_ln453_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln453_2 = and i1 %and_ln453_1, i1 %icmp_ln453" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 221 'and' 'and_ln453_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%select_ln453 = select i1 %and_ln453_2, i32 %add_ln451_2, i32 %add_ln451" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 222 'select' 'select_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 223 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln453 = or i1 %and_ln453_2, i1 %and_ln453" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 223 'or' 'or_ln453' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 224 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln453_1 = select i1 %icmp_ln453, i32 %add_ln451_1, i32 %tmp_7" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 224 'select' 'select_ln453_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%select_ln453_2 = select i1 %or_ln453, i32 %select_ln453, i32 %select_ln453_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 225 'select' 'select_ln453_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 226 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln461 = add i12 %sext_ln186, i12 1023" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 226 'add' 'add_ln461' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln461 = sext i12 %add_ln461" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 227 'sext' 'sext_ln461' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln461, i32 %select_ln453_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 228 'sub' 'newexp' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462]   --->   Operation 229 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 230 [1/1] (0.97ns)   --->   "%or_ln462 = or i1 %tmp_13, i1 %icmp_ln1653" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462]   --->   Operation 230 'or' 'or_ln462' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%empty = trunc i32 %newexp" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 231 'trunc' 'empty' <Predicate = (!or_ln300)> <Delay = 0.00>
ST_32 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln300 = select i1 %and_ln300, i11 1023, i11 2047" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 232 'select' 'select_ln300' <Predicate = (or_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln300_1 = select i1 %or_ln462, i11 0, i11 %empty" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 233 'select' 'select_ln300_1' <Predicate = (!or_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 234 [1/1] (0.69ns) (out node of the LUT)   --->   "%results_exp_V = select i1 %or_ln300, i11 %select_ln300, i11 %select_ln300_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 234 'select' 'results_exp_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.54>
ST_33 : Operation 235 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i59 %fourth_order_double_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:16]   --->   Operation 235 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 236 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i52 %fourth_order_double_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:17]   --->   Operation 236 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 237 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i44 %fourth_order_double_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:18]   --->   Operation 237 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 238 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i33 %fourth_order_double_sin_cos_K3_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:19]   --->   Operation 238 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 239 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i25 %fourth_order_double_sin_cos_K4_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:20]   --->   Operation 239 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln453_3)   --->   "%zext_ln1488_4 = zext i32 %tmp_7_3"   --->   Operation 240 'zext' 'zext_ln1488_4' <Predicate = (!or_ln300 & and_ln453_2 & or_ln453 & !or_ln462)> <Delay = 0.00>
ST_33 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln453_3)   --->   "%shl_ln1454_3 = shl i63 %shl_ln1454_2, i63 %zext_ln1488_4"   --->   Operation 241 'shl' 'shl_ln1454_3' <Predicate = (!or_ln300 & and_ln453_2 & or_ln453 & !or_ln462)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln453_3)   --->   "%tmp_3 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1454_3, i32 10, i32 61"   --->   Operation 242 'partselect' 'tmp_3' <Predicate = (!or_ln300 & and_ln453_2 & or_ln453 & !or_ln462)> <Delay = 0.00>
ST_33 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln453_3)   --->   "%tmp_6 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1454_1, i32 10, i32 61"   --->   Operation 243 'partselect' 'tmp_6' <Predicate = (!or_ln300 & !and_ln453_2 & or_ln453 & !or_ln462)> <Delay = 0.00>
ST_33 : Operation 244 [1/1] (4.59ns) (out node of the LUT)   --->   "%select_ln453_3 = select i1 %and_ln453_2, i52 %tmp_3, i52 %tmp_6" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 244 'select' 'select_ln453_3' <Predicate = (!or_ln300 & or_ln453 & !or_ln462)> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_3)   --->   "%tmp_10 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1454_2, i32 10, i32 61"   --->   Operation 245 'partselect' 'tmp_10' <Predicate = (icmp_ln453 & !or_ln300 & !or_ln453 & !or_ln462)> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_3)   --->   "%tmp_11 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1454, i32 10, i32 61"   --->   Operation 246 'partselect' 'tmp_11' <Predicate = (!icmp_ln453 & !or_ln300 & !or_ln453 & !or_ln462)> <Delay = 0.00>
ST_33 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_3)   --->   "%select_ln453_4 = select i1 %icmp_ln453, i52 %tmp_10, i52 %tmp_11" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 247 'select' 'select_ln453_4' <Predicate = (!or_ln300 & !or_ln453 & !or_ln462)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_3)   --->   "%select_ln453_5 = select i1 %or_ln453, i52 %select_ln453_3, i52 %select_ln453_4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 248 'select' 'select_ln453_5' <Predicate = (!or_ln300 & !or_ln462)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%and_ln300_2 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 249 'and' 'and_ln300_2' <Predicate = (or_ln300)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%xor_ln300_1 = xor i1 %and_ln300_2, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 250 'xor' 'xor_ln300_1' <Predicate = (or_ln300)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_4 = select i1 %xor_ln300_1, i52 4503599627370495, i52 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 251 'select' 'select_ln300_4' <Predicate = (or_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 252 [1/1] (0.95ns) (out node of the LUT)   --->   "%select_ln300_3 = select i1 %or_ln462, i52 0, i52 %select_ln453_5" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 252 'select' 'select_ln300_3' <Predicate = (!or_ln300)> <Delay = 0.95> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 253 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_sig_V = select i1 %or_ln300, i52 %select_ln300_4, i52 %select_ln300_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 253 'select' 'results_sig_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 254 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %results_sign_V_1, i11 %results_exp_V, i52 %results_sig_V"   --->   Operation 254 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_18" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:526]   --->   Operation 255 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 256 [1/1] (0.00ns)   --->   "%ret_ln316 = ret i64 %bitcast_ln526" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:316]   --->   Operation 256 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read                             (read          ) [ 0000000000000000000000000000000000]
data_V                                (bitcast       ) [ 0000000000000000000000000000000000]
p_Result_11                           (bitselect     ) [ 0111111111100000000000000000000000]
din_exp_V                             (partselect    ) [ 0111111111100000000000000000000000]
din_sig_V                             (trunc         ) [ 0000000000000000000000000000000000]
closepath                             (icmp          ) [ 0111111111100000000000000000000000]
p_Result_12                           (trunc         ) [ 0111100000000000000000000000000000]
add_ln214                             (add           ) [ 0000000000000000000000000000000000]
addr                                  (select        ) [ 0000000000000000000000000000000000]
tmp                                   (partselect    ) [ 0000000000000000000000000000000000]
zext_ln668                            (zext          ) [ 0000000000000000000000000000000000]
ref_4oPi_table_256_V_addr             (getelementptr ) [ 0110000000000000000000000000000000]
trunc_ln628                           (trunc         ) [ 0111000000000000000000000000000000]
icmp_ln1019_1                         (icmp          ) [ 0111111111111111111111111111111111]
table_256_V                           (load          ) [ 0101000000000000000000000000000000]
zext_ln930                            (zext          ) [ 0000000000000000000000000000000000]
r_V_15                                (shl           ) [ 0000000000000000000000000000000000]
Med_V                                 (partselect    ) [ 0100111110000000000000000000000000]
p_Result_13                           (bitconcatenate) [ 0000000000000000000000000000000000]
zext_ln1494                           (zext          ) [ 0100011110000000000000000000000000]
ret_V_5                               (mul           ) [ 0100000001000000000000000000000000]
Mx_bits_V                             (partselect    ) [ 0100000001000000000000000000000000]
k_V                                   (partselect    ) [ 0100000001100000000000000000000000]
tmp_4                                 (bitselect     ) [ 0000000000000000000000000000000000]
xor_ln1027                            (xor           ) [ 0000000000000000000000000000000000]
p_Result_s                            (and           ) [ 0000000000000000000000000000000000]
Mx_bits_V_1                           (sub           ) [ 0000000000000000000000000000000000]
Mx_bits_V_3                           (select        ) [ 0100000000100000000000000000000000]
tmp_1                                 (partselect    ) [ 0000000000000000000000000000000000]
p_Result_14                           (bitconcatenate) [ 0000000000000000000000000000000000]
p_Result_2                            (partselect    ) [ 0000000000000000000000000000000000]
p_Result_15                           (bitconcatenate) [ 0000000000000000000000000000000000]
sext_ln1204                           (sext          ) [ 0000000000000000000000000000000000]
tmp_s                                 (cttz          ) [ 0000000000000000000000000000000000]
Mx_zeros                              (trunc         ) [ 0100000000100000000000000000000000]
Ex_V                                  (add           ) [ 0000000000000000000000000000000000]
select_ln482                          (select        ) [ 0000000000000000000000000000000000]
k_V_1                                 (select        ) [ 0000000000000000000000000000000000]
zext_ln841                            (zext          ) [ 0000000000000000000000000000000000]
zext_ln1454                           (zext          ) [ 0000000000000000000000000000000000]
r                                     (shl           ) [ 0000000000000000000000000000000000]
Mx_V                                  (partselect    ) [ 0100000000011111111111111000000000]
Ex_V_3                                (sub           ) [ 0100000000011111111111111111111110]
isNeg                                 (bitselect     ) [ 0100000000010000000000000000000000]
sin_basis                             (mux           ) [ 0100000000011111111111111111111110]
p_Result_17                           (bitconcatenate) [ 0000000000000000000000000000000000]
tmp_8                                 (mux           ) [ 0000000000000000000000000000000000]
tmp_9                                 (mux           ) [ 0000000000000000000000000000000000]
results_sign_V                        (select        ) [ 0000000000000000000000000000000000]
icmp_ln1019                           (icmp          ) [ 0100000000011111111111111111111111]
and_ln300                             (and           ) [ 0100000000011111111111111111111110]
icmp_ln1019_2                         (icmp          ) [ 0000000000000000000000000000000000]
or_ln300                              (or            ) [ 0100000000011111111111111111111111]
xor_ln300                             (xor           ) [ 0000000000000000000000000000000000]
results_sign_V_1                      (and           ) [ 0100000000011111111111111111111111]
sext_ln1535                           (sext          ) [ 0000000000000000000000000000000000]
sub_ln1512                            (sub           ) [ 0000000000000000000000000000000000]
ush                                   (select        ) [ 0000000000000000000000000000000000]
sext_ln1488                           (sext          ) [ 0000000000000000000000000000000000]
zext_ln1488                           (zext          ) [ 0000000000000000000000000000000000]
r_V                                   (lshr          ) [ 0000000000000000000000000000000000]
r_V_2                                 (shl           ) [ 0000000000000000000000000000000000]
r_V_16                                (select        ) [ 0000000000000000000000000000000000]
tmp_2                                 (partselect    ) [ 0100000000001111000000000000000000]
B_V                                   (trunc         ) [ 0100000000001111110000000000000000]
B_trunc                               (partselect    ) [ 0100000000001000000000000000000000]
zext_ln1271                           (zext          ) [ 0100000000000111111111000000000000]
p_Result_16                           (bitconcatenate) [ 0000000000000000000000000000000000]
zext_ln541                            (zext          ) [ 0100000000000000111110000000000000]
fourth_order_double_sin_cos_K1_V_addr (getelementptr ) [ 0100000000000000100000000000000000]
fourth_order_double_sin_cos_K2_V_addr (getelementptr ) [ 0100000000000000100000000000000000]
r_V_4                                 (mul           ) [ 0000000000000000000000000000000000]
B_squared_V                           (partselect    ) [ 0100000000000000010000000000000000]
fourth_order_double_sin_cos_K1_V_load (load          ) [ 0100000000000000010000000000000000]
fourth_order_double_sin_cos_K2_V_load (load          ) [ 0100000000000000010000000000000000]
zext_ln818                            (zext          ) [ 0100000000000000001111000000000000]
zext_ln1271_1                         (zext          ) [ 0100000000000000001111000000000000]
sext_ln1273                           (sext          ) [ 0100000000000000001111000000000000]
zext_ln1271_2                         (zext          ) [ 0100000000000000001111000000000000]
sext_ln1273_1                         (sext          ) [ 0100000000000000001111000000000000]
fourth_order_double_sin_cos_K0_V_addr (getelementptr ) [ 0100000000000000000001000000000000]
fourth_order_double_sin_cos_K3_V_addr (getelementptr ) [ 0100000000000000000001000000000000]
fourth_order_double_sin_cos_K4_V_addr (getelementptr ) [ 0100000000000000000001000000000000]
r_V_5                                 (mul           ) [ 0000000000000000000000000000000000]
r_V_7                                 (mul           ) [ 0000000000000000000000000000000000]
fourth_order_double_sin_cos_K0_V_load (load          ) [ 0100000000000000000000100000000000]
r_V_9                                 (mul           ) [ 0000000000000000000000000000000000]
rhs_1                                 (partselect    ) [ 0100000000000000000000100000000000]
r_V_10                                (mul           ) [ 0000000000000000000000000000000000]
rhs_2                                 (partselect    ) [ 0100000000000000000000100000000000]
trunc_ln1                             (partselect    ) [ 0100000000000000000000100000000000]
fourth_order_double_sin_cos_K3_V_load (load          ) [ 0100000000000000000000100000000000]
trunc_ln1270_1                        (partselect    ) [ 0100000000000000000000100000000000]
fourth_order_double_sin_cos_K4_V_load (load          ) [ 0100000000000000000000100000000000]
t1_V                                  (bitconcatenate) [ 0000000000000000000000000000000000]
zext_ln1270                           (zext          ) [ 0100000000000000000000010000000000]
zext_ln1273                           (zext          ) [ 0100000000000000000000010000000000]
zext_ln1270_1                         (zext          ) [ 0100000000000000000000010000000000]
zext_ln1273_1                         (zext          ) [ 0100000000000000000000010000000000]
sext_ln813                            (sext          ) [ 0000000000000000000000000000000000]
sext_ln813_1                          (sext          ) [ 0000000000000000000000000000000000]
ret_V_6                               (add           ) [ 0000000000000000000000000000000000]
sext_ln1347                           (sext          ) [ 0000000000000000000000000000000000]
ret_V_7                               (add           ) [ 0100000000000000000000011000000000]
r_V_11                                (mul           ) [ 0000000000000000000000000000000000]
r_V_12                                (mul           ) [ 0000000000000000000000000000000000]
rhs_4                                 (partselect    ) [ 0100000000000000000000001000000000]
trunc_ln2                             (partselect    ) [ 0100000000000000000000001000000000]
Mx_V_2                                (select        ) [ 0100000000000000000000000100000000]
zext_ln1347                           (zext          ) [ 0000000000000000000000000000000000]
ret_V_8                               (add           ) [ 0000000000000000000000000000000000]
zext_ln1347_1                         (zext          ) [ 0000000000000000000000000000000000]
ret_V                                 (add           ) [ 0100000000000000000000000100000000]
zext_ln1270_2                         (zext          ) [ 0100000000000000000000000011110000]
sext_ln1273_2                         (sext          ) [ 0100000000000000000000000011110000]
r_V_14                                (mul           ) [ 0000000000000000000000000000000000]
result_V                              (partselect    ) [ 0100000000000000000000000000001000]
p_Result_s_43                         (partselect    ) [ 0100000000000000000000000000001000]
p_Result_31_1                         (partselect    ) [ 0100000000000000000000000000001100]
p_Result_31_2                         (partselect    ) [ 0100000000000000000000000000001100]
tmp_5                                 (partselect    ) [ 0100000000000000000000000000001110]
p_Result_9                            (bitconcatenate) [ 0000000000000000000000000000000000]
p_Result_1                            (partselect    ) [ 0000000000000000000000000000000000]
tmp_7                                 (cttz          ) [ 0100000000000000000000000000000110]
zext_ln1488_1                         (zext          ) [ 0000000000000000000000000000000000]
shl_ln1454                            (shl           ) [ 0100000000000000000000000000000111]
icmp_ln1653                           (icmp          ) [ 0100000000000000000000000000000110]
p_Result_9_1                          (bitconcatenate) [ 0000000000000000000000000000000000]
p_Result_9_2                          (bitconcatenate) [ 0000000000000000000000000000000000]
p_Result_34_1                         (partselect    ) [ 0000000000000000000000000000000000]
tmp_7_1                               (cttz          ) [ 0000000000000000000000000000000000]
p_Result_34_2                         (partselect    ) [ 0000000000000000000000000000000000]
tmp_7_2                               (cttz          ) [ 0100000000000000000000000000000010]
icmp_ln453                            (icmp          ) [ 0100000000000000000000000000000011]
add_ln451                             (add           ) [ 0100000000000000000000000000000010]
zext_ln1488_2                         (zext          ) [ 0000000000000000000000000000000000]
shl_ln1454_1                          (shl           ) [ 0100000000000000000000000000000011]
icmp_ln453_1                          (icmp          ) [ 0100000000000000000000000000000010]
add_ln451_1                           (add           ) [ 0100000000000000000000000000000010]
icmp_ln453_2                          (icmp          ) [ 0100000000000000000000000000000010]
Ex_V_4                                (select        ) [ 0000000000000000000000000000000000]
p_Result_6                            (bitconcatenate) [ 0000000000000000000000000000000000]
p_Result_34_3                         (partselect    ) [ 0000000000000000000000000000000000]
tmp_7_3                               (cttz          ) [ 0100000000000000000000000000000001]
sext_ln186                            (sext          ) [ 0000000000000000000000000000000000]
zext_ln1488_3                         (zext          ) [ 0000000000000000000000000000000000]
shl_ln1454_2                          (shl           ) [ 0100000000000000000000000000000001]
add_ln451_2                           (add           ) [ 0000000000000000000000000000000000]
xor_ln453                             (xor           ) [ 0000000000000000000000000000000000]
and_ln453                             (and           ) [ 0000000000000000000000000000000000]
and_ln453_1                           (and           ) [ 0000000000000000000000000000000000]
and_ln453_2                           (and           ) [ 0100000000000000000000000000000001]
select_ln453                          (select        ) [ 0000000000000000000000000000000000]
or_ln453                              (or            ) [ 0100000000000000000000000000000001]
select_ln453_1                        (select        ) [ 0000000000000000000000000000000000]
select_ln453_2                        (select        ) [ 0000000000000000000000000000000000]
add_ln461                             (add           ) [ 0000000000000000000000000000000000]
sext_ln461                            (sext          ) [ 0000000000000000000000000000000000]
newexp                                (sub           ) [ 0000000000000000000000000000000000]
tmp_13                                (bitselect     ) [ 0000000000000000000000000000000000]
or_ln462                              (or            ) [ 0100000000000000000000000000000001]
empty                                 (trunc         ) [ 0000000000000000000000000000000000]
select_ln300                          (select        ) [ 0000000000000000000000000000000000]
select_ln300_1                        (select        ) [ 0000000000000000000000000000000000]
results_exp_V                         (select        ) [ 0100000000000000000000000000000001]
specmemcore_ln16                      (specmemcore   ) [ 0000000000000000000000000000000000]
specmemcore_ln17                      (specmemcore   ) [ 0000000000000000000000000000000000]
specmemcore_ln18                      (specmemcore   ) [ 0000000000000000000000000000000000]
specmemcore_ln19                      (specmemcore   ) [ 0000000000000000000000000000000000]
specmemcore_ln20                      (specmemcore   ) [ 0000000000000000000000000000000000]
zext_ln1488_4                         (zext          ) [ 0000000000000000000000000000000000]
shl_ln1454_3                          (shl           ) [ 0000000000000000000000000000000000]
tmp_3                                 (partselect    ) [ 0000000000000000000000000000000000]
tmp_6                                 (partselect    ) [ 0000000000000000000000000000000000]
select_ln453_3                        (select        ) [ 0000000000000000000000000000000000]
tmp_10                                (partselect    ) [ 0000000000000000000000000000000000]
tmp_11                                (partselect    ) [ 0000000000000000000000000000000000]
select_ln453_4                        (select        ) [ 0000000000000000000000000000000000]
select_ln453_5                        (select        ) [ 0000000000000000000000000000000000]
and_ln300_2                           (and           ) [ 0000000000000000000000000000000000]
xor_ln300_1                           (xor           ) [ 0000000000000000000000000000000000]
select_ln300_4                        (select        ) [ 0000000000000000000000000000000000]
select_ln300_3                        (select        ) [ 0000000000000000000000000000000000]
results_sig_V                         (select        ) [ 0000000000000000000000000000000000]
p_Result_18                           (bitconcatenate) [ 0000000000000000000000000000000000]
bitcast_ln526                         (bitcast       ) [ 0000000000000000000000000000000000]
ret_ln316                             (ret           ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i170.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i124.i170.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i170.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i170.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i61.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i62"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i1.i62"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i42.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i59.i4"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i37.i75.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="t_in_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ref_4oPi_table_256_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="256" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_256_V_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_256_V/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="fourth_order_double_sin_cos_K1_V_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="52" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K1_V_addr/15 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K1_V_load/15 "/>
</bind>
</comp>

<comp id="242" class="1004" name="fourth_order_double_sin_cos_K2_V_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="44" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K2_V_addr/15 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K2_V_load/15 "/>
</bind>
</comp>

<comp id="255" class="1004" name="fourth_order_double_sin_cos_K0_V_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="59" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="5"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K0_V_addr/20 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="59" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K0_V_load/20 "/>
</bind>
</comp>

<comp id="268" class="1004" name="fourth_order_double_sin_cos_K3_V_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="33" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="5"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K3_V_addr/20 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="33" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K3_V_load/20 "/>
</bind>
</comp>

<comp id="281" class="1004" name="fourth_order_double_sin_cos_K4_V_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="25" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="5"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K4_V_addr/20 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K4_V_load/20 "/>
</bind>
</comp>

<comp id="294" class="1004" name="data_V_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Result_11_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="0" index="2" bw="7" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="din_exp_V_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="0" index="3" bw="7" slack="0"/>
<pin id="311" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp_V/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="din_sig_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig_V/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="closepath_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_Result_12_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln214_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="11" slack="0"/>
<pin id="333" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="addr_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="11" slack="0"/>
<pin id="339" dir="0" index="2" bw="11" slack="0"/>
<pin id="340" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="11" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="0" index="3" bw="5" slack="0"/>
<pin id="349" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln668_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln668/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln628_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln1019_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="52" slack="0"/>
<pin id="365" dir="0" index="1" bw="52" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln930_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="2"/>
<pin id="371" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln930/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="r_V_15_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="256" slack="1"/>
<pin id="374" dir="0" index="1" bw="7" slack="0"/>
<pin id="375" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_15/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="Med_V_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="170" slack="0"/>
<pin id="379" dir="0" index="1" bw="256" slack="0"/>
<pin id="380" dir="0" index="2" bw="8" slack="0"/>
<pin id="381" dir="0" index="3" bw="9" slack="0"/>
<pin id="382" dir="1" index="4" bw="170" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Result_13_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="53" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="52" slack="3"/>
<pin id="391" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln1494_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="53" slack="0"/>
<pin id="396" dir="1" index="1" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="170" slack="1"/>
<pin id="400" dir="0" index="1" bw="53" slack="0"/>
<pin id="401" dir="1" index="2" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_5/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="Mx_bits_V_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="124" slack="0"/>
<pin id="405" dir="0" index="1" bw="170" slack="0"/>
<pin id="406" dir="0" index="2" bw="7" slack="0"/>
<pin id="407" dir="0" index="3" bw="9" slack="0"/>
<pin id="408" dir="1" index="4" bw="124" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits_V/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="k_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="0" index="1" bw="170" slack="0"/>
<pin id="416" dir="0" index="2" bw="9" slack="0"/>
<pin id="417" dir="0" index="3" bw="9" slack="0"/>
<pin id="418" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_4_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="170" slack="1"/>
<pin id="426" dir="0" index="2" bw="9" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="430" class="1004" name="xor_ln1027_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="8"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1027/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_Result_s_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="Mx_bits_V_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="124" slack="1"/>
<pin id="444" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_V_1/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="Mx_bits_V_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="124" slack="0"/>
<pin id="449" dir="0" index="2" bw="124" slack="1"/>
<pin id="450" dir="1" index="3" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_V_3/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="61" slack="0"/>
<pin id="455" dir="0" index="1" bw="124" slack="0"/>
<pin id="456" dir="0" index="2" bw="7" slack="0"/>
<pin id="457" dir="0" index="3" bw="8" slack="0"/>
<pin id="458" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_Result_14_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="62" slack="0"/>
<pin id="465" dir="0" index="1" bw="61" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_Result_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="62" slack="0"/>
<pin id="473" dir="0" index="1" bw="62" slack="0"/>
<pin id="474" dir="0" index="2" bw="7" slack="0"/>
<pin id="475" dir="0" index="3" bw="1" slack="0"/>
<pin id="476" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_Result_15_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="63" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="62" slack="0"/>
<pin id="485" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln1204_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="63" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1204/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_s_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="0"/>
<pin id="495" dir="0" index="1" bw="63" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="Mx_zeros_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros/9 "/>
</bind>
</comp>

<comp id="505" class="1004" name="Ex_V_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="9"/>
<pin id="507" dir="0" index="1" bw="11" slack="0"/>
<pin id="508" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex_V/10 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln482_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="9"/>
<pin id="512" dir="0" index="1" bw="11" slack="0"/>
<pin id="513" dir="0" index="2" bw="11" slack="0"/>
<pin id="514" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="k_V_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="9"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="0" index="2" bw="3" slack="2"/>
<pin id="521" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_V_1/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln841_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="1"/>
<pin id="525" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln1454_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="1"/>
<pin id="528" dir="1" index="1" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="r_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="124" slack="1"/>
<pin id="531" dir="0" index="1" bw="7" slack="0"/>
<pin id="532" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r/10 "/>
</bind>
</comp>

<comp id="534" class="1004" name="Mx_V_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="63" slack="0"/>
<pin id="536" dir="0" index="1" bw="124" slack="0"/>
<pin id="537" dir="0" index="2" bw="7" slack="0"/>
<pin id="538" dir="0" index="3" bw="8" slack="0"/>
<pin id="539" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/10 "/>
</bind>
</comp>

<comp id="544" class="1004" name="Ex_V_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="0"/>
<pin id="546" dir="0" index="1" bw="7" slack="0"/>
<pin id="547" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V_3/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="isNeg_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="11" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sin_basis_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="0" index="3" bw="1" slack="0"/>
<pin id="563" dir="0" index="4" bw="1" slack="0"/>
<pin id="564" dir="0" index="5" bw="1" slack="0"/>
<pin id="565" dir="0" index="6" bw="1" slack="0"/>
<pin id="566" dir="0" index="7" bw="1" slack="0"/>
<pin id="567" dir="0" index="8" bw="1" slack="0"/>
<pin id="568" dir="0" index="9" bw="3" slack="0"/>
<pin id="569" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="sin_basis/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Result_17_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="9"/>
<pin id="583" dir="0" index="2" bw="3" slack="0"/>
<pin id="584" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_8_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="0" index="3" bw="1" slack="0"/>
<pin id="592" dir="0" index="4" bw="1" slack="0"/>
<pin id="593" dir="0" index="5" bw="1" slack="0"/>
<pin id="594" dir="0" index="6" bw="1" slack="0"/>
<pin id="595" dir="0" index="7" bw="1" slack="0"/>
<pin id="596" dir="0" index="8" bw="1" slack="0"/>
<pin id="597" dir="0" index="9" bw="1" slack="0"/>
<pin id="598" dir="0" index="10" bw="1" slack="0"/>
<pin id="599" dir="0" index="11" bw="1" slack="0"/>
<pin id="600" dir="0" index="12" bw="1" slack="0"/>
<pin id="601" dir="0" index="13" bw="1" slack="0"/>
<pin id="602" dir="0" index="14" bw="1" slack="0"/>
<pin id="603" dir="0" index="15" bw="1" slack="0"/>
<pin id="604" dir="0" index="16" bw="1" slack="0"/>
<pin id="605" dir="0" index="17" bw="4" slack="0"/>
<pin id="606" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_9_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="0" index="3" bw="1" slack="0"/>
<pin id="630" dir="0" index="4" bw="1" slack="0"/>
<pin id="631" dir="0" index="5" bw="1" slack="0"/>
<pin id="632" dir="0" index="6" bw="1" slack="0"/>
<pin id="633" dir="0" index="7" bw="1" slack="0"/>
<pin id="634" dir="0" index="8" bw="1" slack="0"/>
<pin id="635" dir="0" index="9" bw="1" slack="0"/>
<pin id="636" dir="0" index="10" bw="1" slack="0"/>
<pin id="637" dir="0" index="11" bw="1" slack="0"/>
<pin id="638" dir="0" index="12" bw="1" slack="0"/>
<pin id="639" dir="0" index="13" bw="1" slack="0"/>
<pin id="640" dir="0" index="14" bw="1" slack="0"/>
<pin id="641" dir="0" index="15" bw="1" slack="0"/>
<pin id="642" dir="0" index="16" bw="1" slack="0"/>
<pin id="643" dir="0" index="17" bw="4" slack="0"/>
<pin id="644" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="663" class="1004" name="results_sign_V_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="0" index="2" bw="1" slack="0"/>
<pin id="667" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln1019_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="11" slack="9"/>
<pin id="673" dir="0" index="1" bw="11" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="and_ln300_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="9"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/10 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln1019_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="11" slack="9"/>
<pin id="683" dir="0" index="1" bw="11" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_2/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="or_ln300_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="xor_ln300_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln300/10 "/>
</bind>
</comp>

<comp id="698" class="1004" name="results_sign_V_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_V_1/10 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sext_ln1535_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="11" slack="1"/>
<pin id="706" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1535/11 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sub_ln1512_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="11" slack="0"/>
<pin id="710" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/11 "/>
</bind>
</comp>

<comp id="713" class="1004" name="ush_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="0" index="1" bw="12" slack="0"/>
<pin id="716" dir="0" index="2" bw="12" slack="0"/>
<pin id="717" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/11 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sext_ln1488_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="12" slack="0"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln1488_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="12" slack="0"/>
<pin id="726" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/11 "/>
</bind>
</comp>

<comp id="728" class="1004" name="r_V_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="63" slack="1"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/11 "/>
</bind>
</comp>

<comp id="733" class="1004" name="r_V_2_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="63" slack="1"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/11 "/>
</bind>
</comp>

<comp id="738" class="1004" name="r_V_16_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="0" index="1" bw="63" slack="0"/>
<pin id="741" dir="0" index="2" bw="63" slack="0"/>
<pin id="742" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_16/11 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="0" index="1" bw="63" slack="0"/>
<pin id="748" dir="0" index="2" bw="7" slack="0"/>
<pin id="749" dir="0" index="3" bw="7" slack="0"/>
<pin id="750" dir="1" index="4" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="755" class="1004" name="B_V_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="63" slack="0"/>
<pin id="757" dir="1" index="1" bw="56" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B_V/11 "/>
</bind>
</comp>

<comp id="759" class="1004" name="B_trunc_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="49" slack="0"/>
<pin id="761" dir="0" index="1" bw="63" slack="0"/>
<pin id="762" dir="0" index="2" bw="4" slack="0"/>
<pin id="763" dir="0" index="3" bw="7" slack="0"/>
<pin id="764" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/11 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln1271_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="49" slack="1"/>
<pin id="771" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/12 "/>
</bind>
</comp>

<comp id="772" class="1004" name="grp_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="49" slack="0"/>
<pin id="774" dir="0" index="1" bw="49" slack="0"/>
<pin id="775" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/12 "/>
</bind>
</comp>

<comp id="778" class="1004" name="p_Result_16_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="5"/>
<pin id="781" dir="0" index="2" bw="7" slack="4"/>
<pin id="782" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/15 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln541_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="0"/>
<pin id="786" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/15 "/>
</bind>
</comp>

<comp id="790" class="1004" name="B_squared_V_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="49" slack="0"/>
<pin id="792" dir="0" index="1" bw="98" slack="0"/>
<pin id="793" dir="0" index="2" bw="7" slack="0"/>
<pin id="794" dir="0" index="3" bw="8" slack="0"/>
<pin id="795" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared_V/16 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln818_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="49" slack="1"/>
<pin id="802" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/17 "/>
</bind>
</comp>

<comp id="803" class="1004" name="grp_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="49" slack="0"/>
<pin id="805" dir="0" index="1" bw="49" slack="5"/>
<pin id="806" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/17 "/>
</bind>
</comp>

<comp id="808" class="1004" name="grp_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="49" slack="0"/>
<pin id="810" dir="0" index="1" bw="49" slack="0"/>
<pin id="811" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/17 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln1271_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="56" slack="6"/>
<pin id="816" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/17 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln1273_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="52" slack="1"/>
<pin id="819" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/17 "/>
</bind>
</comp>

<comp id="820" class="1004" name="grp_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="56" slack="0"/>
<pin id="822" dir="0" index="1" bw="52" slack="0"/>
<pin id="823" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/17 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln1271_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="49" slack="1"/>
<pin id="828" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_2/17 "/>
</bind>
</comp>

<comp id="829" class="1004" name="sext_ln1273_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="44" slack="1"/>
<pin id="831" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/17 "/>
</bind>
</comp>

<comp id="832" class="1004" name="grp_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="49" slack="0"/>
<pin id="834" dir="0" index="1" bw="44" slack="0"/>
<pin id="835" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/17 "/>
</bind>
</comp>

<comp id="838" class="1004" name="rhs_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="56" slack="0"/>
<pin id="840" dir="0" index="1" bw="108" slack="0"/>
<pin id="841" dir="0" index="2" bw="7" slack="0"/>
<pin id="842" dir="0" index="3" bw="8" slack="0"/>
<pin id="843" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_1/21 "/>
</bind>
</comp>

<comp id="848" class="1004" name="rhs_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="48" slack="0"/>
<pin id="850" dir="0" index="1" bw="93" slack="0"/>
<pin id="851" dir="0" index="2" bw="7" slack="0"/>
<pin id="852" dir="0" index="3" bw="8" slack="0"/>
<pin id="853" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_2/21 "/>
</bind>
</comp>

<comp id="858" class="1004" name="trunc_ln1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="42" slack="0"/>
<pin id="860" dir="0" index="1" bw="98" slack="0"/>
<pin id="861" dir="0" index="2" bw="7" slack="0"/>
<pin id="862" dir="0" index="3" bw="8" slack="0"/>
<pin id="863" dir="1" index="4" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/21 "/>
</bind>
</comp>

<comp id="868" class="1004" name="trunc_ln1270_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="35" slack="0"/>
<pin id="870" dir="0" index="1" bw="98" slack="0"/>
<pin id="871" dir="0" index="2" bw="7" slack="0"/>
<pin id="872" dir="0" index="3" bw="8" slack="0"/>
<pin id="873" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1270_1/21 "/>
</bind>
</comp>

<comp id="878" class="1004" name="t1_V_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="63" slack="0"/>
<pin id="880" dir="0" index="1" bw="59" slack="1"/>
<pin id="881" dir="0" index="2" bw="1" slack="0"/>
<pin id="882" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t1_V/22 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln1270_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="42" slack="1"/>
<pin id="887" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/22 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zext_ln1273_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="33" slack="1"/>
<pin id="890" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/22 "/>
</bind>
</comp>

<comp id="891" class="1004" name="grp_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="42" slack="0"/>
<pin id="893" dir="0" index="1" bw="33" slack="0"/>
<pin id="894" dir="1" index="2" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/22 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln1270_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="35" slack="1"/>
<pin id="899" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_1/22 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln1273_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="25" slack="1"/>
<pin id="902" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/22 "/>
</bind>
</comp>

<comp id="903" class="1004" name="grp_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="35" slack="0"/>
<pin id="905" dir="0" index="1" bw="25" slack="0"/>
<pin id="906" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/22 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sext_ln813_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="63" slack="0"/>
<pin id="911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/22 "/>
</bind>
</comp>

<comp id="913" class="1004" name="sext_ln813_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="56" slack="1"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/22 "/>
</bind>
</comp>

<comp id="916" class="1004" name="ret_V_6_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="63" slack="0"/>
<pin id="918" dir="0" index="1" bw="56" slack="0"/>
<pin id="919" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/22 "/>
</bind>
</comp>

<comp id="922" class="1004" name="sext_ln1347_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="48" slack="1"/>
<pin id="924" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/22 "/>
</bind>
</comp>

<comp id="925" class="1004" name="ret_V_7_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="64" slack="0"/>
<pin id="927" dir="0" index="1" bw="48" slack="0"/>
<pin id="928" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/22 "/>
</bind>
</comp>

<comp id="931" class="1004" name="rhs_4_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="29" slack="0"/>
<pin id="933" dir="0" index="1" bw="60" slack="0"/>
<pin id="934" dir="0" index="2" bw="6" slack="0"/>
<pin id="935" dir="0" index="3" bw="7" slack="0"/>
<pin id="936" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_4/23 "/>
</bind>
</comp>

<comp id="941" class="1004" name="trunc_ln2_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="37" slack="0"/>
<pin id="943" dir="0" index="1" bw="75" slack="0"/>
<pin id="944" dir="0" index="2" bw="7" slack="0"/>
<pin id="945" dir="0" index="3" bw="8" slack="0"/>
<pin id="946" dir="1" index="4" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/23 "/>
</bind>
</comp>

<comp id="951" class="1004" name="Mx_V_2_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="14"/>
<pin id="953" dir="0" index="1" bw="63" slack="14"/>
<pin id="954" dir="0" index="2" bw="63" slack="0"/>
<pin id="955" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_2/24 "/>
</bind>
</comp>

<comp id="957" class="1004" name="zext_ln1347_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="37" slack="1"/>
<pin id="959" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/24 "/>
</bind>
</comp>

<comp id="960" class="1004" name="ret_V_8_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="2"/>
<pin id="962" dir="0" index="1" bw="37" slack="0"/>
<pin id="963" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/24 "/>
</bind>
</comp>

<comp id="965" class="1004" name="zext_ln1347_1_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="29" slack="1"/>
<pin id="967" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_1/24 "/>
</bind>
</comp>

<comp id="968" class="1004" name="ret_V_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="64" slack="0"/>
<pin id="970" dir="0" index="1" bw="29" slack="0"/>
<pin id="971" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/24 "/>
</bind>
</comp>

<comp id="974" class="1004" name="zext_ln1270_2_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="63" slack="1"/>
<pin id="976" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_2/25 "/>
</bind>
</comp>

<comp id="977" class="1004" name="sext_ln1273_2_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="64" slack="1"/>
<pin id="979" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/25 "/>
</bind>
</comp>

<comp id="980" class="1004" name="grp_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="64" slack="0"/>
<pin id="982" dir="0" index="1" bw="63" slack="0"/>
<pin id="983" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/25 "/>
</bind>
</comp>

<comp id="986" class="1004" name="result_V_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="63" slack="0"/>
<pin id="988" dir="0" index="1" bw="126" slack="0"/>
<pin id="989" dir="0" index="2" bw="7" slack="0"/>
<pin id="990" dir="0" index="3" bw="8" slack="0"/>
<pin id="991" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/29 "/>
</bind>
</comp>

<comp id="996" class="1004" name="p_Result_s_43_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="0"/>
<pin id="998" dir="0" index="1" bw="126" slack="0"/>
<pin id="999" dir="0" index="2" bw="8" slack="0"/>
<pin id="1000" dir="0" index="3" bw="8" slack="0"/>
<pin id="1001" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_43/29 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="p_Result_31_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="0"/>
<pin id="1008" dir="0" index="1" bw="126" slack="0"/>
<pin id="1009" dir="0" index="2" bw="8" slack="0"/>
<pin id="1010" dir="0" index="3" bw="8" slack="0"/>
<pin id="1011" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_31_1/29 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="p_Result_31_2_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="16" slack="0"/>
<pin id="1018" dir="0" index="1" bw="126" slack="0"/>
<pin id="1019" dir="0" index="2" bw="8" slack="0"/>
<pin id="1020" dir="0" index="3" bw="8" slack="0"/>
<pin id="1021" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_31_2/29 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_5_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="15" slack="0"/>
<pin id="1028" dir="0" index="1" bw="126" slack="0"/>
<pin id="1029" dir="0" index="2" bw="7" slack="0"/>
<pin id="1030" dir="0" index="3" bw="8" slack="0"/>
<pin id="1031" dir="1" index="4" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/29 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="p_Result_9_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="0"/>
<pin id="1038" dir="0" index="1" bw="16" slack="1"/>
<pin id="1039" dir="0" index="2" bw="16" slack="0"/>
<pin id="1040" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/30 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="p_Result_1_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="0"/>
<pin id="1045" dir="0" index="1" bw="32" slack="0"/>
<pin id="1046" dir="0" index="2" bw="6" slack="0"/>
<pin id="1047" dir="0" index="3" bw="1" slack="0"/>
<pin id="1048" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/30 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_7_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="0"/>
<pin id="1055" dir="0" index="1" bw="32" slack="0"/>
<pin id="1056" dir="0" index="2" bw="1" slack="0"/>
<pin id="1057" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_7/30 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="zext_ln1488_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="0"/>
<pin id="1063" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/30 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="shl_ln1454_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="63" slack="1"/>
<pin id="1067" dir="0" index="1" bw="32" slack="0"/>
<pin id="1068" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454/30 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="icmp_ln1653_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="63" slack="1"/>
<pin id="1072" dir="0" index="1" bw="63" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/30 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="p_Result_9_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="0"/>
<pin id="1077" dir="0" index="1" bw="16" slack="2"/>
<pin id="1078" dir="0" index="2" bw="16" slack="0"/>
<pin id="1079" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9_1/31 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="p_Result_9_2_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="0"/>
<pin id="1084" dir="0" index="1" bw="16" slack="2"/>
<pin id="1085" dir="0" index="2" bw="16" slack="0"/>
<pin id="1086" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9_2/31 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="p_Result_34_1_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="0"/>
<pin id="1091" dir="0" index="1" bw="32" slack="0"/>
<pin id="1092" dir="0" index="2" bw="6" slack="0"/>
<pin id="1093" dir="0" index="3" bw="1" slack="0"/>
<pin id="1094" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_34_1/31 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_7_1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="0"/>
<pin id="1101" dir="0" index="1" bw="32" slack="0"/>
<pin id="1102" dir="0" index="2" bw="1" slack="0"/>
<pin id="1103" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_7_1/31 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="p_Result_34_2_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="0"/>
<pin id="1109" dir="0" index="1" bw="32" slack="0"/>
<pin id="1110" dir="0" index="2" bw="6" slack="0"/>
<pin id="1111" dir="0" index="3" bw="1" slack="0"/>
<pin id="1112" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_34_2/31 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="tmp_7_2_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="0"/>
<pin id="1119" dir="0" index="1" bw="32" slack="0"/>
<pin id="1120" dir="0" index="2" bw="1" slack="0"/>
<pin id="1121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_7_2/31 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="icmp_ln453_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="1"/>
<pin id="1127" dir="0" index="1" bw="32" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453/31 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="add_ln451_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="6" slack="0"/>
<pin id="1133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451/31 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="zext_ln1488_2_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="0"/>
<pin id="1138" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/31 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="shl_ln1454_1_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="63" slack="1"/>
<pin id="1142" dir="0" index="1" bw="32" slack="0"/>
<pin id="1143" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_1/31 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="icmp_ln453_1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="0"/>
<pin id="1147" dir="0" index="1" bw="32" slack="0"/>
<pin id="1148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453_1/31 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="add_ln451_1_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="0"/>
<pin id="1153" dir="0" index="1" bw="32" slack="0"/>
<pin id="1154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451_1/31 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="icmp_ln453_2_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="0"/>
<pin id="1159" dir="0" index="1" bw="32" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453_2/31 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="Ex_V_4_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="22"/>
<pin id="1165" dir="0" index="1" bw="11" slack="22"/>
<pin id="1166" dir="0" index="2" bw="11" slack="0"/>
<pin id="1167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_V_4/32 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="p_Result_6_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="0"/>
<pin id="1171" dir="0" index="1" bw="15" slack="3"/>
<pin id="1172" dir="0" index="2" bw="17" slack="0"/>
<pin id="1173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/32 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="p_Result_34_3_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="0"/>
<pin id="1178" dir="0" index="1" bw="32" slack="0"/>
<pin id="1179" dir="0" index="2" bw="6" slack="0"/>
<pin id="1180" dir="0" index="3" bw="1" slack="0"/>
<pin id="1181" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_34_3/32 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_7_3_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="0"/>
<pin id="1188" dir="0" index="1" bw="32" slack="0"/>
<pin id="1189" dir="0" index="2" bw="1" slack="0"/>
<pin id="1190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_7_3/32 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="sext_ln186_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="11" slack="0"/>
<pin id="1196" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/32 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="zext_ln1488_3_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="1"/>
<pin id="1200" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_3/32 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="shl_ln1454_2_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="63" slack="1"/>
<pin id="1203" dir="0" index="1" bw="32" slack="0"/>
<pin id="1204" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_2/32 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="add_ln451_2_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="0"/>
<pin id="1208" dir="0" index="1" bw="32" slack="1"/>
<pin id="1209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451_2/32 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="xor_ln453_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="1"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln453/32 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="and_ln453_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="1"/>
<pin id="1218" dir="0" index="1" bw="1" slack="0"/>
<pin id="1219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453/32 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="and_ln453_1_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="1"/>
<pin id="1223" dir="0" index="1" bw="1" slack="1"/>
<pin id="1224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453_1/32 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="and_ln453_2_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="1"/>
<pin id="1228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453_2/32 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="select_ln453_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="0"/>
<pin id="1232" dir="0" index="1" bw="32" slack="0"/>
<pin id="1233" dir="0" index="2" bw="32" slack="1"/>
<pin id="1234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453/32 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="or_ln453_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln453/32 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="select_ln453_1_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="0" index="1" bw="32" slack="1"/>
<pin id="1246" dir="0" index="2" bw="32" slack="2"/>
<pin id="1247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_1/32 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="select_ln453_2_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="0" index="1" bw="32" slack="0"/>
<pin id="1251" dir="0" index="2" bw="32" slack="0"/>
<pin id="1252" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_2/32 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="add_ln461_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="11" slack="0"/>
<pin id="1258" dir="0" index="1" bw="11" slack="0"/>
<pin id="1259" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln461/32 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="sext_ln461_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="12" slack="0"/>
<pin id="1264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln461/32 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="newexp_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="12" slack="0"/>
<pin id="1268" dir="0" index="1" bw="32" slack="0"/>
<pin id="1269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/32 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="tmp_13_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="0"/>
<pin id="1274" dir="0" index="1" bw="32" slack="0"/>
<pin id="1275" dir="0" index="2" bw="6" slack="0"/>
<pin id="1276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/32 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="or_ln462_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="0"/>
<pin id="1282" dir="0" index="1" bw="1" slack="2"/>
<pin id="1283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln462/32 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="empty_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="0"/>
<pin id="1287" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/32 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="select_ln300_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="22"/>
<pin id="1291" dir="0" index="1" bw="11" slack="0"/>
<pin id="1292" dir="0" index="2" bw="11" slack="0"/>
<pin id="1293" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300/32 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="select_ln300_1_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="0"/>
<pin id="1298" dir="0" index="1" bw="11" slack="0"/>
<pin id="1299" dir="0" index="2" bw="11" slack="0"/>
<pin id="1300" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_1/32 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="results_exp_V_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="22"/>
<pin id="1306" dir="0" index="1" bw="11" slack="0"/>
<pin id="1307" dir="0" index="2" bw="11" slack="0"/>
<pin id="1308" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V/32 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="zext_ln1488_4_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="1"/>
<pin id="1313" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_4/33 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="shl_ln1454_3_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="63" slack="1"/>
<pin id="1316" dir="0" index="1" bw="32" slack="0"/>
<pin id="1317" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_3/33 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="tmp_3_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="52" slack="0"/>
<pin id="1321" dir="0" index="1" bw="63" slack="0"/>
<pin id="1322" dir="0" index="2" bw="5" slack="0"/>
<pin id="1323" dir="0" index="3" bw="7" slack="0"/>
<pin id="1324" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/33 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="tmp_6_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="52" slack="0"/>
<pin id="1331" dir="0" index="1" bw="63" slack="2"/>
<pin id="1332" dir="0" index="2" bw="5" slack="0"/>
<pin id="1333" dir="0" index="3" bw="7" slack="0"/>
<pin id="1334" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/33 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="select_ln453_3_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="1"/>
<pin id="1340" dir="0" index="1" bw="52" slack="0"/>
<pin id="1341" dir="0" index="2" bw="52" slack="0"/>
<pin id="1342" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_3/33 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="tmp_10_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="52" slack="0"/>
<pin id="1347" dir="0" index="1" bw="63" slack="1"/>
<pin id="1348" dir="0" index="2" bw="5" slack="0"/>
<pin id="1349" dir="0" index="3" bw="7" slack="0"/>
<pin id="1350" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/33 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="tmp_11_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="52" slack="0"/>
<pin id="1356" dir="0" index="1" bw="63" slack="3"/>
<pin id="1357" dir="0" index="2" bw="5" slack="0"/>
<pin id="1358" dir="0" index="3" bw="7" slack="0"/>
<pin id="1359" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/33 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="select_ln453_4_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="2"/>
<pin id="1365" dir="0" index="1" bw="52" slack="0"/>
<pin id="1366" dir="0" index="2" bw="52" slack="0"/>
<pin id="1367" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_4/33 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="select_ln453_5_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="1"/>
<pin id="1372" dir="0" index="1" bw="52" slack="0"/>
<pin id="1373" dir="0" index="2" bw="52" slack="0"/>
<pin id="1374" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_5/33 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="and_ln300_2_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="23"/>
<pin id="1379" dir="0" index="1" bw="1" slack="32"/>
<pin id="1380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300_2/33 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="xor_ln300_1_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="0"/>
<pin id="1383" dir="0" index="1" bw="1" slack="0"/>
<pin id="1384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln300_1/33 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="select_ln300_4_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="0"/>
<pin id="1389" dir="0" index="1" bw="52" slack="0"/>
<pin id="1390" dir="0" index="2" bw="52" slack="0"/>
<pin id="1391" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_4/33 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="select_ln300_3_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="1"/>
<pin id="1397" dir="0" index="1" bw="52" slack="0"/>
<pin id="1398" dir="0" index="2" bw="52" slack="0"/>
<pin id="1399" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_3/33 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="results_sig_V_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="23"/>
<pin id="1404" dir="0" index="1" bw="52" slack="0"/>
<pin id="1405" dir="0" index="2" bw="52" slack="0"/>
<pin id="1406" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sig_V/33 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="p_Result_18_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="64" slack="0"/>
<pin id="1411" dir="0" index="1" bw="1" slack="23"/>
<pin id="1412" dir="0" index="2" bw="11" slack="1"/>
<pin id="1413" dir="0" index="3" bw="52" slack="0"/>
<pin id="1414" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/33 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="bitcast_ln526_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="64" slack="0"/>
<pin id="1419" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526/33 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="p_Result_11_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="9"/>
<pin id="1423" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="din_exp_V_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="11" slack="9"/>
<pin id="1428" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="din_exp_V "/>
</bind>
</comp>

<comp id="1433" class="1005" name="closepath_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="7"/>
<pin id="1435" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1440" class="1005" name="p_Result_12_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="52" slack="3"/>
<pin id="1442" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="ref_4oPi_table_256_V_addr_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="4" slack="1"/>
<pin id="1447" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_256_V_addr "/>
</bind>
</comp>

<comp id="1450" class="1005" name="trunc_ln628_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="7" slack="2"/>
<pin id="1452" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="icmp_ln1019_1_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="9"/>
<pin id="1457" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln1019_1 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="table_256_V_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="256" slack="1"/>
<pin id="1463" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="table_256_V "/>
</bind>
</comp>

<comp id="1466" class="1005" name="Med_V_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="170" slack="1"/>
<pin id="1468" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1471" class="1005" name="zext_ln1494_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="170" slack="1"/>
<pin id="1473" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="ret_V_5_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="170" slack="1"/>
<pin id="1478" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="Mx_bits_V_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="124" slack="1"/>
<pin id="1483" dir="1" index="1" bw="124" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V "/>
</bind>
</comp>

<comp id="1487" class="1005" name="k_V_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="3" slack="2"/>
<pin id="1489" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="1492" class="1005" name="Mx_bits_V_3_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="124" slack="1"/>
<pin id="1494" dir="1" index="1" bw="124" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V_3 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="Mx_zeros_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="7" slack="1"/>
<pin id="1499" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Mx_zeros "/>
</bind>
</comp>

<comp id="1503" class="1005" name="Mx_V_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="63" slack="1"/>
<pin id="1505" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1510" class="1005" name="Ex_V_3_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="11" slack="1"/>
<pin id="1512" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V_3 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="isNeg_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="1" slack="1"/>
<pin id="1518" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1522" class="1005" name="sin_basis_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="5"/>
<pin id="1524" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="sin_basis "/>
</bind>
</comp>

<comp id="1529" class="1005" name="icmp_ln1019_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="1" slack="23"/>
<pin id="1531" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="and_ln300_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="1" slack="22"/>
<pin id="1536" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="and_ln300 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="or_ln300_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="1" slack="20"/>
<pin id="1541" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="or_ln300 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="results_sign_V_1_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="1" slack="23"/>
<pin id="1547" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="results_sign_V_1 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="tmp_2_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="7" slack="4"/>
<pin id="1552" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="B_V_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="56" slack="6"/>
<pin id="1557" dir="1" index="1" bw="56" slack="6"/>
</pin_list>
<bind>
<opset="B_V "/>
</bind>
</comp>

<comp id="1560" class="1005" name="B_trunc_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="49" slack="1"/>
<pin id="1562" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc "/>
</bind>
</comp>

<comp id="1565" class="1005" name="zext_ln1271_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="98" slack="1"/>
<pin id="1567" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="zext_ln541_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="64" slack="5"/>
<pin id="1574" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln541 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="fourth_order_double_sin_cos_K1_V_addr_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="8" slack="1"/>
<pin id="1581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K1_V_addr "/>
</bind>
</comp>

<comp id="1584" class="1005" name="fourth_order_double_sin_cos_K2_V_addr_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="8" slack="1"/>
<pin id="1586" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K2_V_addr "/>
</bind>
</comp>

<comp id="1589" class="1005" name="B_squared_V_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="49" slack="1"/>
<pin id="1591" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_squared_V "/>
</bind>
</comp>

<comp id="1595" class="1005" name="fourth_order_double_sin_cos_K1_V_load_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="52" slack="1"/>
<pin id="1597" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K1_V_load "/>
</bind>
</comp>

<comp id="1600" class="1005" name="fourth_order_double_sin_cos_K2_V_load_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="44" slack="1"/>
<pin id="1602" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K2_V_load "/>
</bind>
</comp>

<comp id="1605" class="1005" name="zext_ln818_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="98" slack="1"/>
<pin id="1607" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln818 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="zext_ln1271_1_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="108" slack="1"/>
<pin id="1614" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_1 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="sext_ln1273_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="108" slack="1"/>
<pin id="1619" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="zext_ln1271_2_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="93" slack="1"/>
<pin id="1624" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_2 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="sext_ln1273_1_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="93" slack="1"/>
<pin id="1629" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_1 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="fourth_order_double_sin_cos_K0_V_addr_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="8" slack="1"/>
<pin id="1634" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K0_V_addr "/>
</bind>
</comp>

<comp id="1637" class="1005" name="fourth_order_double_sin_cos_K3_V_addr_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="8" slack="1"/>
<pin id="1639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K3_V_addr "/>
</bind>
</comp>

<comp id="1642" class="1005" name="fourth_order_double_sin_cos_K4_V_addr_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="8" slack="1"/>
<pin id="1644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K4_V_addr "/>
</bind>
</comp>

<comp id="1647" class="1005" name="fourth_order_double_sin_cos_K0_V_load_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="59" slack="1"/>
<pin id="1649" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K0_V_load "/>
</bind>
</comp>

<comp id="1652" class="1005" name="rhs_1_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="56" slack="1"/>
<pin id="1654" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="rhs_2_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="48" slack="1"/>
<pin id="1659" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="rhs_2 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="trunc_ln1_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="42" slack="1"/>
<pin id="1664" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="fourth_order_double_sin_cos_K3_V_load_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="33" slack="1"/>
<pin id="1669" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K3_V_load "/>
</bind>
</comp>

<comp id="1672" class="1005" name="trunc_ln1270_1_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="35" slack="1"/>
<pin id="1674" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1270_1 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="fourth_order_double_sin_cos_K4_V_load_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="25" slack="1"/>
<pin id="1679" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K4_V_load "/>
</bind>
</comp>

<comp id="1682" class="1005" name="zext_ln1270_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="75" slack="1"/>
<pin id="1684" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="zext_ln1273_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="75" slack="1"/>
<pin id="1689" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="zext_ln1270_1_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="60" slack="1"/>
<pin id="1694" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_1 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="zext_ln1273_1_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="60" slack="1"/>
<pin id="1699" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_1 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="ret_V_7_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="64" slack="2"/>
<pin id="1704" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="rhs_4_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="29" slack="1"/>
<pin id="1709" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="rhs_4 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="trunc_ln2_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="37" slack="1"/>
<pin id="1714" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="Mx_V_2_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="63" slack="1"/>
<pin id="1719" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V_2 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="ret_V_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="64" slack="1"/>
<pin id="1724" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1727" class="1005" name="zext_ln1270_2_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="126" slack="1"/>
<pin id="1729" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_2 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="sext_ln1273_2_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="126" slack="1"/>
<pin id="1734" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_2 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="result_V_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="63" slack="1"/>
<pin id="1739" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1743" class="1005" name="p_Result_s_43_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="16" slack="1"/>
<pin id="1745" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_43 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="p_Result_31_1_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="16" slack="2"/>
<pin id="1750" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_31_1 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="p_Result_31_2_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="16" slack="2"/>
<pin id="1755" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_31_2 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="tmp_5_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="15" slack="3"/>
<pin id="1760" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="tmp_7_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="32" slack="1"/>
<pin id="1765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="shl_ln1454_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="63" slack="1"/>
<pin id="1771" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1454 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="icmp_ln1653_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="1" slack="2"/>
<pin id="1777" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1653 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="tmp_7_2_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="32" slack="1"/>
<pin id="1782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_2 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="icmp_ln453_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="1" slack="1"/>
<pin id="1787" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln453 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="add_ln451_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="32" slack="1"/>
<pin id="1795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln451 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="shl_ln1454_1_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="63" slack="1"/>
<pin id="1800" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1454_1 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="icmp_ln453_1_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="1" slack="1"/>
<pin id="1806" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln453_1 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="add_ln451_1_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="32" slack="1"/>
<pin id="1812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln451_1 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="icmp_ln453_2_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="1" slack="1"/>
<pin id="1818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln453_2 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="tmp_7_3_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="32" slack="1"/>
<pin id="1823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_3 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="shl_ln1454_2_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="63" slack="1"/>
<pin id="1828" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1454_2 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="and_ln453_2_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="1" slack="1"/>
<pin id="1834" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln453_2 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="or_ln453_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="1" slack="1"/>
<pin id="1839" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln453 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="or_ln462_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="1" slack="1"/>
<pin id="1844" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln462 "/>
</bind>
</comp>

<comp id="1847" class="1005" name="results_exp_V_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="11" slack="1"/>
<pin id="1849" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="results_exp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="214"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="210" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="312"><net_src comp="20" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="294" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="22" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="319"><net_src comp="294" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="306" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="294" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="306" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="320" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="30" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="330" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="336" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="344" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="362"><net_src comp="336" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="316" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="376"><net_src comp="369" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="42" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="372" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="52" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="398" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="56" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="419"><net_src comp="58" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="398" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="60" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="62" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="60" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="50" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="423" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="66" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="435" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="459"><net_src comp="68" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="446" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="18" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="70" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="468"><net_src comp="72" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="453" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="50" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="463" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="76" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="78" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="486"><net_src comp="80" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="471" pin="4"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="82" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="50" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="84" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="86" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="88" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="533"><net_src comp="526" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="90" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="529" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="76" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="70" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="548"><net_src comp="510" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="523" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="92" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="544" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="36" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="570"><net_src comp="94" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="571"><net_src comp="96" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="572"><net_src comp="50" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="573"><net_src comp="50" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="574"><net_src comp="96" pin="0"/><net_sink comp="558" pin=4"/></net>

<net id="575"><net_src comp="96" pin="0"/><net_sink comp="558" pin=5"/></net>

<net id="576"><net_src comp="50" pin="0"/><net_sink comp="558" pin=6"/></net>

<net id="577"><net_src comp="50" pin="0"/><net_sink comp="558" pin=7"/></net>

<net id="578"><net_src comp="96" pin="0"/><net_sink comp="558" pin=8"/></net>

<net id="579"><net_src comp="517" pin="3"/><net_sink comp="558" pin=9"/></net>

<net id="585"><net_src comp="98" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="517" pin="3"/><net_sink comp="580" pin=2"/></net>

<net id="607"><net_src comp="100" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="608"><net_src comp="96" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="609"><net_src comp="96" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="610"><net_src comp="50" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="611"><net_src comp="96" pin="0"/><net_sink comp="587" pin=4"/></net>

<net id="612"><net_src comp="50" pin="0"/><net_sink comp="587" pin=5"/></net>

<net id="613"><net_src comp="50" pin="0"/><net_sink comp="587" pin=6"/></net>

<net id="614"><net_src comp="96" pin="0"/><net_sink comp="587" pin=7"/></net>

<net id="615"><net_src comp="50" pin="0"/><net_sink comp="587" pin=8"/></net>

<net id="616"><net_src comp="50" pin="0"/><net_sink comp="587" pin=9"/></net>

<net id="617"><net_src comp="96" pin="0"/><net_sink comp="587" pin=10"/></net>

<net id="618"><net_src comp="50" pin="0"/><net_sink comp="587" pin=11"/></net>

<net id="619"><net_src comp="50" pin="0"/><net_sink comp="587" pin=12"/></net>

<net id="620"><net_src comp="96" pin="0"/><net_sink comp="587" pin=13"/></net>

<net id="621"><net_src comp="50" pin="0"/><net_sink comp="587" pin=14"/></net>

<net id="622"><net_src comp="96" pin="0"/><net_sink comp="587" pin=15"/></net>

<net id="623"><net_src comp="96" pin="0"/><net_sink comp="587" pin=16"/></net>

<net id="624"><net_src comp="580" pin="3"/><net_sink comp="587" pin=17"/></net>

<net id="645"><net_src comp="100" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="646"><net_src comp="96" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="647"><net_src comp="96" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="648"><net_src comp="96" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="649"><net_src comp="50" pin="0"/><net_sink comp="625" pin=4"/></net>

<net id="650"><net_src comp="50" pin="0"/><net_sink comp="625" pin=5"/></net>

<net id="651"><net_src comp="50" pin="0"/><net_sink comp="625" pin=6"/></net>

<net id="652"><net_src comp="50" pin="0"/><net_sink comp="625" pin=7"/></net>

<net id="653"><net_src comp="96" pin="0"/><net_sink comp="625" pin=8"/></net>

<net id="654"><net_src comp="96" pin="0"/><net_sink comp="625" pin=9"/></net>

<net id="655"><net_src comp="50" pin="0"/><net_sink comp="625" pin=10"/></net>

<net id="656"><net_src comp="50" pin="0"/><net_sink comp="625" pin=11"/></net>

<net id="657"><net_src comp="50" pin="0"/><net_sink comp="625" pin=12"/></net>

<net id="658"><net_src comp="50" pin="0"/><net_sink comp="625" pin=13"/></net>

<net id="659"><net_src comp="96" pin="0"/><net_sink comp="625" pin=14"/></net>

<net id="660"><net_src comp="96" pin="0"/><net_sink comp="625" pin=15"/></net>

<net id="661"><net_src comp="96" pin="0"/><net_sink comp="625" pin=16"/></net>

<net id="662"><net_src comp="580" pin="3"/><net_sink comp="625" pin=17"/></net>

<net id="668"><net_src comp="558" pin="10"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="587" pin="18"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="625" pin="18"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="86" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="102" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="676" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="50" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="663" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="711"><net_src comp="104" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="719"><net_src comp="704" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="723"><net_src comp="713" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="724" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="728" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="744"><net_src comp="733" pin="2"/><net_sink comp="738" pin=2"/></net>

<net id="751"><net_src comp="106" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="738" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="108" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="24" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="758"><net_src comp="738" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="765"><net_src comp="110" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="738" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="34" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="112" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="769" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="114" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="778" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="796"><net_src comp="116" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="772" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="118" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="799"><net_src comp="120" pin="0"/><net_sink comp="790" pin=3"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="800" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="800" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="824"><net_src comp="814" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="836"><net_src comp="826" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="844"><net_src comp="122" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="820" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="846"><net_src comp="22" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="847"><net_src comp="124" pin="0"/><net_sink comp="838" pin=3"/></net>

<net id="854"><net_src comp="126" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="832" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="128" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="857"><net_src comp="130" pin="0"/><net_sink comp="848" pin=3"/></net>

<net id="864"><net_src comp="132" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="803" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="108" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="867"><net_src comp="120" pin="0"/><net_sink comp="858" pin=3"/></net>

<net id="874"><net_src comp="134" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="808" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="18" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="877"><net_src comp="120" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="883"><net_src comp="136" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="138" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="895"><net_src comp="885" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="888" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="907"><net_src comp="897" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="912"><net_src comp="878" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="920"><net_src comp="909" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="913" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="929"><net_src comp="916" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="922" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="937"><net_src comp="140" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="903" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="939"><net_src comp="142" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="940"><net_src comp="144" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="947"><net_src comp="146" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="891" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="949"><net_src comp="148" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="950"><net_src comp="150" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="956"><net_src comp="152" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="964"><net_src comp="957" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="972"><net_src comp="960" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="965" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="984"><net_src comp="977" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="974" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="992"><net_src comp="154" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="980" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="994"><net_src comp="18" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="995"><net_src comp="156" pin="0"/><net_sink comp="986" pin=3"/></net>

<net id="1002"><net_src comp="158" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="980" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1004"><net_src comp="160" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1005"><net_src comp="156" pin="0"/><net_sink comp="996" pin=3"/></net>

<net id="1012"><net_src comp="158" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="980" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1014"><net_src comp="162" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1015"><net_src comp="164" pin="0"/><net_sink comp="1006" pin=3"/></net>

<net id="1022"><net_src comp="158" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="980" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1024"><net_src comp="166" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1025"><net_src comp="168" pin="0"/><net_sink comp="1016" pin=3"/></net>

<net id="1032"><net_src comp="170" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="980" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="18" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1035"><net_src comp="172" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1041"><net_src comp="174" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="176" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1049"><net_src comp="178" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="1036" pin="3"/><net_sink comp="1043" pin=1"/></net>

<net id="1051"><net_src comp="142" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1052"><net_src comp="78" pin="0"/><net_sink comp="1043" pin=3"/></net>

<net id="1058"><net_src comp="180" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="1043" pin="4"/><net_sink comp="1053" pin=1"/></net>

<net id="1060"><net_src comp="50" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1064"><net_src comp="1053" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1069"><net_src comp="1061" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1074"><net_src comp="182" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="174" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="176" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1087"><net_src comp="174" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1088"><net_src comp="176" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1095"><net_src comp="178" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="1075" pin="3"/><net_sink comp="1089" pin=1"/></net>

<net id="1097"><net_src comp="142" pin="0"/><net_sink comp="1089" pin=2"/></net>

<net id="1098"><net_src comp="78" pin="0"/><net_sink comp="1089" pin=3"/></net>

<net id="1104"><net_src comp="180" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="1089" pin="4"/><net_sink comp="1099" pin=1"/></net>

<net id="1106"><net_src comp="50" pin="0"/><net_sink comp="1099" pin=2"/></net>

<net id="1113"><net_src comp="178" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="1082" pin="3"/><net_sink comp="1107" pin=1"/></net>

<net id="1115"><net_src comp="142" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1116"><net_src comp="78" pin="0"/><net_sink comp="1107" pin=3"/></net>

<net id="1122"><net_src comp="180" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="1107" pin="4"/><net_sink comp="1117" pin=1"/></net>

<net id="1124"><net_src comp="50" pin="0"/><net_sink comp="1117" pin=2"/></net>

<net id="1129"><net_src comp="184" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1134"><net_src comp="1099" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="184" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1139"><net_src comp="1099" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1144"><net_src comp="1136" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1149"><net_src comp="1099" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="184" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="1117" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="1130" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1161"><net_src comp="1117" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="184" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1168"><net_src comp="86" pin="0"/><net_sink comp="1163" pin=2"/></net>

<net id="1174"><net_src comp="186" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1175"><net_src comp="188" pin="0"/><net_sink comp="1169" pin=2"/></net>

<net id="1182"><net_src comp="178" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1183"><net_src comp="1169" pin="3"/><net_sink comp="1176" pin=1"/></net>

<net id="1184"><net_src comp="142" pin="0"/><net_sink comp="1176" pin=2"/></net>

<net id="1185"><net_src comp="78" pin="0"/><net_sink comp="1176" pin=3"/></net>

<net id="1191"><net_src comp="180" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1192"><net_src comp="1176" pin="4"/><net_sink comp="1186" pin=1"/></net>

<net id="1193"><net_src comp="50" pin="0"/><net_sink comp="1186" pin=2"/></net>

<net id="1197"><net_src comp="1163" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1205"><net_src comp="1198" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1210"><net_src comp="1186" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1215"><net_src comp="50" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1220"><net_src comp="1211" pin="2"/><net_sink comp="1216" pin=1"/></net>

<net id="1229"><net_src comp="1221" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1235"><net_src comp="1225" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1236"><net_src comp="1206" pin="2"/><net_sink comp="1230" pin=1"/></net>

<net id="1241"><net_src comp="1225" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="1216" pin="2"/><net_sink comp="1237" pin=1"/></net>

<net id="1253"><net_src comp="1237" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1254"><net_src comp="1230" pin="3"/><net_sink comp="1248" pin=1"/></net>

<net id="1255"><net_src comp="1243" pin="3"/><net_sink comp="1248" pin=2"/></net>

<net id="1260"><net_src comp="1194" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="190" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1265"><net_src comp="1256" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1270"><net_src comp="1262" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="1248" pin="3"/><net_sink comp="1266" pin=1"/></net>

<net id="1277"><net_src comp="192" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1278"><net_src comp="1266" pin="2"/><net_sink comp="1272" pin=1"/></net>

<net id="1279"><net_src comp="142" pin="0"/><net_sink comp="1272" pin=2"/></net>

<net id="1284"><net_src comp="1272" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1288"><net_src comp="1266" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1294"><net_src comp="194" pin="0"/><net_sink comp="1289" pin=1"/></net>

<net id="1295"><net_src comp="102" pin="0"/><net_sink comp="1289" pin=2"/></net>

<net id="1301"><net_src comp="1280" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1302"><net_src comp="86" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1303"><net_src comp="1285" pin="1"/><net_sink comp="1296" pin=2"/></net>

<net id="1309"><net_src comp="1289" pin="3"/><net_sink comp="1304" pin=1"/></net>

<net id="1310"><net_src comp="1296" pin="3"/><net_sink comp="1304" pin=2"/></net>

<net id="1318"><net_src comp="1311" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1325"><net_src comp="204" pin="0"/><net_sink comp="1319" pin=0"/></net>

<net id="1326"><net_src comp="1314" pin="2"/><net_sink comp="1319" pin=1"/></net>

<net id="1327"><net_src comp="36" pin="0"/><net_sink comp="1319" pin=2"/></net>

<net id="1328"><net_src comp="76" pin="0"/><net_sink comp="1319" pin=3"/></net>

<net id="1335"><net_src comp="204" pin="0"/><net_sink comp="1329" pin=0"/></net>

<net id="1336"><net_src comp="36" pin="0"/><net_sink comp="1329" pin=2"/></net>

<net id="1337"><net_src comp="76" pin="0"/><net_sink comp="1329" pin=3"/></net>

<net id="1343"><net_src comp="1319" pin="4"/><net_sink comp="1338" pin=1"/></net>

<net id="1344"><net_src comp="1329" pin="4"/><net_sink comp="1338" pin=2"/></net>

<net id="1351"><net_src comp="204" pin="0"/><net_sink comp="1345" pin=0"/></net>

<net id="1352"><net_src comp="36" pin="0"/><net_sink comp="1345" pin=2"/></net>

<net id="1353"><net_src comp="76" pin="0"/><net_sink comp="1345" pin=3"/></net>

<net id="1360"><net_src comp="204" pin="0"/><net_sink comp="1354" pin=0"/></net>

<net id="1361"><net_src comp="36" pin="0"/><net_sink comp="1354" pin=2"/></net>

<net id="1362"><net_src comp="76" pin="0"/><net_sink comp="1354" pin=3"/></net>

<net id="1368"><net_src comp="1345" pin="4"/><net_sink comp="1363" pin=1"/></net>

<net id="1369"><net_src comp="1354" pin="4"/><net_sink comp="1363" pin=2"/></net>

<net id="1375"><net_src comp="1338" pin="3"/><net_sink comp="1370" pin=1"/></net>

<net id="1376"><net_src comp="1363" pin="3"/><net_sink comp="1370" pin=2"/></net>

<net id="1385"><net_src comp="1377" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1386"><net_src comp="50" pin="0"/><net_sink comp="1381" pin=1"/></net>

<net id="1392"><net_src comp="1381" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1393"><net_src comp="206" pin="0"/><net_sink comp="1387" pin=1"/></net>

<net id="1394"><net_src comp="40" pin="0"/><net_sink comp="1387" pin=2"/></net>

<net id="1400"><net_src comp="40" pin="0"/><net_sink comp="1395" pin=1"/></net>

<net id="1401"><net_src comp="1370" pin="3"/><net_sink comp="1395" pin=2"/></net>

<net id="1407"><net_src comp="1387" pin="3"/><net_sink comp="1402" pin=1"/></net>

<net id="1408"><net_src comp="1395" pin="3"/><net_sink comp="1402" pin=2"/></net>

<net id="1415"><net_src comp="208" pin="0"/><net_sink comp="1409" pin=0"/></net>

<net id="1416"><net_src comp="1402" pin="3"/><net_sink comp="1409" pin=3"/></net>

<net id="1420"><net_src comp="1409" pin="4"/><net_sink comp="1417" pin=0"/></net>

<net id="1424"><net_src comp="298" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1429"><net_src comp="306" pin="4"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1432"><net_src comp="1426" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1436"><net_src comp="320" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1438"><net_src comp="1433" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1439"><net_src comp="1433" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1443"><net_src comp="326" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1448"><net_src comp="216" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1453"><net_src comp="359" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1458"><net_src comp="363" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="1377" pin=1"/></net>

<net id="1464"><net_src comp="223" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1469"><net_src comp="377" pin="4"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1474"><net_src comp="394" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="1479"><net_src comp="398" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="1484"><net_src comp="403" pin="4"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1486"><net_src comp="1481" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1490"><net_src comp="413" pin="4"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="1495"><net_src comp="446" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1500"><net_src comp="501" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1506"><net_src comp="534" pin="4"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1508"><net_src comp="1503" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1509"><net_src comp="1503" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1513"><net_src comp="544" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1519"><net_src comp="550" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1521"><net_src comp="1516" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1525"><net_src comp="558" pin="10"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1528"><net_src comp="1522" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1532"><net_src comp="671" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1537"><net_src comp="676" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1542"><net_src comp="686" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1544"><net_src comp="1539" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1548"><net_src comp="698" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1553"><net_src comp="745" pin="4"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="1558"><net_src comp="755" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1563"><net_src comp="759" pin="4"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1568"><net_src comp="769" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1570"><net_src comp="1565" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1571"><net_src comp="1565" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1575"><net_src comp="784" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1578"><net_src comp="1572" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1582"><net_src comp="229" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1587"><net_src comp="242" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1592"><net_src comp="790" pin="4"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1594"><net_src comp="1589" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1598"><net_src comp="236" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1603"><net_src comp="249" pin="3"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1608"><net_src comp="800" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1611"><net_src comp="1605" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1615"><net_src comp="814" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1620"><net_src comp="817" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1625"><net_src comp="826" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1630"><net_src comp="829" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1635"><net_src comp="255" pin="3"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1640"><net_src comp="268" pin="3"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1645"><net_src comp="281" pin="3"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1650"><net_src comp="262" pin="3"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1655"><net_src comp="838" pin="4"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1660"><net_src comp="848" pin="4"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1665"><net_src comp="858" pin="4"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1670"><net_src comp="275" pin="3"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1675"><net_src comp="868" pin="4"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1680"><net_src comp="288" pin="3"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1685"><net_src comp="885" pin="1"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1690"><net_src comp="888" pin="1"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1695"><net_src comp="897" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1700"><net_src comp="900" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1705"><net_src comp="925" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1710"><net_src comp="931" pin="4"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1715"><net_src comp="941" pin="4"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1720"><net_src comp="951" pin="3"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1725"><net_src comp="968" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1730"><net_src comp="974" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1735"><net_src comp="977" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1740"><net_src comp="986" pin="4"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1742"><net_src comp="1737" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1746"><net_src comp="996" pin="4"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1751"><net_src comp="1006" pin="4"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1756"><net_src comp="1016" pin="4"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1761"><net_src comp="1026" pin="4"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1766"><net_src comp="1053" pin="3"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1768"><net_src comp="1763" pin="1"/><net_sink comp="1243" pin=2"/></net>

<net id="1772"><net_src comp="1065" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1774"><net_src comp="1769" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1778"><net_src comp="1070" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1783"><net_src comp="1117" pin="3"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1788"><net_src comp="1125" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1790"><net_src comp="1785" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1791"><net_src comp="1785" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1792"><net_src comp="1785" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1796"><net_src comp="1130" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="1230" pin=2"/></net>

<net id="1801"><net_src comp="1140" pin="2"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1803"><net_src comp="1798" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1807"><net_src comp="1145" pin="2"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1809"><net_src comp="1804" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1813"><net_src comp="1151" pin="2"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1815"><net_src comp="1810" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1819"><net_src comp="1157" pin="2"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1824"><net_src comp="1186" pin="3"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1829"><net_src comp="1201" pin="2"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1831"><net_src comp="1826" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="1835"><net_src comp="1225" pin="2"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1840"><net_src comp="1237" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1845"><net_src comp="1280" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1850"><net_src comp="1304" pin="3"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1409" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_in | {}
	Port: ref_4oPi_table_256_V | {}
	Port: fourth_order_double_sin_cos_K0_V | {}
	Port: fourth_order_double_sin_cos_K1_V | {}
	Port: fourth_order_double_sin_cos_K2_V | {}
	Port: fourth_order_double_sin_cos_K3_V | {}
	Port: fourth_order_double_sin_cos_K4_V | {}
 - Input state : 
	Port: sin_or_cos<double> : t_in | {1 }
	Port: sin_or_cos<double> : ref_4oPi_table_256_V | {1 2 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K0_V | {20 21 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K1_V | {15 16 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K2_V | {15 16 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K3_V | {20 21 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K4_V | {20 21 }
  - Chain level:
	State 1
		p_Result_11 : 1
		din_exp_V : 1
		din_sig_V : 1
		closepath : 2
		p_Result_12 : 1
		add_ln214 : 2
		addr : 3
		tmp : 4
		zext_ln668 : 5
		ref_4oPi_table_256_V_addr : 6
		table_256_V : 7
		trunc_ln628 : 4
		icmp_ln1019_1 : 2
	State 2
	State 3
		r_V_15 : 1
		Med_V : 2
	State 4
		zext_ln1494 : 1
		ret_V_5 : 2
	State 5
	State 6
	State 7
	State 8
		Mx_bits_V : 1
		k_V : 1
	State 9
		tmp_1 : 1
		p_Result_14 : 2
		p_Result_2 : 3
		p_Result_15 : 4
		sext_ln1204 : 5
		tmp_s : 6
		Mx_zeros : 7
	State 10
		select_ln482 : 1
		r : 1
		Mx_V : 2
		Ex_V_3 : 2
		isNeg : 3
		sin_basis : 1
		p_Result_17 : 1
		tmp_8 : 2
		tmp_9 : 2
		results_sign_V : 3
		and_ln300 : 1
		or_ln300 : 1
		xor_ln300 : 1
		results_sign_V_1 : 1
	State 11
		sub_ln1512 : 1
		ush : 2
		sext_ln1488 : 3
		zext_ln1488 : 4
		r_V : 5
		r_V_2 : 5
		r_V_16 : 6
		tmp_2 : 7
		B_V : 7
		B_trunc : 7
	State 12
		r_V_4 : 1
	State 13
	State 14
	State 15
		zext_ln541 : 1
		fourth_order_double_sin_cos_K1_V_addr : 2
		fourth_order_double_sin_cos_K1_V_load : 3
		fourth_order_double_sin_cos_K2_V_addr : 2
		fourth_order_double_sin_cos_K2_V_load : 3
	State 16
		B_squared_V : 1
	State 17
		r_V_5 : 1
		r_V_7 : 1
		r_V_9 : 1
		r_V_10 : 1
	State 18
	State 19
	State 20
		fourth_order_double_sin_cos_K0_V_load : 1
		fourth_order_double_sin_cos_K3_V_load : 1
		fourth_order_double_sin_cos_K4_V_load : 1
	State 21
		rhs_1 : 1
		rhs_2 : 1
		trunc_ln1 : 1
		trunc_ln1270_1 : 1
	State 22
		r_V_11 : 1
		r_V_12 : 1
		sext_ln813 : 1
		ret_V_6 : 2
		ret_V_7 : 3
	State 23
		rhs_4 : 1
		trunc_ln2 : 1
	State 24
		ret_V_8 : 1
		ret_V : 2
	State 25
		r_V_14 : 1
	State 26
	State 27
	State 28
	State 29
		result_V : 1
		p_Result_s_43 : 1
		p_Result_31_1 : 1
		p_Result_31_2 : 1
		tmp_5 : 1
	State 30
		p_Result_1 : 1
		tmp_7 : 2
		zext_ln1488_1 : 3
		shl_ln1454 : 4
	State 31
		p_Result_34_1 : 1
		tmp_7_1 : 2
		p_Result_34_2 : 1
		tmp_7_2 : 2
		add_ln451 : 3
		zext_ln1488_2 : 3
		shl_ln1454_1 : 4
		icmp_ln453_1 : 3
		add_ln451_1 : 4
		icmp_ln453_2 : 3
	State 32
		p_Result_34_3 : 1
		tmp_7_3 : 2
		sext_ln186 : 1
		shl_ln1454_2 : 1
		add_ln451_2 : 3
		select_ln453 : 4
		select_ln453_2 : 5
		add_ln461 : 2
		sext_ln461 : 3
		newexp : 6
		tmp_13 : 7
		or_ln462 : 8
		empty : 7
		select_ln300_1 : 8
		results_exp_V : 9
	State 33
		shl_ln1454_3 : 1
		tmp_3 : 2
		select_ln453_3 : 3
		select_ln453_4 : 1
		select_ln453_5 : 4
		select_ln300_3 : 5
		results_sig_V : 6
		p_Result_18 : 7
		bitcast_ln526 : 8
		ret_ln316 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_398       |    18   |   441   |   256   |
|          |        grp_fu_772       |    4    |   334   |    84   |
|          |        grp_fu_803       |    4    |   334   |    84   |
|          |        grp_fu_808       |    4    |   334   |    84   |
|    mul   |        grp_fu_820       |    5    |   345   |   218   |
|          |        grp_fu_832       |    4    |   334   |    84   |
|          |        grp_fu_891       |    4    |   205   |    88   |
|          |        grp_fu_903       |    2    |   187   |    69   |
|          |        grp_fu_980       |    9    |   441   |   256   |
|----------|-------------------------|---------|---------|---------|
|          |      r_V_15_fu_372      |    0    |    0    |   950   |
|          |         r_fu_529        |    0    |    0    |   409   |
|          |       r_V_2_fu_733      |    0    |    0    |   179   |
|    shl   |    shl_ln1454_fu_1065   |    0    |    0    |   179   |
|          |   shl_ln1454_1_fu_1140  |    0    |    0    |   179   |
|          |   shl_ln1454_2_fu_1201  |    0    |    0    |   179   |
|          |   shl_ln1454_3_fu_1314  |    0    |    0    |   179   |
|----------|-------------------------|---------|---------|---------|
|          |       addr_fu_336       |    0    |    0    |    11   |
|          |    Mx_bits_V_3_fu_446   |    0    |    0    |   124   |
|          |   select_ln482_fu_510   |    0    |    0    |    11   |
|          |       k_V_1_fu_517      |    0    |    0    |    3    |
|          |  results_sign_V_fu_663  |    0    |    0    |    2    |
|          |        ush_fu_713       |    0    |    0    |    12   |
|          |      r_V_16_fu_738      |    0    |    0    |    63   |
|          |      Mx_V_2_fu_951      |    0    |    0    |    63   |
|          |      Ex_V_4_fu_1163     |    0    |    0    |    11   |
|          |   select_ln453_fu_1230  |    0    |    0    |    32   |
|  select  |  select_ln453_1_fu_1243 |    0    |    0    |    32   |
|          |  select_ln453_2_fu_1248 |    0    |    0    |    32   |
|          |   select_ln300_fu_1289  |    0    |    0    |    11   |
|          |  select_ln300_1_fu_1296 |    0    |    0    |    11   |
|          |  results_exp_V_fu_1304  |    0    |    0    |    11   |
|          |  select_ln453_3_fu_1338 |    0    |    0    |    52   |
|          |  select_ln453_4_fu_1363 |    0    |    0    |    52   |
|          |  select_ln453_5_fu_1370 |    0    |    0    |    52   |
|          |  select_ln300_4_fu_1387 |    0    |    0    |    52   |
|          |  select_ln300_3_fu_1395 |    0    |    0    |    52   |
|          |  results_sig_V_fu_1402  |    0    |    0    |    52   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln214_fu_330    |    0    |    0    |    12   |
|          |       Ex_V_fu_505       |    0    |    0    |    12   |
|          |      ret_V_6_fu_916     |    0    |    0    |    63   |
|          |      ret_V_7_fu_925     |    0    |    0    |    64   |
|    add   |      ret_V_8_fu_960     |    0    |    0    |    64   |
|          |       ret_V_fu_968      |    0    |    0    |    64   |
|          |    add_ln451_fu_1130    |    0    |    0    |    39   |
|          |   add_ln451_1_fu_1151   |    0    |    0    |    39   |
|          |   add_ln451_2_fu_1206   |    0    |    0    |    39   |
|          |    add_ln461_fu_1256    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |    Mx_bits_V_1_fu_441   |    0    |    0    |   131   |
|    sub   |      Ex_V_3_fu_544      |    0    |    0    |    12   |
|          |    sub_ln1512_fu_707    |    0    |    0    |    12   |
|          |      newexp_fu_1266     |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |        r_V_fu_728       |    0    |    0    |   179   |
|----------|-------------------------|---------|---------|---------|
|          |     sin_basis_fu_558    |    0    |    0    |    42   |
|    mux   |       tmp_8_fu_587      |    0    |    0    |    65   |
|          |       tmp_9_fu_625      |    0    |    0    |    65   |
|----------|-------------------------|---------|---------|---------|
|          |     closepath_fu_320    |    0    |    0    |    11   |
|          |   icmp_ln1019_1_fu_363  |    0    |    0    |    24   |
|          |    icmp_ln1019_fu_671   |    0    |    0    |    11   |
|   icmp   |   icmp_ln1019_2_fu_681  |    0    |    0    |    11   |
|          |   icmp_ln1653_fu_1070   |    0    |    0    |    28   |
|          |    icmp_ln453_fu_1125   |    0    |    0    |    18   |
|          |   icmp_ln453_1_fu_1145  |    0    |    0    |    18   |
|          |   icmp_ln453_2_fu_1157  |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_s_fu_435    |    0    |    0    |    2    |
|          |     and_ln300_fu_676    |    0    |    0    |    2    |
|          | results_sign_V_1_fu_698 |    0    |    0    |    2    |
|    and   |    and_ln453_fu_1216    |    0    |    0    |    2    |
|          |   and_ln453_1_fu_1221   |    0    |    0    |    2    |
|          |   and_ln453_2_fu_1225   |    0    |    0    |    2    |
|          |   and_ln300_2_fu_1377   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    xor_ln1027_fu_430    |    0    |    0    |    2    |
|    xor   |     xor_ln300_fu_692    |    0    |    0    |    2    |
|          |    xor_ln453_fu_1211    |    0    |    0    |    2    |
|          |   xor_ln300_1_fu_1381   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln300_fu_686     |    0    |    0    |    2    |
|    or    |     or_ln453_fu_1237    |    0    |    0    |    2    |
|          |     or_ln462_fu_1280    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |  t_in_read_read_fu_210  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_11_fu_298   |    0    |    0    |    0    |
| bitselect|       tmp_4_fu_423      |    0    |    0    |    0    |
|          |       isNeg_fu_550      |    0    |    0    |    0    |
|          |      tmp_13_fu_1272     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_exp_V_fu_306    |    0    |    0    |    0    |
|          |        tmp_fu_344       |    0    |    0    |    0    |
|          |       Med_V_fu_377      |    0    |    0    |    0    |
|          |     Mx_bits_V_fu_403    |    0    |    0    |    0    |
|          |        k_V_fu_413       |    0    |    0    |    0    |
|          |       tmp_1_fu_453      |    0    |    0    |    0    |
|          |    p_Result_2_fu_471    |    0    |    0    |    0    |
|          |       Mx_V_fu_534       |    0    |    0    |    0    |
|          |       tmp_2_fu_745      |    0    |    0    |    0    |
|          |      B_trunc_fu_759     |    0    |    0    |    0    |
|          |    B_squared_V_fu_790   |    0    |    0    |    0    |
|          |       rhs_1_fu_838      |    0    |    0    |    0    |
|          |       rhs_2_fu_848      |    0    |    0    |    0    |
|          |     trunc_ln1_fu_858    |    0    |    0    |    0    |
|partselect|  trunc_ln1270_1_fu_868  |    0    |    0    |    0    |
|          |       rhs_4_fu_931      |    0    |    0    |    0    |
|          |     trunc_ln2_fu_941    |    0    |    0    |    0    |
|          |     result_V_fu_986     |    0    |    0    |    0    |
|          |   p_Result_s_43_fu_996  |    0    |    0    |    0    |
|          |  p_Result_31_1_fu_1006  |    0    |    0    |    0    |
|          |  p_Result_31_2_fu_1016  |    0    |    0    |    0    |
|          |      tmp_5_fu_1026      |    0    |    0    |    0    |
|          |    p_Result_1_fu_1043   |    0    |    0    |    0    |
|          |  p_Result_34_1_fu_1089  |    0    |    0    |    0    |
|          |  p_Result_34_2_fu_1107  |    0    |    0    |    0    |
|          |  p_Result_34_3_fu_1176  |    0    |    0    |    0    |
|          |      tmp_3_fu_1319      |    0    |    0    |    0    |
|          |      tmp_6_fu_1329      |    0    |    0    |    0    |
|          |      tmp_10_fu_1345     |    0    |    0    |    0    |
|          |      tmp_11_fu_1354     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_sig_V_fu_316    |    0    |    0    |    0    |
|          |    p_Result_12_fu_326   |    0    |    0    |    0    |
|   trunc  |    trunc_ln628_fu_359   |    0    |    0    |    0    |
|          |     Mx_zeros_fu_501     |    0    |    0    |    0    |
|          |        B_V_fu_755       |    0    |    0    |    0    |
|          |      empty_fu_1285      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln668_fu_354    |    0    |    0    |    0    |
|          |    zext_ln930_fu_369    |    0    |    0    |    0    |
|          |    zext_ln1494_fu_394   |    0    |    0    |    0    |
|          |    zext_ln841_fu_523    |    0    |    0    |    0    |
|          |    zext_ln1454_fu_526   |    0    |    0    |    0    |
|          |    zext_ln1488_fu_724   |    0    |    0    |    0    |
|          |    zext_ln1271_fu_769   |    0    |    0    |    0    |
|          |    zext_ln541_fu_784    |    0    |    0    |    0    |
|          |    zext_ln818_fu_800    |    0    |    0    |    0    |
|          |   zext_ln1271_1_fu_814  |    0    |    0    |    0    |
|   zext   |   zext_ln1271_2_fu_826  |    0    |    0    |    0    |
|          |    zext_ln1270_fu_885   |    0    |    0    |    0    |
|          |    zext_ln1273_fu_888   |    0    |    0    |    0    |
|          |   zext_ln1270_1_fu_897  |    0    |    0    |    0    |
|          |   zext_ln1273_1_fu_900  |    0    |    0    |    0    |
|          |    zext_ln1347_fu_957   |    0    |    0    |    0    |
|          |   zext_ln1347_1_fu_965  |    0    |    0    |    0    |
|          |   zext_ln1270_2_fu_974  |    0    |    0    |    0    |
|          |  zext_ln1488_1_fu_1061  |    0    |    0    |    0    |
|          |  zext_ln1488_2_fu_1136  |    0    |    0    |    0    |
|          |  zext_ln1488_3_fu_1198  |    0    |    0    |    0    |
|          |  zext_ln1488_4_fu_1311  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_13_fu_387   |    0    |    0    |    0    |
|          |    p_Result_14_fu_463   |    0    |    0    |    0    |
|          |    p_Result_15_fu_481   |    0    |    0    |    0    |
|          |    p_Result_17_fu_580   |    0    |    0    |    0    |
|          |    p_Result_16_fu_778   |    0    |    0    |    0    |
|bitconcatenate|       t1_V_fu_878       |    0    |    0    |    0    |
|          |    p_Result_9_fu_1036   |    0    |    0    |    0    |
|          |   p_Result_9_1_fu_1075  |    0    |    0    |    0    |
|          |   p_Result_9_2_fu_1082  |    0    |    0    |    0    |
|          |    p_Result_6_fu_1169   |    0    |    0    |    0    |
|          |   p_Result_18_fu_1409   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1204_fu_489   |    0    |    0    |    0    |
|          |    sext_ln1535_fu_704   |    0    |    0    |    0    |
|          |    sext_ln1488_fu_720   |    0    |    0    |    0    |
|          |    sext_ln1273_fu_817   |    0    |    0    |    0    |
|          |   sext_ln1273_1_fu_829  |    0    |    0    |    0    |
|   sext   |    sext_ln813_fu_909    |    0    |    0    |    0    |
|          |   sext_ln813_1_fu_913   |    0    |    0    |    0    |
|          |    sext_ln1347_fu_922   |    0    |    0    |    0    |
|          |   sext_ln1273_2_fu_977  |    0    |    0    |    0    |
|          |    sext_ln186_fu_1194   |    0    |    0    |    0    |
|          |    sext_ln461_fu_1262   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_493      |    0    |    0    |    0    |
|          |      tmp_7_fu_1053      |    0    |    0    |    0    |
|   cttz   |     tmp_7_1_fu_1099     |    0    |    0    |    0    |
|          |     tmp_7_2_fu_1117     |    0    |    0    |    0    |
|          |     tmp_7_3_fu_1186     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    54   |   2955  |   5338  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------+--------+
|                                              |   FF   |
+----------------------------------------------+--------+
|                 B_V_reg_1555                 |   56   |
|             B_squared_V_reg_1589             |   49   |
|               B_trunc_reg_1560               |   49   |
|                Ex_V_3_reg_1510               |   11   |
|                Med_V_reg_1466                |   170  |
|                Mx_V_2_reg_1717               |   63   |
|                 Mx_V_reg_1503                |   63   |
|             Mx_bits_V_3_reg_1492             |   124  |
|              Mx_bits_V_reg_1481              |   124  |
|               Mx_zeros_reg_1497              |    7   |
|             add_ln451_1_reg_1810             |   32   |
|              add_ln451_reg_1793              |   32   |
|              and_ln300_reg_1534              |    1   |
|             and_ln453_2_reg_1832             |    1   |
|              closepath_reg_1433              |    1   |
|              din_exp_V_reg_1426              |   11   |
|fourth_order_double_sin_cos_K0_V_addr_reg_1632|    8   |
|fourth_order_double_sin_cos_K0_V_load_reg_1647|   59   |
|fourth_order_double_sin_cos_K1_V_addr_reg_1579|    8   |
|fourth_order_double_sin_cos_K1_V_load_reg_1595|   52   |
|fourth_order_double_sin_cos_K2_V_addr_reg_1584|    8   |
|fourth_order_double_sin_cos_K2_V_load_reg_1600|   44   |
|fourth_order_double_sin_cos_K3_V_addr_reg_1637|    8   |
|fourth_order_double_sin_cos_K3_V_load_reg_1667|   33   |
|fourth_order_double_sin_cos_K4_V_addr_reg_1642|    8   |
|fourth_order_double_sin_cos_K4_V_load_reg_1677|   25   |
|            icmp_ln1019_1_reg_1455            |    1   |
|             icmp_ln1019_reg_1529             |    1   |
|             icmp_ln1653_reg_1775             |    1   |
|             icmp_ln453_1_reg_1804            |    1   |
|             icmp_ln453_2_reg_1816            |    1   |
|              icmp_ln453_reg_1785             |    1   |
|                isNeg_reg_1516                |    1   |
|                 k_V_reg_1487                 |    3   |
|               or_ln300_reg_1539              |    1   |
|               or_ln453_reg_1837              |    1   |
|               or_ln462_reg_1842              |    1   |
|             p_Result_11_reg_1421             |    1   |
|             p_Result_12_reg_1440             |   52   |
|            p_Result_31_1_reg_1748            |   16   |
|            p_Result_31_2_reg_1753            |   16   |
|            p_Result_s_43_reg_1743            |   16   |
|      ref_4oPi_table_256_V_addr_reg_1445      |    4   |
|               result_V_reg_1737              |   63   |
|            results_exp_V_reg_1847            |   11   |
|           results_sign_V_1_reg_1545          |    1   |
|               ret_V_5_reg_1476               |   170  |
|               ret_V_7_reg_1702               |   64   |
|                ret_V_reg_1722                |   64   |
|                rhs_1_reg_1652                |   56   |
|                rhs_2_reg_1657                |   48   |
|                rhs_4_reg_1707                |   29   |
|            sext_ln1273_1_reg_1627            |   93   |
|            sext_ln1273_2_reg_1732            |   126  |
|             sext_ln1273_reg_1617             |   108  |
|             shl_ln1454_1_reg_1798            |   63   |
|             shl_ln1454_2_reg_1826            |   63   |
|              shl_ln1454_reg_1769             |   63   |
|              sin_basis_reg_1522              |    1   |
|             table_256_V_reg_1461             |   256  |
|                tmp_2_reg_1550                |    7   |
|                tmp_5_reg_1758                |   15   |
|               tmp_7_2_reg_1780               |   32   |
|               tmp_7_3_reg_1821               |   32   |
|                tmp_7_reg_1763                |   32   |
|            trunc_ln1270_1_reg_1672           |   35   |
|              trunc_ln1_reg_1662              |   42   |
|              trunc_ln2_reg_1712              |   37   |
|             trunc_ln628_reg_1450             |    7   |
|            zext_ln1270_1_reg_1692            |   60   |
|            zext_ln1270_2_reg_1727            |   126  |
|             zext_ln1270_reg_1682             |   75   |
|            zext_ln1271_1_reg_1612            |   108  |
|            zext_ln1271_2_reg_1622            |   93   |
|             zext_ln1271_reg_1565             |   98   |
|            zext_ln1273_1_reg_1697            |   60   |
|             zext_ln1273_reg_1687             |   75   |
|             zext_ln1494_reg_1471             |   170  |
|              zext_ln541_reg_1572             |   64   |
|              zext_ln818_reg_1605             |   98   |
+----------------------------------------------+--------+
|                     Total                    |  3710  |
+----------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_223 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_249 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_275 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_288 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_398    |  p1  |   2  |  53  |   106  ||    9    |
|     grp_fu_772    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_772    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_803    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_808    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_808    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_820    |  p0  |   2  |  56  |   112  ||    9    |
|     grp_fu_820    |  p1  |   2  |  52  |   104  ||    9    |
|     grp_fu_832    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_832    |  p1  |   2  |  44  |   88   ||    9    |
|     grp_fu_891    |  p0  |   2  |  42  |   84   ||    9    |
|     grp_fu_891    |  p1  |   2  |  33  |   66   ||    9    |
|     grp_fu_903    |  p0  |   2  |  35  |   70   ||    9    |
|     grp_fu_903    |  p1  |   2  |  25  |   50   ||    9    |
|     grp_fu_980    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_980    |  p1  |   2  |  63  |   126  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1610  ||  34.936 ||   198   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   54   |    -   |  2955  |  5338  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   34   |    -   |   198  |
|  Register |    -   |    -   |  3710  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   54   |   34   |  6665  |  5536  |
+-----------+--------+--------+--------+--------+
