Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb 12 16:38:04 2020
| Host         : ti-4hk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopDesign_wrapper_timing_summary_routed.rpt -pb TopDesign_wrapper_timing_summary_routed.pb -rpx TopDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TopDesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.385        0.000                      0                16554        0.055        0.000                      0                16523        2.845        0.000                       0                  7441  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk_fpga_0     {0.000 5.000}        10.000          100.000         
clk_fpga_1     {0.000 12.500}       25.000          40.000          
  CLKFBIN      {0.000 12.500}       25.000          40.000          
  PixelClkIO   {0.000 12.500}       25.000          40.000          
  SerialClkIO  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0           0.385        0.000                      0                15554        0.055        0.000                      0                15554        4.020        0.000                       0                  6894  
clk_fpga_1          13.583        0.000                      0                  927        0.296        0.000                      0                  927        7.500        0.000                       0                   525  
  CLKFBIN                                                                                                                                                       23.751        0.000                       0                     2  
  PixelClkIO                                                                                                                                                    22.845        0.000                       0                    10  
  SerialClkIO                                                                                                                                                    2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         23.724        0.000                      0                   10                                                                        
clk_fpga_0    clk_fpga_1          8.539        0.000                      0                   21                                                                        
clk_fpga_1    PixelClkIO         15.297        0.000                      0                   38        0.129        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1              22.609        0.000                      0                    4        0.700        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.031ns  (logic 2.210ns (27.518%)  route 5.821ns (72.482%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 12.920 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        1.904     3.198    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/aclk
    SLICE_X59Y143        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y143        FDRE (Prop_fdre_C_Q)         0.456     3.654 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=99, routed)          1.142     4.796    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/DSP_0
    SLICE_X58Y143        LUT3 (Prop_lut3_I1_O)        0.124     4.920 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=39, routed)          0.718     5.639    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/b_largest
    SLICE_X57Y142        LUT6 (Prop_lut6_I2_O)        0.124     5.763 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=1, routed)           0.488     6.250    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2__0_n_0
    SLICE_X56Y142        LUT6 (Prop_lut6_I0_O)        0.124     6.374 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     6.374    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[2]
    SLICE_X56Y142        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.772 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     6.772    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[3]
    SLICE_X56Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.886 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.890     7.777    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[5]
    SLICE_X57Y143        LUT6 (Prop_lut6_I0_O)        0.124     7.901 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.808     8.709    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X57Y144        LUT6 (Prop_lut6_I4_O)        0.124     8.833 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000     8.833    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_3[2]
    SLICE_X57Y144        MUXF7 (Prop_muxf7_I0_O)      0.212     9.045 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     9.045    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X57Y144        MUXF8 (Prop_muxf8_I1_O)      0.094     9.139 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           1.004    10.142    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X44Y142        LUT2 (Prop_lut2_I1_O)        0.316    10.458 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, routed)           0.771    11.229    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X2Y55          DSP48E1                                      r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        1.741    12.920    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y55          DSP48E1                                      r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.147    13.066    
                         clock uncertainty           -0.154    12.912    
    DSP48_X2Y55          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    11.614    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 2.241ns (24.407%)  route 6.941ns (75.593%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        2.064     3.358    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y43          DSP48E1                                      r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.792 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.299     5.091    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.118     5.209 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.938     6.147    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X90Y119        LUT6 (Prop_lut6_I3_O)        0.326     6.473 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.473    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X90Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.986 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.016     8.003    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X91Y120        LUT3 (Prop_lut3_I1_O)        0.124     8.127 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, routed)           0.403     8.530    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X91Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.654 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=74, routed)          0.953     9.608    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__1
    SLICE_X91Y122        LUT3 (Prop_lut3_I1_O)        0.124     9.732 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.318    11.050    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X89Y125        LUT3 (Prop_lut3_I1_O)        0.152    11.202 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[27]_i_2/O
                         net (fo=4, routed)           1.011    12.213    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[27]_i_2_n_0
    SLICE_X89Y126        LUT6 (Prop_lut6_I1_O)        0.326    12.539 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_1/O
                         net (fo=1, routed)           0.000    12.539    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[26]
    SLICE_X89Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        1.705    12.884    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X89Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.247    13.131    
                         clock uncertainty           -0.154    12.977    
    SLICE_X89Y126        FDRE (Setup_fdre_C_D)        0.031    13.008    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 2.241ns (24.213%)  route 7.014ns (75.787%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 12.943 - 10.000 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        2.064     3.358    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y43          DSP48E1                                      r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.792 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.299     5.091    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.118     5.209 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.938     6.147    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X90Y119        LUT6 (Prop_lut6_I3_O)        0.326     6.473 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.473    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X90Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.986 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.016     8.003    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X91Y120        LUT3 (Prop_lut3_I1_O)        0.124     8.127 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, routed)           0.403     8.530    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X91Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.654 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=74, routed)          0.953     9.608    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__1
    SLICE_X91Y122        LUT3 (Prop_lut3_I1_O)        0.124     9.732 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.318    11.050    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X89Y125        LUT3 (Prop_lut3_I1_O)        0.152    11.202 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[27]_i_2/O
                         net (fo=4, routed)           1.085    12.287    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[27]_i_2_n_0
    SLICE_X90Y126        LUT6 (Prop_lut6_I0_O)        0.326    12.613 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[24]_i_1/O
                         net (fo=1, routed)           0.000    12.613    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[24]
    SLICE_X90Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        1.764    12.943    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X90Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.247    13.190    
                         clock uncertainty           -0.154    13.036    
    SLICE_X90Y126        FDRE (Setup_fdre_C_D)        0.079    13.115    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 2.462ns (26.661%)  route 6.772ns (73.339%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 12.943 - 10.000 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        2.064     3.358    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y43          DSP48E1                                      r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.792 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.299     5.091    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.118     5.209 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.938     6.147    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X90Y119        LUT6 (Prop_lut6_I3_O)        0.326     6.473 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.473    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X90Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.986 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.986    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X90Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=87, routed)          1.220     8.323    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X91Y122        LUT3 (Prop_lut3_I1_O)        0.150     8.473 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_1__2/O
                         net (fo=37, routed)          1.046     9.519    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[2]
    SLICE_X88Y122        LUT6 (Prop_lut6_I1_O)        0.326     9.845 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_3/O
                         net (fo=2, routed)           1.145    10.990    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_3_n_0
    SLICE_X90Y126        LUT3 (Prop_lut3_I2_O)        0.150    11.140 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_2/O
                         net (fo=4, routed)           1.124    12.264    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_2_n_0
    SLICE_X90Y126        LUT6 (Prop_lut6_I0_O)        0.328    12.592 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[23]_i_1/O
                         net (fo=1, routed)           0.000    12.592    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[23]
    SLICE_X90Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        1.764    12.943    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X90Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.247    13.190    
                         clock uncertainty           -0.154    13.036    
    SLICE_X90Y126        FDRE (Setup_fdre_C_D)        0.081    13.117    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 2.247ns (24.698%)  route 6.851ns (75.302%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        2.064     3.358    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y43          DSP48E1                                      r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.792 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.299     5.091    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.118     5.209 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.938     6.147    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X90Y119        LUT6 (Prop_lut6_I3_O)        0.326     6.473 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.473    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X90Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.986 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.016     8.003    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X91Y120        LUT3 (Prop_lut3_I1_O)        0.124     8.127 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, routed)           0.403     8.530    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X91Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.654 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=74, routed)          0.953     9.608    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__1
    SLICE_X91Y122        LUT3 (Prop_lut3_I1_O)        0.124     9.732 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.206    10.938    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X88Y126        LUT3 (Prop_lut3_I1_O)        0.152    11.090 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2/O
                         net (fo=4, routed)           1.034    12.124    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2_n_0
    SLICE_X87Y126        LUT6 (Prop_lut6_I0_O)        0.332    12.456 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=1, routed)           0.000    12.456    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[30]
    SLICE_X87Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        1.705    12.884    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X87Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.247    13.131    
                         clock uncertainty           -0.154    12.977    
    SLICE_X87Y126        FDRE (Setup_fdre_C_D)        0.031    13.008    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 2.491ns (27.464%)  route 6.579ns (72.536%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        1.931     3.225    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y55          DSP48E1                                      r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.659 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.336     4.995    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X60Y139        LUT3 (Prop_lut3_I2_O)        0.118     5.113 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.804     5.916    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X61Y137        LUT6 (Prop_lut6_I3_O)        0.326     6.242 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.242    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X61Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.774 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.240     8.015    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X63Y138        LUT3 (Prop_lut3_I1_O)        0.149     8.164 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.301     8.465    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X65Y138        LUT5 (Prop_lut5_I4_O)        0.332     8.797 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__0/O
                         net (fo=3, routed)           0.780     9.577    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_3__0[0]
    SLICE_X80Y138        LUT3 (Prop_lut3_I2_O)        0.124     9.701 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.019    10.720    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X84Y137        LUT3 (Prop_lut3_I1_O)        0.150    10.870 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2/O
                         net (fo=4, routed)           1.098    11.968    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2_n_0
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.326    12.294 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=1, routed)           0.000    12.294    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[30]
    SLICE_X85Y137        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        1.716    12.895    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X85Y137        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.147    13.042    
                         clock uncertainty           -0.154    12.888    
    SLICE_X85Y137        FDRE (Setup_fdre_C_D)        0.031    12.919    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U2/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 2.247ns (25.016%)  route 6.735ns (74.984%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        2.064     3.358    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y43          DSP48E1                                      r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.792 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.299     5.091    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.118     5.209 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.938     6.147    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X90Y119        LUT6 (Prop_lut6_I3_O)        0.326     6.473 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.473    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X90Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.986 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.016     8.003    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X91Y120        LUT3 (Prop_lut3_I1_O)        0.124     8.127 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, routed)           0.403     8.530    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X91Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.654 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=74, routed)          0.953     9.608    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__1
    SLICE_X91Y122        LUT3 (Prop_lut3_I1_O)        0.124     9.732 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.143    10.875    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X87Y126        LUT3 (Prop_lut3_I1_O)        0.152    11.027 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[32]_i_2/O
                         net (fo=4, routed)           0.981    12.008    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[32]_i_2_n_0
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.332    12.340 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[29]_i_1/O
                         net (fo=1, routed)           0.000    12.340    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[29]
    SLICE_X88Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        1.705    12.884    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X88Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.247    13.131    
                         clock uncertainty           -0.154    12.977    
    SLICE_X88Y126        FDRE (Setup_fdre_C_D)        0.029    13.006    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                         13.006    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 2.468ns (27.150%)  route 6.622ns (72.850%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 12.943 - 10.000 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        2.064     3.358    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y43          DSP48E1                                      r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.792 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.299     5.091    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.118     5.209 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.938     6.147    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X90Y119        LUT6 (Prop_lut6_I3_O)        0.326     6.473 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.473    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X90Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.986 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.986    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X90Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=87, routed)          1.220     8.323    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X91Y122        LUT3 (Prop_lut3_I1_O)        0.150     8.473 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_1__2/O
                         net (fo=37, routed)          1.140     9.613    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[2]
    SLICE_X89Y123        LUT6 (Prop_lut6_I1_O)        0.326     9.939 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[28]_i_3/O
                         net (fo=2, routed)           1.110    11.050    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[28]_i_3_n_0
    SLICE_X89Y127        LUT3 (Prop_lut3_I2_O)        0.152    11.202 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[28]_i_2/O
                         net (fo=4, routed)           0.914    12.116    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[28]_i_2_n_0
    SLICE_X90Y126        LUT6 (Prop_lut6_I0_O)        0.332    12.448 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_1/O
                         net (fo=1, routed)           0.000    12.448    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[25]
    SLICE_X90Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        1.764    12.943    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X90Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism              0.247    13.190    
                         clock uncertainty           -0.154    13.036    
    SLICE_X90Y126        FDRE (Setup_fdre_C_D)        0.079    13.115    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 2.232ns (24.868%)  route 6.743ns (75.132%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 12.885 - 10.000 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        2.064     3.358    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y43          DSP48E1                                      r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.792 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.299     5.091    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.118     5.209 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.938     6.147    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X90Y119        LUT6 (Prop_lut6_I3_O)        0.326     6.473 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.473    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X90Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.986 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.986    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X90Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=87, routed)          1.220     8.323    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X91Y122        LUT3 (Prop_lut3_I1_O)        0.150     8.473 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_1__2/O
                         net (fo=37, routed)          0.948     9.421    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[2]
    SLICE_X90Y123        LUT6 (Prop_lut6_I1_O)        0.326     9.747 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[22]_i_3/O
                         net (fo=2, routed)           1.219    10.966    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[22]_i_3_n_0
    SLICE_X87Y125        LUT3 (Prop_lut3_I0_O)        0.124    11.090 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[18]_i_2/O
                         net (fo=4, routed)           1.119    12.209    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[18]_i_2_n_0
    SLICE_X88Y127        LUT6 (Prop_lut6_I1_O)        0.124    12.333 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[17]_i_1/O
                         net (fo=1, routed)           0.000    12.333    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[17]
    SLICE_X88Y127        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        1.706    12.885    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X88Y127        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.247    13.132    
                         clock uncertainty           -0.154    12.978    
    SLICE_X88Y127        FDRE (Setup_fdre_C_D)        0.029    13.007    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 2.247ns (25.043%)  route 6.726ns (74.957%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        2.064     3.358    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y43          DSP48E1                                      r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.792 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.299     5.091    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.118     5.209 f  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.938     6.147    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X90Y119        LUT6 (Prop_lut6_I3_O)        0.326     6.473 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.473    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X90Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.986 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.016     8.003    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X91Y120        LUT3 (Prop_lut3_I1_O)        0.124     8.127 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, routed)           0.403     8.530    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X91Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.654 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=74, routed)          0.953     9.608    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__1
    SLICE_X91Y122        LUT3 (Prop_lut3_I1_O)        0.124     9.732 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.206    10.938    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X88Y126        LUT3 (Prop_lut3_I1_O)        0.152    11.090 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2/O
                         net (fo=4, routed)           0.908    11.998    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2_n_0
    SLICE_X88Y126        LUT6 (Prop_lut6_I1_O)        0.332    12.330 r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[32]_i_1/O
                         net (fo=1, routed)           0.000    12.330    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[32]
    SLICE_X88Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        1.705    12.884    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X88Y126        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/C
                         clock pessimism              0.247    13.131    
                         clock uncertainty           -0.154    12.977    
    SLICE_X88Y126        FDRE (Setup_fdre_C_D)        0.031    13.008    TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/snake_output_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                  0.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.584     0.920    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X86Y98         FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/Q
                         net (fo=2, routed)           0.127     1.210    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.366 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[12]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.406 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.407    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[16]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.460 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.460    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]_i_1_n_7
    SLICE_X86Y100        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.940     1.306    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X86Y100        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.134     1.405    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 TopDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.559     0.895    TopDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y99         FDRE                                         r  TopDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  TopDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.056     1.091    TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X32Y99         SRLC32E                                      r  TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.826     1.192    TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y99         SRLC32E                                      r  TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.025    TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.584     0.920    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X86Y98         FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/Q
                         net (fo=2, routed)           0.127     1.210    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.366 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[12]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.406 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.407    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[16]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.473 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.473    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]_i_1_n_5
    SLICE_X86Y100        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.940     1.306    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X86Y100        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[22]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.134     1.405    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.584     0.920    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X84Y99         FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[15]/Q
                         net (fo=2, routed)           0.173     1.234    TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[15]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.279 r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262[12]_i_2/O
                         net (fo=1, routed)           0.000     1.279    TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262[12]_i_2_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.394 r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.394    TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[12]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.448 r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.448    TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[16]_i_1_n_7
    SLICE_X84Y100        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.939     1.305    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X84Y100        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[16]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.808%)  route 0.174ns (32.192%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.584     0.920    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X84Y99         FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[15]/Q
                         net (fo=2, routed)           0.173     1.234    TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[15]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.279 r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262[12]_i_2/O
                         net (fo=1, routed)           0.000     1.279    TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262[12]_i_2_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.394 r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.394    TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[12]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.459 r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.459    TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[16]_i_1_n_5
    SLICE_X84Y100        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.939     1.305    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X84Y100        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[18]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    TopDesign_i/snake_output_0/U0/indvar_flatten_reg_262_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 TopDesign_i/snake_output_0/U0/snake_output_sitofYi_U9/snake_output_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/snake_output_sitofYi_U9/snake_output_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.684%)  route 0.266ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.637     0.973    TopDesign_i/snake_output_0/U0/snake_output_sitofYi_U9/snake_output_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X43Y142        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_sitofYi_U9/snake_output_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  TopDesign_i/snake_output_0/U0/snake_output_sitofYi_U9/snake_output_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/Q
                         net (fo=2, routed)           0.266     1.380    TopDesign_i/snake_output_0/U0/snake_output_sitofYi_U9/snake_output_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_0[30]
    SLICE_X50Y137        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_sitofYi_U9/snake_output_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.902     1.268    TopDesign_i/snake_output_0/U0/snake_output_sitofYi_U9/snake_output_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/aclk
    SLICE_X50Y137        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_sitofYi_U9/snake_output_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X50Y137        FDRE (Hold_fdre_C_D)         0.063     1.292    TopDesign_i/snake_output_0/U0/snake_output_sitofYi_U9/snake_output_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.584     0.920    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X86Y98         FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/Q
                         net (fo=2, routed)           0.127     1.210    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.366 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[12]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.406 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.407    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[16]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.496 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.496    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]_i_1_n_6
    SLICE_X86Y100        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.940     1.306    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X86Y100        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[21]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.134     1.405    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.081%)  route 0.344ns (70.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.626     0.962    TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X41Y123        FDRE                                         r  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          0.344     1.447    TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15][0]
    SLICE_X54Y122        SRL16E                                       r  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.918     1.284    TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/aclk
    SLICE_X54Y122        SRL16E                                       r  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]_srl7/CLK
                         clock pessimism             -0.039     1.245    
    SLICE_X54Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.354    TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]_srl7
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.584     0.920    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X86Y98         FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/Q
                         net (fo=2, routed)           0.127     1.210    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.366 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[12]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.406 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.407    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[16]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.498 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.498    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]_i_1_n_4
    SLICE_X86Y100        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.940     1.306    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X86Y100        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[23]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.134     1.405    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.584     0.920    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X86Y98         FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]/Q
                         net (fo=2, routed)           0.127     1.210    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[14]
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.366 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[12]_i_1_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.406 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.407    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[16]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.447 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[20]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.500 r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.500    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[24]_i_1_n_7
    SLICE_X86Y101        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6915, routed)        0.940     1.306    TopDesign_i/snake_output_0/U0/ap_clk
    SLICE_X86Y101        FDRE                                         r  TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[24]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.134     1.405    TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_240_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X2Y48    TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U6/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X3Y49    TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U5/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X4Y34    TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y36    TopDesign_i/snake_output_0/U0/snake_output_mul_g8j_U12/snake_output_mul_g8j_DSP48_0_U/p_cvt/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y38    TopDesign_i/snake_output_0/U0/mul2_reg_1577_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y37    TopDesign_i/snake_output_0/U0/mul_reg_1567_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X4Y38    TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y52    TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U6/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X3Y53    TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U5/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18   TopDesign_i/snake_output_0/U0/snake_output_AXILiteS_s_axi_U/int_field_V/gen_write[1].mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y125  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y125  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl16/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X54Y125  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]_srl22/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X54Y124  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X54Y125  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X54Y124  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]_srl26/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X98Y138  TopDesign_i/snake_output_0/U0/q_reg_1678_pp0_iter59_reg_reg[48]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X98Y138  TopDesign_i/snake_output_0/U0/q_reg_1678_pp0_iter59_reg_reg[49]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X98Y138  TopDesign_i/snake_output_0/U0/q_reg_1678_pp0_iter59_reg_reg[50]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X98Y138  TopDesign_i/snake_output_0/U0/q_reg_1678_pp0_iter59_reg_reg[51]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X86Y144  TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U6/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X86Y144  TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U5/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y122  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y122  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y123  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y123  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y122  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y122  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y123  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y123  TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]_srl13/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       13.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.583ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.582ns  (logic 0.952ns (12.556%)  route 6.630ns (87.444%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 29.684 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         8.886     8.886    TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y136       FDRE                                         r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDRE (Prop_fdre_C_Q)         0.456     9.342 r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=10, routed)          2.148    11.490    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y132       LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.131    13.745    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X112Y112       LUT4 (Prop_lut4_I2_O)        0.124    13.869 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.865    14.734    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X113Y113       LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           1.486    16.344    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X113Y113       LUT4 (Prop_lut4_I1_O)        0.124    16.468 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000    16.468    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X113Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         4.684    29.684    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X113Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.715    30.399    
                         clock uncertainty           -0.377    30.022    
    SLICE_X113Y113       FDRE (Setup_fdre_C_D)        0.029    30.051    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         30.051    
                         arrival time                         -16.468    
  -------------------------------------------------------------------
                         slack                                 13.583    

Slack (MET) :             13.601ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 0.980ns (12.878%)  route 6.630ns (87.122%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -3.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 29.684 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         8.886     8.886    TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y136       FDRE                                         r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDRE (Prop_fdre_C_Q)         0.456     9.342 r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=10, routed)          2.148    11.490    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y132       LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.131    13.745    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X112Y112       LUT4 (Prop_lut4_I2_O)        0.124    13.869 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.865    14.734    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X113Y113       LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           1.486    16.344    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X113Y113       LUT5 (Prop_lut5_I1_O)        0.152    16.496 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000    16.496    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X113Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         4.684    29.684    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X113Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.715    30.399    
                         clock uncertainty           -0.377    30.022    
    SLICE_X113Y113       FDRE (Setup_fdre_C_D)        0.075    30.097    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         30.097    
                         arrival time                         -16.496    
  -------------------------------------------------------------------
                         slack                                 13.601    

Slack (MET) :             14.099ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 0.952ns (13.469%)  route 6.116ns (86.531%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 29.684 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         8.886     8.886    TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y136       FDRE                                         r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDRE (Prop_fdre_C_Q)         0.456     9.342 r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=10, routed)          2.148    11.490    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y132       LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.131    13.745    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X112Y112       LUT4 (Prop_lut4_I2_O)        0.124    13.869 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.865    14.734    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X113Y113       LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.972    15.830    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X113Y113       LUT6 (Prop_lut6_I2_O)        0.124    15.954 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000    15.954    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X113Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         4.684    29.684    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X113Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.715    30.399    
                         clock uncertainty           -0.377    30.022    
    SLICE_X113Y113       FDRE (Setup_fdre_C_D)        0.031    30.053    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         30.053    
                         arrival time                         -15.954    
  -------------------------------------------------------------------
                         slack                                 14.099    

Slack (MET) :             14.474ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 0.828ns (13.350%)  route 5.374ns (86.650%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -3.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 29.283 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         8.886     8.886    TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y136       FDRE                                         r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDRE (Prop_fdre_C_Q)         0.456     9.342 r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=10, routed)          2.148    11.490    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y132       LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.725    14.339    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/rd_en
    SLICE_X109Y111       LUT6 (Prop_lut6_I2_O)        0.124    14.463 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_2/O
                         net (fo=1, routed)           0.501    14.964    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_2_n_0
    SLICE_X109Y111       LUT5 (Prop_lut5_I0_O)        0.124    15.088 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_1/O
                         net (fo=1, routed)           0.000    15.088    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_1_n_0
    SLICE_X109Y111       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         4.283    29.283    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/rd_clk
    SLICE_X109Y111       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/C
                         clock pessimism              0.625    29.908    
                         clock uncertainty           -0.377    29.531    
    SLICE_X109Y111       FDRE (Setup_fdre_C_D)        0.031    29.562    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         29.562    
                         arrival time                         -15.088    
  -------------------------------------------------------------------
                         slack                                 14.474    

Slack (MET) :             15.090ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 0.704ns (12.540%)  route 4.910ns (87.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 29.546 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         8.886     8.886    TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y136       FDRE                                         r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDRE (Prop_fdre_C_Q)         0.456     9.342 r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=10, routed)          2.148    11.490    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y132       LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.131    13.745    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X112Y112       LUT4 (Prop_lut4_I2_O)        0.124    13.869 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.631    14.500    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X109Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         4.546    29.546    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X109Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.625    30.171    
                         clock uncertainty           -0.377    29.794    
    SLICE_X109Y112       FDRE (Setup_fdre_C_CE)      -0.205    29.589    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         29.589    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                 15.090    

Slack (MET) :             15.090ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 0.704ns (12.540%)  route 4.910ns (87.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 29.546 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         8.886     8.886    TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y136       FDRE                                         r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDRE (Prop_fdre_C_Q)         0.456     9.342 r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=10, routed)          2.148    11.490    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y132       LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.131    13.745    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X112Y112       LUT4 (Prop_lut4_I2_O)        0.124    13.869 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.631    14.500    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X109Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         4.546    29.546    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X109Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.625    30.171    
                         clock uncertainty           -0.377    29.794    
    SLICE_X109Y112       FDRE (Setup_fdre_C_CE)      -0.205    29.589    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         29.589    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                 15.090    

Slack (MET) :             15.090ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 0.704ns (12.540%)  route 4.910ns (87.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 29.546 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         8.886     8.886    TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y136       FDRE                                         r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDRE (Prop_fdre_C_Q)         0.456     9.342 r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=10, routed)          2.148    11.490    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y132       LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.131    13.745    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X112Y112       LUT4 (Prop_lut4_I2_O)        0.124    13.869 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.631    14.500    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X109Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         4.546    29.546    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X109Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                         clock pessimism              0.625    30.171    
                         clock uncertainty           -0.377    29.794    
    SLICE_X109Y112       FDRE (Setup_fdre_C_CE)      -0.205    29.589    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         29.589    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                 15.090    

Slack (MET) :             15.090ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 0.704ns (12.540%)  route 4.910ns (87.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 29.546 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         8.886     8.886    TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y136       FDRE                                         r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDRE (Prop_fdre_C_Q)         0.456     9.342 r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=10, routed)          2.148    11.490    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y132       LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.131    13.745    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X112Y112       LUT4 (Prop_lut4_I2_O)        0.124    13.869 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.631    14.500    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X109Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         4.546    29.546    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X109Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.625    30.171    
                         clock uncertainty           -0.377    29.794    
    SLICE_X109Y112       FDRE (Setup_fdre_C_CE)      -0.205    29.589    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         29.589    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                 15.090    

Slack (MET) :             15.210ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 0.828ns (14.227%)  route 4.992ns (85.773%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 29.590 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.671ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         8.886     8.886    TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y136       FDRE                                         r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDRE (Prop_fdre_C_Q)         0.456     9.342 r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=10, routed)          2.148    11.490    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y132       LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.122    13.736    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X112Y112       LUT6 (Prop_lut6_I3_O)        0.124    13.860 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_2__1/O
                         net (fo=2, routed)           0.722    14.582    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_2__1_n_0
    SLICE_X113Y112       LUT5 (Prop_lut5_I1_O)        0.124    14.706 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000    14.706    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__1_n_0
    SLICE_X113Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         4.590    29.590    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X113Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.671    30.261    
                         clock uncertainty           -0.377    29.885    
    SLICE_X113Y112       FDRE (Setup_fdre_C_D)        0.031    29.916    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         29.916    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                 15.210    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 0.704ns (11.925%)  route 5.200ns (88.075%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 29.977 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.671ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         8.886     8.886    TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y136       FDRE                                         r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDRE (Prop_fdre_C_Q)         0.456     9.342 r  TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=10, routed)          2.148    11.490    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_active_video
    SLICE_X110Y132       LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.131    13.745    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X112Y112       LUT4 (Prop_lut4_I2_O)        0.124    13.869 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.920    14.790    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X109Y114       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         4.977    29.977    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X109Y114       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.671    30.648    
                         clock uncertainty           -0.377    30.272    
    SLICE_X109Y114       FDRE (Setup_fdre_C_CE)      -0.205    30.067    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         30.067    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                 15.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.148ns (15.594%)  route 0.801ns (84.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         1.551     1.551    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X102Y107       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDRE (Prop_fdre_C_Q)         0.148     1.699 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=50, routed)          0.801     2.500    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]_0
    SLICE_X111Y110       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.480     2.480    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X111Y110       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.205     2.275    
    SLICE_X111Y110       FDRE (Hold_fdre_C_R)        -0.071     2.204    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.148ns (15.594%)  route 0.801ns (84.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         1.551     1.551    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X102Y107       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDRE (Prop_fdre_C_Q)         0.148     1.699 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=50, routed)          0.801     2.500    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]_0
    SLICE_X111Y110       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.480     2.480    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X111Y110       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.205     2.275    
    SLICE_X111Y110       FDRE (Hold_fdre_C_R)        -0.071     2.204    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.148ns (15.594%)  route 0.801ns (84.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         1.551     1.551    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X102Y107       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDRE (Prop_fdre_C_Q)         0.148     1.699 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=50, routed)          0.801     2.500    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]_0
    SLICE_X111Y110       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.480     2.480    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X111Y110       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.205     2.275    
    SLICE_X111Y110       FDRE (Hold_fdre_C_R)        -0.071     2.204    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.384ns (37.209%)  route 0.648ns (62.791%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.493     2.493    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/rd_clk
    SLICE_X107Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.141     2.634 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]/Q
                         net (fo=3, routed)           0.648     3.282    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/grdc.rd_data_count_i_reg[10][3]
    SLICE_X108Y112       LUT4 (Prop_lut4_I3_O)        0.045     3.327 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/grdc.rd_data_count_i[7]_i_9/O
                         net (fo=1, routed)           0.000     3.327    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7][0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     3.472 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.472    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.525 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000     3.525    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[8]
    SLICE_X108Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.339     3.339    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X108Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[8]/C
                         clock pessimism             -0.258     3.081    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.134     3.215    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.397ns (37.990%)  route 0.648ns (62.010%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.493     2.493    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/rd_clk
    SLICE_X107Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.141     2.634 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]/Q
                         net (fo=3, routed)           0.648     3.282    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/grdc.rd_data_count_i_reg[10][3]
    SLICE_X108Y112       LUT4 (Prop_lut4_I3_O)        0.045     3.327 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/grdc.rd_data_count_i[7]_i_9/O
                         net (fo=1, routed)           0.000     3.327    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7][0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     3.472 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.472    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.538 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000     3.538    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[10]
    SLICE_X108Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.339     3.339    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X108Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
                         clock pessimism             -0.258     3.081    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.134     3.215    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.334%)  route 0.578ns (75.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.408     2.408    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.141     2.549 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[3][7]/Q
                         net (fo=4, routed)           0.578     3.127    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[3][7]
    SLICE_X111Y114       LUT3 (Prop_lut3_I0_O)        0.045     3.172 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[7]_INST_0/O
                         net (fo=1, routed)           0.000     3.172    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[9]_1[7]
    SLICE_X111Y114       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.018     3.018    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X111Y114       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/C
                         clock pessimism             -0.278     2.740    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.091     2.831    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.644%)  route 0.673ns (78.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.266     2.266    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y111       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141     2.407 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[3][6]/Q
                         net (fo=3, routed)           0.673     3.081    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[3][6]
    SLICE_X111Y113       LUT4 (Prop_lut4_I0_O)        0.045     3.126 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[6]_INST_0/O
                         net (fo=1, routed)           0.000     3.126    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[9]_1[6]
    SLICE_X111Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.968     2.968    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X111Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[6]/C
                         clock pessimism             -0.278     2.690    
    SLICE_X111Y113       FDRE (Hold_fdre_C_D)         0.092     2.782    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.420ns (39.325%)  route 0.648ns (60.675%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.493     2.493    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/rd_clk
    SLICE_X107Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.141     2.634 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]/Q
                         net (fo=3, routed)           0.648     3.282    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/grdc.rd_data_count_i_reg[10][3]
    SLICE_X108Y112       LUT4 (Prop_lut4_I3_O)        0.045     3.327 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/grdc.rd_data_count_i[7]_i_9/O
                         net (fo=1, routed)           0.000     3.327    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7][0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     3.472 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.472    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.561 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.561    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[9]
    SLICE_X108Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.339     3.339    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X108Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[9]/C
                         clock pessimism             -0.258     3.081    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.134     3.215    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.344ns (14.160%)  route 2.085ns (85.840%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.656ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.404     2.404    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X108Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.164     2.568 f  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/Q
                         net (fo=1, routed)           0.743     3.311    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/fifo_read_level[5]
    SLICE_X109Y111       LUT5 (Prop_lut5_I4_O)        0.045     3.356 f  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.284     3.640    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/FSM_sequential_state[1]_i_7_n_0
    SLICE_X110Y112       LUT5 (Prop_lut5_I0_O)        0.045     3.685 f  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.888     4.573    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]_0
    SLICE_X111Y132       LUT6 (Prop_lut6_I4_O)        0.045     4.618 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.171     4.789    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[2]_i_2_n_0
    SLICE_X110Y134       LUT6 (Prop_lut6_I0_O)        0.045     4.834 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.834    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[2]_i_1_n_0
    SLICE_X110Y134       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         4.656     4.656    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X110Y134       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.268     4.388    
    SLICE_X110Y134       FDRE (Hold_fdre_C_D)         0.091     4.479    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.479    
                         arrival time                           4.834    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.447%)  route 0.643ns (77.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.567     2.567    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X105Y111       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.141     2.708 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[5][7]/Q
                         net (fo=3, routed)           0.643     3.350    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[5][7]
    SLICE_X107Y113       LUT4 (Prop_lut4_I0_O)        0.045     3.395 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_out_bin[7]_INST_0/O
                         net (fo=1, routed)           0.000     3.395    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[10]_1[7]
    SLICE_X107Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.204     3.204    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/rd_clk
    SLICE_X107Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[7]/C
                         clock pessimism             -0.258     2.946    
    SLICE_X107Y113       FDRE (Hold_fdre_C_D)         0.092     3.038    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.357    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y23    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X112Y46   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X112Y46   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X113Y48   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X113Y48   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X112Y47   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X112Y47   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X112Y47   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X112Y47   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y121  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X112Y121  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y121  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X112Y121  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y121  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X112Y121  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y121  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X112Y121  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X112Y46   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X112Y46   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X112Y46   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X112Y46   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X113Y48   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X113Y48   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y124  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y125  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y128   TopDesign_i/VideoOut/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y127   TopDesign_i/VideoOut/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y126   TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y125   TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y130   TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y129   TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y122   TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y121   TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y128   TopDesign_i/VideoOut/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y127   TopDesign_i/VideoOut/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y126   TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y125   TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y130   TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y129   TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y122   TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y121   TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       23.724ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.724ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.493%)  route 0.591ns (58.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.591     1.010    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X103Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X103Y112       FDRE (Setup_fdre_C_D)       -0.266    24.734    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 23.724    

Slack (MET) :             23.767ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.372%)  route 0.594ns (58.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     1.013    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X104Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X104Y112       FDRE (Setup_fdre_C_D)       -0.220    24.780    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 23.767    

Slack (MET) :             23.768ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.420%)  route 0.593ns (58.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.593     1.012    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X104Y111       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X104Y111       FDRE (Setup_fdre_C_D)       -0.220    24.780    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 23.768    

Slack (MET) :             23.854ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.927ns  (logic 0.419ns (45.212%)  route 0.508ns (54.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.508     0.927    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X102Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X102Y112       FDRE (Setup_fdre_C_D)       -0.219    24.781    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 23.854    

Slack (MET) :             23.854ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.406%)  route 0.595ns (56.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.595     1.051    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X103Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X103Y112       FDRE (Setup_fdre_C_D)       -0.095    24.905    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 23.854    

Slack (MET) :             23.892ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.962%)  route 0.605ns (57.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.605     1.061    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X104Y111       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X104Y111       FDRE (Setup_fdre_C_D)       -0.047    24.953    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.953    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 23.892    

Slack (MET) :             23.892ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.888ns  (logic 0.419ns (47.186%)  route 0.469ns (52.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y113                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X105Y113       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.469     0.888    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X102Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X102Y113       FDRE (Setup_fdre_C_D)       -0.220    24.780    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                 23.892    

Slack (MET) :             23.898ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.242%)  route 0.599ns (56.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y113                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X105Y113       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.599     1.055    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X102Y113       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X102Y113       FDRE (Setup_fdre_C_D)       -0.047    24.953    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         24.953    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 23.898    

Slack (MET) :             24.001ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.952ns  (logic 0.456ns (47.875%)  route 0.496ns (52.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.496     0.952    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X104Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X104Y112       FDRE (Setup_fdre_C_D)       -0.047    24.953    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.953    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 24.001    

Slack (MET) :             24.034ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.921ns  (logic 0.456ns (49.493%)  route 0.465ns (50.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.465     0.921    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X102Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X102Y112       FDRE (Setup_fdre_C_D)       -0.045    24.955    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         24.955    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                 24.034    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.539ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.194ns  (logic 0.419ns (35.094%)  route 0.775ns (64.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X106Y115       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.775     1.194    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X107Y114       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X107Y114       FDRE (Setup_fdre_C_D)       -0.267     9.733    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.634ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.872%)  route 0.815ns (64.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y111                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X106Y111       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.815     1.271    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X107Y111       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.095     9.905    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  8.634    

Slack (MET) :             8.634ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.872%)  route 0.815ns (64.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X106Y115       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.815     1.271    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X107Y115       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)       -0.095     9.905    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  8.634    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.527%)  route 0.641ns (60.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.641     1.060    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X106Y110       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X106Y110       FDRE (Setup_fdre_C_D)       -0.267     9.733    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.694ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.650%)  route 0.755ns (62.350%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.755     1.211    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X107Y109       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X107Y109       FDRE (Setup_fdre_C_D)       -0.095     9.905    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  8.694    

Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.355%)  route 0.594ns (58.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y111                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X106Y111       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.594     1.013    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X111Y112       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X111Y112       FDRE (Setup_fdre_C_D)       -0.270     9.730    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  8.717    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.003ns  (logic 0.419ns (41.789%)  route 0.584ns (58.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y111                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X106Y111       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.003    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X110Y111       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y111       FDRE (Setup_fdre_C_D)       -0.268     9.732    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.099%)  route 0.576ns (57.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.576     0.995    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X111Y109       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X111Y109       FDRE (Setup_fdre_C_D)       -0.268     9.732    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.746ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.601%)  route 0.565ns (57.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.565     0.984    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X107Y108       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)       -0.270     9.730    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.973ns  (logic 0.419ns (43.046%)  route 0.554ns (56.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y111                                    0.000     0.000 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X106Y111       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.554     0.973    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X105Y111       FDRE                                         r  TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X105Y111       FDRE (Setup_fdre_C_D)       -0.267     9.733    TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  8.760    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       15.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.297ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.451ns  (logic 0.478ns (4.174%)  route 10.973ns (95.826%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 35.022 - 25.000 ) 
    Source Clock Delay      (SCD):    6.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.821     6.821    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDRE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.478     7.299 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)          10.973    18.272    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y122        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.299    31.299    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    31.382 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    33.102    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.193 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    35.022    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    35.022    
                         clock uncertainty           -0.658    34.364    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.796    33.568    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         33.568    
                         arrival time                         -18.272    
  -------------------------------------------------------------------
                         slack                                 15.297    

Slack (MET) :             15.585ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.333ns  (logic 0.518ns (4.571%)  route 10.815ns (95.429%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 35.022 - 25.000 ) 
    Source Clock Delay      (SCD):    6.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.821     6.821    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDRE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     7.339 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)          10.815    18.154    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.299    31.299    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    31.382 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    33.102    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.193 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    35.022    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    35.022    
                         clock uncertainty           -0.658    34.364    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    33.739    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         33.739    
                         arrival time                         -18.154    
  -------------------------------------------------------------------
                         slack                                 15.585    

Slack (MET) :             15.626ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.678ns  (logic 0.478ns (4.477%)  route 10.200ns (95.523%))
  Logic Levels:           0  
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.023ns = ( 35.023 - 25.000 ) 
    Source Clock Delay      (SCD):    7.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         7.260     7.260    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.478     7.738 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)          10.200    17.937    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.299    31.299    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    31.382 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    33.102    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.193 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    35.023    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    35.023    
                         clock uncertainty           -0.658    34.365    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.802    33.563    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         33.563    
                         arrival time                         -17.937    
  -------------------------------------------------------------------
                         slack                                 15.626    

Slack (MET) :             15.702ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.779ns  (logic 0.518ns (4.806%)  route 10.261ns (95.194%))
  Logic Levels:           0  
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.023ns = ( 35.023 - 25.000 ) 
    Source Clock Delay      (SCD):    7.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         7.260     7.260    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.518     7.778 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)          10.261    18.039    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.299    31.299    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    31.382 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    33.102    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.193 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    35.023    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    35.023    
                         clock uncertainty           -0.658    34.365    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    33.740    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         33.740    
                         arrival time                         -18.039    
  -------------------------------------------------------------------
                         slack                                 15.702    

Slack (MET) :             15.718ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.762ns  (logic 0.518ns (4.813%)  route 10.244ns (95.187%))
  Logic Levels:           0  
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.023ns = ( 35.023 - 25.000 ) 
    Source Clock Delay      (SCD):    7.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         7.260     7.260    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518     7.778 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)          10.244    18.022    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.299    31.299    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    31.382 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    33.102    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.193 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    35.023    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    35.023    
                         clock uncertainty           -0.658    34.365    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    33.740    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         33.740    
                         arrival time                         -18.022    
  -------------------------------------------------------------------
                         slack                                 15.718    

Slack (MET) :             16.239ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.428ns  (logic 0.518ns (4.967%)  route 9.910ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        2.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.020ns = ( 35.020 - 25.000 ) 
    Source Clock Delay      (SCD):    7.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         7.070     7.070    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDSE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDSE (Prop_fdse_C_Q)         0.518     7.588 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           9.910    17.498    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.299    31.299    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    31.382 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    33.102    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.193 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    35.020    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    35.020    
                         clock uncertainty           -0.658    34.362    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    33.737    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         33.737    
                         arrival time                         -17.498    
  -------------------------------------------------------------------
                         slack                                 16.239    

Slack (MET) :             16.571ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.194ns  (logic 0.518ns (5.081%)  route 9.676ns (94.919%))
  Logic Levels:           0  
  Clock Path Skew:        3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.020ns = ( 35.020 - 25.000 ) 
    Source Clock Delay      (SCD):    6.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.972     6.972    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     7.490 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           9.676    17.166    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.299    31.299    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    31.382 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    33.102    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.193 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    35.020    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    35.020    
                         clock uncertainty           -0.658    34.362    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    33.737    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         33.737    
                         arrival time                         -17.166    
  -------------------------------------------------------------------
                         slack                                 16.571    

Slack (MET) :             16.635ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.111ns  (logic 0.478ns (4.728%)  route 9.633ns (95.272%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 35.022 - 25.000 ) 
    Source Clock Delay      (SCD):    6.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.821     6.821    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDRE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.478     7.299 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           9.633    16.932    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y122        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.299    31.299    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    31.382 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    33.102    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.193 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    35.022    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    35.022    
                         clock uncertainty           -0.658    34.364    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.797    33.567    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         33.567    
                         arrival time                         -16.932    
  -------------------------------------------------------------------
                         slack                                 16.635    

Slack (MET) :             16.686ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 0.518ns (5.062%)  route 9.715ns (94.938%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 35.022 - 25.000 ) 
    Source Clock Delay      (SCD):    6.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.821     6.821    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDRE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     7.339 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           9.715    17.054    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y122        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.299    31.299    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    31.382 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    33.102    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.193 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    35.022    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    35.022    
                         clock uncertainty           -0.658    34.364    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    33.739    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         33.739    
                         arrival time                         -17.054    
  -------------------------------------------------------------------
                         slack                                 16.686    

Slack (MET) :             16.839ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 0.456ns (4.730%)  route 9.185ns (95.270%))
  Logic Levels:           0  
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.023ns = ( 35.023 - 25.000 ) 
    Source Clock Delay      (SCD):    7.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         7.260     7.260    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.456     7.716 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           9.185    16.901    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.299    31.299    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    31.382 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    33.102    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.193 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    35.023    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    35.023    
                         clock uncertainty           -0.658    34.365    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    33.740    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         33.740    
                         arrival time                         -16.901    
  -------------------------------------------------------------------
                         slack                                 16.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.418ns (6.588%)  route 5.927ns (93.412%))
  Logic Levels:           0  
  Clock Path Skew:        5.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.518ns
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         5.898     5.898    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y119       FDRE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.418     6.316 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           5.927    12.243    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         7.380     7.380    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.468 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.351    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.452 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066    11.518    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.518    
                         clock uncertainty            0.658    12.177    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063    12.114    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -12.114    
                         arrival time                          12.243    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.128ns (3.756%)  route 3.280ns (96.244%))
  Logic Levels:           0  
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.349ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.238     3.238    TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.128     3.366 r  TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.280     6.646    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.694     3.694    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.747 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     4.339    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.368 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     5.349    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.349    
                         clock uncertainty            0.658     6.007    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     6.512    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.512    
                         arrival time                           6.646    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.418ns (6.704%)  route 5.817ns (93.296%))
  Logic Levels:           0  
  Clock Path Skew:        5.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.516ns
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.045     6.045    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418     6.463 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           5.817    12.280    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         7.380     7.380    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.468 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.351    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.452 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064    11.516    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.516    
                         clock uncertainty            0.658    12.175    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063    12.112    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -12.112    
                         arrival time                          12.280    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.128ns (3.687%)  route 3.343ns (96.313%))
  Logic Levels:           0  
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.349ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.238     3.238    TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.128     3.366 r  TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.343     6.709    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.694     3.694    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.747 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     4.339    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.368 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     5.349    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.349    
                         clock uncertainty            0.658     6.007    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     6.512    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.512    
                         arrival time                           6.709    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 0.367ns (6.389%)  route 5.377ns (93.611%))
  Logic Levels:           0  
  Clock Path Skew:        4.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.520ns
    Source Clock Delay      (SCD):    6.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.580     6.580    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDRE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.367     6.947 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.377    12.325    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         7.380     7.380    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.468 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.351    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.452 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068    11.520    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.520    
                         clock uncertainty            0.658    12.179    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063    12.116    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -12.116    
                         arrival time                          12.325    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 0.418ns (6.883%)  route 5.655ns (93.117%))
  Logic Levels:           0  
  Clock Path Skew:        5.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.520ns
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.287     6.287    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.418     6.705 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.655    12.359    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         7.380     7.380    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.468 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.351    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.452 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068    11.520    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.520    
                         clock uncertainty            0.658    12.179    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063    12.116    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -12.116    
                         arrival time                          12.359    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 0.337ns (5.959%)  route 5.319ns (94.041%))
  Logic Levels:           0  
  Clock Path Skew:        4.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.520ns
    Source Clock Delay      (SCD):    6.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.580     6.580    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDRE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.337     6.917 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.319    12.236    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y130        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         7.380     7.380    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.468 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.351    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.452 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068    11.520    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.520    
                         clock uncertainty            0.658    12.179    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.204    11.975    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.975    
                         arrival time                          12.236    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.128ns (3.533%)  route 3.495ns (96.467%))
  Logic Levels:           0  
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.348ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.238     3.238    TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.128     3.366 r  TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.495     6.861    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.694     3.694    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.747 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     4.339    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.368 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     5.348    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.348    
                         clock uncertainty            0.658     6.006    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     6.511    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.511    
                         arrival time                           6.861    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.128ns (3.473%)  route 3.558ns (96.527%))
  Logic Levels:           0  
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.348ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.238     3.238    TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.128     3.366 r  TopDesign_i/VideoOut/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.558     6.924    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.694     3.694    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.747 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     4.339    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.368 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     5.348    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.348    
                         clock uncertainty            0.658     6.006    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     6.511    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.511    
                         arrival time                           6.924    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 0.367ns (5.625%)  route 6.157ns (94.375%))
  Logic Levels:           0  
  Clock Path Skew:        5.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.516ns
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.045     6.045    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDRE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.367     6.412 r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           6.157    12.569    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         7.380     7.380    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.468 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.351    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.452 r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064    11.516    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.516    
                         clock uncertainty            0.658    12.175    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.063    12.112    TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -12.112    
                         arrival time                          12.569    
  -------------------------------------------------------------------
                         slack                                  0.458    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       22.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.609ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.478ns (37.095%)  route 0.811ns (62.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 30.553 - 25.000 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.662     6.662    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478     7.140 f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.811     7.951    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDPE                                         f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         5.553    30.553    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.915    31.468    
                         clock uncertainty           -0.377    31.091    
    SLICE_X112Y47        FDPE (Recov_fdpe_C_PRE)     -0.532    30.559    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         30.559    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 22.609    

Slack (MET) :             22.609ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.478ns (37.095%)  route 0.811ns (62.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 30.553 - 25.000 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.662     6.662    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478     7.140 f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.811     7.951    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         5.553    30.553    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDCE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.915    31.468    
                         clock uncertainty           -0.377    31.091    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.532    30.559    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         30.559    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 22.609    

Slack (MET) :             22.651ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.478ns (37.095%)  route 0.811ns (62.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 30.553 - 25.000 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.662     6.662    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478     7.140 f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.811     7.951    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         5.553    30.553    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDCE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.915    31.468    
                         clock uncertainty           -0.377    31.091    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.490    30.601    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         30.601    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 22.651    

Slack (MET) :             22.651ns  (required time - arrival time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.478ns (37.095%)  route 0.811ns (62.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 30.553 - 25.000 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         6.662     6.662    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478     7.140 f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.811     7.951    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         5.553    30.553    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDCE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.915    31.468    
                         clock uncertainty           -0.377    31.091    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.490    30.601    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         30.601    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 22.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.148ns (27.530%)  route 0.390ns (72.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.884     2.884    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148     3.032 f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.390     3.422    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.237     3.237    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDCE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.396     2.841    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     2.721    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.148ns (27.530%)  route 0.390ns (72.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.884     2.884    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148     3.032 f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.390     3.422    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.237     3.237    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDCE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.396     2.841    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     2.721    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.148ns (27.530%)  route 0.390ns (72.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.884     2.884    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148     3.032 f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.390     3.422    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.237     3.237    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDCE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.396     2.841    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     2.721    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.148ns (27.530%)  route 0.390ns (72.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         2.884     2.884    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148     3.032 f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.390     3.422    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDPE                                         f  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=525, routed)         3.237     3.237    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDPE                                         r  TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.396     2.841    
    SLICE_X112Y47        FDPE (Remov_fdpe_C_PRE)     -0.124     2.717    TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.704    





