{
    "line_num": [
        [
            509,
            509
        ],
        [
            508,
            508
        ],
        [
            507,
            507
        ],
        [
            505,
            505
        ],
        [
            488,
            502
        ],
        [
            479,
            485
        ],
        [
            458,
            476
        ],
        [
            448,
            453
        ],
        [
            446,
            446
        ],
        [
            428,
            443
        ],
        [
            419,
            425
        ],
        [
            398,
            416
        ],
        [
            390,
            396
        ],
        [
            379,
            388
        ],
        [
            373,
            374
        ],
        [
            353,
            371
        ],
        [
            351,
            353
        ],
        [
            348,
            350
        ],
        [
            344,
            346
        ],
        [
            341,
            342
        ],
        [
            336,
            336
        ],
        [
            335,
            335
        ],
        [
            329,
            330
        ],
        [
            325,
            327
        ],
        [
            323,
            323
        ],
        [
            314,
            321
        ],
        [
            290,
            312
        ],
        [
            256,
            286
        ],
        [
            222,
            251
        ],
        [
            210,
            219
        ],
        [
            200,
            208
        ],
        [
            189,
            197
        ],
        [
            186,
            186
        ],
        [
            178,
            184
        ]
    ],
    "blocks": [
        "assign data_error_o = data_error;",
        "assign dq_error_bytelane_cmp = dq_lane_error_r1;     ",
        "assign cumlative_dq_lane_error_r = cumlative_dq_lane_error_reg;     ",
        "endgenerate",
        "always @ (posedge clk_i)\nbegin\n    if (rst_i[1] || manual_clear_error) begin\n    \n      dq_lane_error_r1 <= #TCQ 'b0;\n      dq_lane_error_r2 <= #TCQ 'b0;\n      data_valid_r <= #TCQ 1'b0;\n      cumlative_dq_lane_error_reg <= #TCQ 'b0;\n      end\n    else begin\n      data_valid_r <= #TCQ data_valid_i;\n      dq_lane_error_r1 <= #TCQ dq_lane_error;\n      cumlative_dq_lane_error_reg <= #TCQ cumlative_dq_lane_error_c;\n    end\nend",
        "    for ( i = 0; i < DQ_ERROR_WIDTH; i = i+1) begin: gen_dq_error_map\n        assign dq_lane_error[i] = (error_byte_r1[i] | error_byte_r1[i+DQ_ERROR_WIDTH] |\n                              error_byte_r1[i+ (NUM_DQ_PINS*2/8)] | \n                              error_byte_r1[i+ (NUM_DQ_PINS*3/8)]);\n                              \n        assign cumlative_dq_lane_error_c[i] =  cumlative_dq_lane_error_r[i] | dq_lane_error_r1[i];\n    end                         ",
        "always @ (posedge clk_i)\nbegin\n    if (rst_i[1] || manual_clear_error) begin\n    \n      error_byte_r1 <= #TCQ 'b0;\n      data_error <= #TCQ 1'b0;\n      end\n    else begin\n\n    error_byte_r1 <= #TCQ error_byte;\n    data_error <= #TCQ | error_byte_r1;\n    \n      \n    if (data_error)\n        $display (\"ERROR: Expected data=%h and recieved data= %h @ %t\" ,cmp_data_r2,rd_data_r2,$time);\n      \n      \n    end\nend",
        " generate\n if (FAMILY == \"VIRTEX6\" && MEM_BURST_LEN == 8) begin: gen_error_3\n    for (i = 0; i < NUM_DQ_PINS/2; i = i + 1) begin: gen_cmp\n      assign error_byte[i] \n               = (data_valid_i && (data_i[8*(i+1)-1:8*i] !== cmp_data[8*(i+1)-1:8*i]) );  \n    end",
        "endgenerate",
        "always @ (posedge clk_i)\nbegin\n    if (rst_i[1] || manual_clear_error) begin\n    \n      dq_lane_error_r1 <= #TCQ 'b0;\n      dq_lane_error_r2 <= #TCQ 'b0;\n      data_valid_r <= #TCQ 1'b0;\n      cumlative_dq_lane_error_reg <= #TCQ 'b0;\n      end\n    else begin\n      data_valid_r <= #TCQ data_valid_i;\n    \n      dq_lane_error_r1 <= #TCQ dq_lane_error;\n      cumlative_dq_lane_error_reg <= #TCQ cumlative_dq_lane_error_c;\n    end\nend",
        "    for ( i = 0; i < DQ_ERROR_WIDTH; i = i+1) begin: gen_dq_error_map\n        assign dq_lane_error[i] = (error_byte_r1[i] | error_byte_r1[i+DQ_ERROR_WIDTH] |\n                              error_byte_r1[i+ (NUM_DQ_PINS*2/8)] | \n                              error_byte_r1[i+ (NUM_DQ_PINS*3/8)]);\n                              \n        assign cumlative_dq_lane_error_c[i] =  cumlative_dq_lane_error_r[i] | dq_lane_error_r1[i];\n    end                         ",
        "always @ (posedge clk_i)\nbegin\n    if (rst_i[1] || manual_clear_error) begin\n    \n      error_byte_r1 <= #TCQ 'b0;\n      data_error <= #TCQ 1'b0;\n      end\n    else begin\n      error_byte_r1 <= #TCQ error_byte;\n      data_error <= #TCQ | error_byte_r1;\n    \n    \n      \n      if (data_error)\n        $display (\"ERROR: Expected data=%h and recieved data= %h @ %t\" ,cmp_data_r2,rd_v6_mdata_r2,$time);\n      \n    end\n\nend",
        "always @ (posedge clk_i)\nbegin\n  rd_v6_mdata_r1 <= rd_v6_mdata;\n  rd_v6_mdata_r2 <= rd_v6_mdata_r1;\n  rd_v6_mdata_r3 <= rd_v6_mdata_r2;\n  rd_v6_mdata_r4 <= rd_v6_mdata_r3;\nend",
        " generate\n if (FAMILY == \"VIRTEX6\" && MEM_BURST_LEN == 4) begin: gen_error_2\n\n\n    for (i = 0; i < NUM_DQ_PINS/2; i = i + 1) begin: gen_cmp\n      assign error_byte[i] \n               = (~rd_mdata_fifo_empty && rd_mdata_en && (rd_v6_mdata[8*(i+1)-1:8*i] !== cmp_data[8*(i+1)-1:8*i]) );  \n\n\n    end",
        "end\nendgenerate",
        "   always @ (posedge clk_i)\n     begin\n       if (cmp_data_en)\n           l_data_error <= #TCQ (rd_data_r[DWIDTH/2-1:0] !== cmp_data_r[DWIDTH/2-1:0]);           \n        else\n           l_data_error <= #TCQ 1'b0;\n\n       if (cmp_data_en)\n           u_data_error <= #TCQ (rd_data_r[DWIDTH-1:DWIDTH/2] !== cmp_data_r[DWIDTH-1:DWIDTH/2]);           \n        else\n           u_data_error <= #TCQ 1'b0;\n\n       data_error <= #TCQ l_data_error | u_data_error;\n      \n      if (data_error)\n        $display (\"ERROR: Expected data=%h and recieved data= %h @ %t\" ,cmp_data_r4, rd_data_r4, $time);\n      \n        \n     end",
        " generate\n if (FAMILY == \"SPARTAN6\") begin: gen_error_1\n   always @ (posedge clk_i)",
        " always @ (posedge clk_i)\n       cmp_data_en <= #TCQ data_rdy;\n",
        " always @ (posedge clk_i)\n    v6_data_cmp_valid <= #TCQ rd_mdata_en;\n",
        "assign data_rdy_o = data_rdy;\nassign data_rdy = cmp_valid & data_valid_i;",
        "assign        cmp_addr_o  = gen_addr;",
        "assign        cmp_data_o  = (FAMILY == \"SPARTAN6\") ? cmp_data_r3 : cmp_data_r2;",
        "assign cmp_data_valid = (FAMILY == \"SPARTAN6\") ? cmp_data_en :\n                        (FAMILY == \"VIRTEX6\" && MEM_BURST_LEN == 4)? v6_data_cmp_valid :data_valid_i;",
        "assign rd_mdata = (FAMILY == \"SPARTAN6\") ? rd_data_r3: \n                  (FAMILY == \"VIRTEX6\" && MEM_BURST_LEN == 4)? rd_v6_mdata_r2:\n                  rd_data_r;",
        "assign rd_mdata_o = rd_mdata;",
        "always @ (posedge clk_i)\nbegin\n\n    cmp_data_r <= #TCQ cmp_data;\n    cmp_data_r2 <= #TCQ cmp_data_r;\n    cmp_data_r3 <= #TCQ cmp_data_r2;\n    cmp_data_r4 <= #TCQ cmp_data_r3;\nend",
        "   afifo #\n   (\n    .TCQ           (TCQ),\n    .DSIZE         (DWIDTH),\n    .FIFO_DEPTH    (32),\n    .ASIZE         (5),\n    .SYNC          (1)  \n   \n   \n   )\n   rd_mdata_fifo\n   (\n    .wr_clk        (clk_i),\n    .rst           (rst_i[0]),\n    .wr_en         (data_valid_i),\n    .wr_data       (data_i),\n    .rd_en         (rd_mdata_en),\n    .rd_clk        (clk_i),\n    .rd_data       (rd_v6_mdata),\n    .full          (),\n    .empty         (rd_mdata_fifo_empty),\n    .almost_full   ()\n   );",
        "   rd_data_gen #(\n              .TCQ               (TCQ),\n              .FAMILY  (FAMILY),\n              .MEM_BURST_LEN    (MEM_BURST_LEN),\n              .NUM_DQ_PINS (NUM_DQ_PINS), \n              .SEL_VICTIM_LINE   (SEL_VICTIM_LINE),\n   \n              .DATA_PATTERN  (DATA_PATTERN),\n              .DWIDTH(DWIDTH),\n              .COLUMN_WIDTH     (MEM_COL_WIDTH)\n              \n              )\n   rd_datagen(\n            .clk_i              (clk_i          ),\n            .rst_i              (rst_i[4:0]),            \n            .prbs_fseed_i       (prbs_fseed_i),\n            .data_mode_i        (data_mode_i    ),            \n            .cmd_rdy_o          (gen_rdy        ),\n            .cmd_valid_i        (gen_valid      ),  \n            .last_word_o        (last_word_rd_o ),  \n            \n\n            .fixed_data_i         (fixed_data_i),\n            \n            .addr_i             (gen_addr       ),\n            .bl_i               (gen_bl         ),\n            .user_bl_cnt_is_1_o   (user_bl_cnt_is_1),\n            .data_rdy_i         (data_valid_i        ),  \n            .data_valid_o       (cmp_valid      ),\n            .data_o             (cmp_data       ),\n            .rd_mdata_en          (rd_mdata_en)",
        "   assign cmd_rdy_o = cmd_rdy;\n   read_posted_fifo #(\n           .TCQ               (TCQ),\n           .FAMILY    (FAMILY),\n           .MEM_BURST_LEN (MEM_BURST_LEN),\n           .ADDR_WIDTH(32),\n           .BL_WIDTH(6)\n           )\n   read_postedfifo(\n                    .clk_i              (clk_i),\n                    .rst_i                (rst_i[0]),\n                    .cmd_rdy_o          (cmd_rdy      ),\n                    .cmd_valid_i        (cmd_valid_i    ),\n                    .data_valid_i         (data_rdy        ),  \n                    .addr_i             (addr_i         ),\n                    .bl_i               (bl_i           ),\n                    \n                    .cmd_sent           (cmd_sent),\n                    .bl_sent            (bl_sent ),\n                    .cmd_en_i           (cmd_en_i),\n                    \n                    .user_bl_cnt_is_1   (user_bl_cnt_is_1),\n                    .gen_rdy_i          (gen_rdy        ),\n                    .gen_valid_o        (gen_valid      ),\n                    .gen_addr_o         (gen_addr       ),\n                    .gen_bl_o           (gen_bl         ),\n                    .rd_buff_avail_o      (rd_buff_avail_o),\n                    .rd_mdata_fifo_empty    (rd_mdata_fifo_empty),\n                    .rd_mdata_en            (rd_mdata_en)\n                    );",
        "   always @ (posedge clk_i)\n    if (rst_i[0])\n         wait_bl_end <= #TCQ 1'b0;\n    else if (force_wrcmd_timeout_cnts == 8'b11111111)\n         wait_bl_end <= #TCQ 1'b0;\n    \n    else if (gen_rdy && gen_valid && gen_bl > 16)\n         wait_bl_end <= #TCQ 1'b1;\n    else if (wait_bl_end && user_bl_cnt_is_1)\n         wait_bl_end <= #TCQ 1'b0;",
        "   always @ (posedge clk_i) begin\n    if (rst_i[0])\n        force_wrcmd_timeout_cnts <= #TCQ 'b0;\n    else if (wait_bl_end == 1'b0 &&  wait_bl_end_r1 == 1'b1)\n        force_wrcmd_timeout_cnts <= #TCQ 'b0;\n        \n    else if (force_wrcmd_gen)\n        force_wrcmd_timeout_cnts <= #TCQ force_wrcmd_timeout_cnts + 1;\n   end",
        "   always @ (posedge clk_i) begin\n    if (rst_i[0])\n         force_wrcmd_gen <= #TCQ 1'b0;\n    else if ((wait_bl_end == 1'b0 &&  wait_bl_end_r1 == 1'b1) || force_wrcmd_timeout_cnts == 8'b11111111)\n         force_wrcmd_gen <= #TCQ 1'b0;\n   \n    else if ((cmd_valid_i && bl_i > 16) || wait_bl_end )\n         force_wrcmd_gen <= #TCQ 1'b1;\n    end",
        "   assign force_wrcmd_gen_o = force_wrcmd_gen;",
        "      always @ (posedge clk_i) begin\n             wait_bl_end_r1 <= #TCQ wait_bl_end;\n             rd_data_r <= #TCQ data_i;\n             rd_data_r2 <= #TCQ rd_data_r;\n             rd_data_r3 <= #TCQ rd_data_r2;\n             rd_data_r4 <= #TCQ rd_data_r3;\n      end"
    ]
}