

================================================================
== Vitis HLS Report for 'runge_kutta_45'
================================================================
* Date:           Sat Jun 24 07:23:05 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  73.000 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+------------+--------------+-----------+-----------+-----------+----------+
        |                |   Latency (cycles)   |   Iteration  |  Initiation Interval  |    Trip   |          |
        |    Loop Name   |   min   |     max    |    Latency   |  achieved |   target  |   Count   | Pipelined|
        +----------------+---------+------------+--------------+-----------+-----------+-----------+----------+
        |- main_loop     |     9484|  1715949999|  9485 ~ 34319|          -|          -|  0 ~ 50000|        no|
        | + k_outer      |     6689|        6929|   1338 ~ 1386|          -|          -|          5|        no|
        |  ++ k_middle   |       41|          89|        7 ~ 15|          -|          -|          6|        no|
        | + y_new_outer  |       43|          43|             9|          7|          1|          6|       yes|
        | + err_outer    |       43|          43|             9|          7|          1|          6|       yes|
        +----------------+---------+------------+--------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 9
  * Pipeline-1: initiation interval (II) = 7, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 2
  Pipeline-0 : II = 7, D = 9, States = { 31 32 33 34 35 36 37 38 39 }
  Pipeline-1 : II = 7, D = 9, States = { 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 58 12 
12 --> 13 20 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 26 29 
29 --> 30 
30 --> 25 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 31 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 43 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 12 59 66 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%mu_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %mu"   --->   Operation 68 'read' 'mu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%h_min_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_min"   --->   Operation 69 'read' 'h_min_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%h_max_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_max"   --->   Operation 70 'read' 'h_max_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%atol_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %atol"   --->   Operation 71 'read' 'atol_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%h0_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h0"   --->   Operation 72 'read' 'h0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%tf_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %tf"   --->   Operation 73 'read' 'tf_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%tt_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tt"   --->   Operation 74 'read' 'tt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%yy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %yy"   --->   Operation 75 'read' 'yy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%Q_V_5_loc = alloca i64 1"   --->   Operation 76 'alloca' 'Q_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_20_loc = alloca i64 1"   --->   Operation 77 'alloca' 'p_Val2_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sum_V_1_0_loc = alloca i64 1"   --->   Operation 78 'alloca' 'sum_V_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%k_V = alloca i64 1" [src/runge_kutta_45.cpp:145]   --->   Operation 79 'alloca' 'k_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%yy_loc_V = alloca i64 1" [src/runge_kutta_45.cpp:148]   --->   Operation 80 'alloca' 'yy_loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tt_loc_V = alloca i64 1" [src/runge_kutta_45.cpp:149]   --->   Operation 81 'alloca' 'tt_loc_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%c_V = alloca i64 1" [src/runge_kutta_45.cpp:188]   --->   Operation 82 'alloca' 'c_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%e_V = alloca i64 1" [src/runge_kutta_45.cpp:226]   --->   Operation 83 'alloca' 'e_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %yy_read, i32 4, i32 63" [src/runge_kutta_45.cpp:151]   --->   Operation 84 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln154_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %tt_read, i32 4, i32 63" [src/runge_kutta_45.cpp:154]   --->   Operation 85 'partselect' 'trunc_ln154_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 73.0>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i60 %trunc_ln2" [src/runge_kutta_45.cpp:151]   --->   Operation 86 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%X_BUS_addr = getelementptr i128 %X_BUS, i64 %sext_ln151" [src/runge_kutta_45.cpp:151]   --->   Operation 87 'getelementptr' 'X_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [7/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:151]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln154 = sext i60 %trunc_ln154_1" [src/runge_kutta_45.cpp:154]   --->   Operation 89 'sext' 'sext_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%T_BUS_addr = getelementptr i128 %T_BUS, i64 %sext_ln154" [src/runge_kutta_45.cpp:154]   --->   Operation 90 'getelementptr' 'T_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [7/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:154]   --->   Operation 91 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 73.0>
ST_3 : Operation 92 [6/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:151]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 93 [6/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:154]   --->   Operation 93 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 73.0>
ST_4 : Operation 94 [5/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:151]   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 95 [5/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:154]   --->   Operation 95 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 73.0>
ST_5 : Operation 96 [4/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:151]   --->   Operation 96 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 97 [4/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:154]   --->   Operation 97 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 73.0>
ST_6 : Operation 98 [3/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:151]   --->   Operation 98 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 99 [3/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:154]   --->   Operation 99 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 73.0>
ST_7 : Operation 100 [2/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:151]   --->   Operation 100 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 101 [2/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:154]   --->   Operation 101 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 73.0>
ST_8 : Operation 102 [1/1] (17.4ns)   --->   "%mu_loc_V = call i85 @ap_fixed_base, i64 %mu_read"   --->   Operation 102 'call' 'mu_loc_V' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 103 [1/1] (17.4ns)   --->   "%atol_loc_V = call i85 @ap_fixed_base, i64 %atol_read"   --->   Operation 103 'call' 'atol_loc_V' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 104 [1/1] (17.4ns)   --->   "%tf_loc_V = call i85 @ap_fixed_base, i64 %tf_read"   --->   Operation 104 'call' 'tf_loc_V' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 105 [1/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:151]   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 106 [1/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:154]   --->   Operation 106 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 73.0>
ST_9 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln151 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_151_1, i128 %X_BUS, i60 %trunc_ln2, i85 %yy_loc_V" [src/runge_kutta_45.cpp:151]   --->   Operation 107 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 108 [1/1] (73.0ns)   --->   "%T_BUS_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %T_BUS_addr" [src/runge_kutta_45.cpp:154]   --->   Operation 108 'read' 'T_BUS_addr_read' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i128 %T_BUS_addr_read" [src/runge_kutta_45.cpp:154]   --->   Operation 109 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln151 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_151_1, i128 %X_BUS, i60 %trunc_ln2, i85 %yy_loc_V" [src/runge_kutta_45.cpp:151]   --->   Operation 110 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 22.0>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%spectopmodule_ln105 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_25" [src/runge_kutta_45.cpp:105]   --->   Operation 111 'spectopmodule' 'spectopmodule_ln105' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %X_BUS, void @empty_12, i32 0, i32 0, void @empty_10, i32 0, i32 12288, void @empty_16, void @empty_15, void @empty_10, i32 1, i32 8, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %X_BUS"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %T_BUS, void @empty_12, i32 0, i32 0, void @empty_10, i32 0, i32 2048, void @empty, void @empty_15, void @empty_10, i32 1, i32 8, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %T_BUS"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_24, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_9, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_9, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_9, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_9, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tf"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h0"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_33, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %atol"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_max"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_min"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mu"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %flag"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flag, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flag, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%specresourcelimit_ln107 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_10, void @empty_10, void @function4, void @empty_10" [src/runge_kutta_45.cpp:107]   --->   Operation 145 'specresourcelimit' 'specresourcelimit_ln107' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%specresourcelimit_ln108 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_10, void @empty_10, void @function5, void @empty_10" [src/runge_kutta_45.cpp:108]   --->   Operation 146 'specresourcelimit' 'specresourcelimit_ln108' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%specresourcelimit_ln109 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_10, void @empty_10, void @function6, void @empty_10" [src/runge_kutta_45.cpp:109]   --->   Operation 147 'specresourcelimit' 'specresourcelimit_ln109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %h_max_read"   --->   Operation 148 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 149 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 150 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 151 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 152 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 153 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_31 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 154 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_31"   --->   Operation 155 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (3.23ns)   --->   "%man_V_2 = sub i54 0, i54 %zext_ln604"   --->   Operation 156 'sub' 'man_V_2' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.94ns)   --->   "%man_V_9 = select i1 %p_Result_s, i54 %man_V_2, i54 %zext_ln604"   --->   Operation 157 'select' 'man_V_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 158 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 159 'sub' 'F2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 55"   --->   Operation 160 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4041"   --->   Operation 161 'add' 'add_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 55, i12 %F2"   --->   Operation 162 'sub' 'sub_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 163 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 55"   --->   Operation 164 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%sext_ln618 = sext i54 %man_V_9"   --->   Operation 165 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 166 'icmp' 'icmp_ln620' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 85"   --->   Operation 167 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln621 = sext i12 %sh_amt"   --->   Operation 168 'sext' 'sext_ln621' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%zext_ln621 = zext i32 %sext_ln621"   --->   Operation 169 'zext' 'zext_ln621' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%h_max_loc_1 = ashr i54 %man_V_9, i54 %zext_ln621"   --->   Operation 170 'ashr' 'h_max_loc_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%h_max_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 171 'bitselect' 'h_max_loc_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%select_ln147 = select i1 %h_max_loc_2, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:147]   --->   Operation 172 'select' 'select_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%zext_ln639 = zext i32 %sext_ln621"   --->   Operation 173 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%h_max_loc_3 = shl i85 %sext_ln618, i85 %zext_ln639"   --->   Operation 174 'shl' 'h_max_loc_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 175 'xor' 'xor_ln606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 176 'and' 'and_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_max_loc_4 = select i1 %and_ln617, i54 %man_V_9, i54 %select_ln147"   --->   Operation 177 'select' 'h_max_loc_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.97ns)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 178 'or' 'or_ln617' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 179 'xor' 'xor_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%and_ln620 = and i1 %icmp_ln620, i1 %xor_ln617"   --->   Operation 180 'and' 'and_ln620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%and_ln620_1 = and i1 %and_ln620, i1 %icmp_ln616"   --->   Operation 181 'and' 'and_ln620_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_max_loc_5 = select i1 %and_ln620_1, i54 %h_max_loc_1, i54 %h_max_loc_4"   --->   Operation 182 'select' 'h_max_loc_5' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%sext_ln147 = sext i54 %h_max_loc_5" [src/runge_kutta_45.cpp:147]   --->   Operation 183 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%or_ln616 = or i1 %or_ln617, i1 %icmp_ln616"   --->   Operation 184 'or' 'or_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%xor_ln616 = xor i1 %or_ln616, i1 1"   --->   Operation 185 'xor' 'xor_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%and_ln638 = and i1 %icmp_ln638, i1 %xor_ln616"   --->   Operation 186 'and' 'and_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_max_loc_6 = select i1 %and_ln638, i85 %h_max_loc_3, i85 %sext_ln147"   --->   Operation 187 'select' 'h_max_loc_6' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (1.99ns)   --->   "%icmp_ln616_3 = icmp_slt  i12 %F2, i12 55"   --->   Operation 188 'icmp' 'icmp_ln616_3' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%xor_ln638 = xor i1 %icmp_ln638, i1 1"   --->   Operation 189 'xor' 'xor_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%and_ln638_1 = and i1 %icmp_ln616_3, i1 %xor_ln638"   --->   Operation 190 'and' 'and_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%or_ln638 = or i1 %icmp_ln606, i1 %and_ln638_1"   --->   Operation 191 'or' 'or_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (1.05ns) (out node of the LUT)   --->   "%h_max_loc_7 = select i1 %or_ln638, i85 0, i85 %h_max_loc_6"   --->   Operation 192 'select' 'h_max_loc_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %h_min_read"   --->   Operation 193 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln590_1 = trunc i64 %ireg_1"   --->   Operation 194 'trunc' 'trunc_ln590_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 195 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 196 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i11 %exp_tmp_1"   --->   Operation 197 'zext' 'zext_ln501_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln600_1 = trunc i64 %ireg_1"   --->   Operation 198 'trunc' 'trunc_ln600_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1"   --->   Operation 199 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln604_1 = zext i53 %p_Result_33"   --->   Operation 200 'zext' 'zext_ln604_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (3.23ns)   --->   "%man_V_6 = sub i54 0, i54 %zext_ln604_1"   --->   Operation 201 'sub' 'man_V_6' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (0.94ns)   --->   "%man_V_10 = select i1 %p_Result_32, i54 %man_V_6, i54 %zext_ln604_1"   --->   Operation 202 'select' 'man_V_10' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (2.78ns)   --->   "%icmp_ln606_1 = icmp_eq  i63 %trunc_ln590_1, i63 0"   --->   Operation 203 'icmp' 'icmp_ln606_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln501_1"   --->   Operation 204 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (1.99ns)   --->   "%icmp_ln616_1 = icmp_sgt  i12 %F2_1, i12 55"   --->   Operation 205 'icmp' 'icmp_ln616_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (1.54ns)   --->   "%add_ln616_1 = add i12 %F2_1, i12 4041"   --->   Operation 206 'add' 'add_ln616_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/1] (1.54ns)   --->   "%sub_ln616_1 = sub i12 55, i12 %F2_1"   --->   Operation 207 'sub' 'sub_ln616_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1"   --->   Operation 208 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 209 [1/1] (1.99ns)   --->   "%icmp_ln617_1 = icmp_eq  i12 %F2_1, i12 55"   --->   Operation 209 'icmp' 'icmp_ln617_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%sext_ln618_1 = sext i54 %man_V_10"   --->   Operation 210 'sext' 'sext_ln618_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (1.99ns)   --->   "%icmp_ln620_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 211 'icmp' 'icmp_ln620_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (1.99ns)   --->   "%icmp_ln638_1 = icmp_ult  i12 %sh_amt_1, i12 85"   --->   Operation 212 'icmp' 'icmp_ln638_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln621_1 = sext i12 %sh_amt_1"   --->   Operation 213 'sext' 'sext_ln621_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%zext_ln621_1 = zext i32 %sext_ln621_1"   --->   Operation 214 'zext' 'zext_ln621_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%h_min_loc_1 = ashr i54 %man_V_10, i54 %zext_ln621_1"   --->   Operation 215 'ashr' 'h_min_loc_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%h_min_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 216 'bitselect' 'h_min_loc_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%select_ln147_1 = select i1 %h_min_loc_2, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:147]   --->   Operation 217 'select' 'select_ln147_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%zext_ln639_1 = zext i32 %sext_ln621_1"   --->   Operation 218 'zext' 'zext_ln639_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%h_min_loc_3 = shl i85 %sext_ln618_1, i85 %zext_ln639_1"   --->   Operation 219 'shl' 'h_min_loc_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1"   --->   Operation 220 'xor' 'xor_ln606_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1"   --->   Operation 221 'and' 'and_ln617_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_min_loc_4 = select i1 %and_ln617_1, i54 %man_V_10, i54 %select_ln147_1"   --->   Operation 222 'select' 'h_min_loc_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.97ns)   --->   "%or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1"   --->   Operation 223 'or' 'or_ln617_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%xor_ln617_1 = xor i1 %or_ln617_1, i1 1"   --->   Operation 224 'xor' 'xor_ln617_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%and_ln620_2 = and i1 %icmp_ln620_1, i1 %xor_ln617_1"   --->   Operation 225 'and' 'and_ln620_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%and_ln620_3 = and i1 %and_ln620_2, i1 %icmp_ln616_1"   --->   Operation 226 'and' 'and_ln620_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_min_loc_5 = select i1 %and_ln620_3, i54 %h_min_loc_1, i54 %h_min_loc_4"   --->   Operation 227 'select' 'h_min_loc_5' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%sext_ln147_1 = sext i54 %h_min_loc_5" [src/runge_kutta_45.cpp:147]   --->   Operation 228 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%or_ln616_1 = or i1 %or_ln617_1, i1 %icmp_ln616_1"   --->   Operation 229 'or' 'or_ln616_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%xor_ln616_1 = xor i1 %or_ln616_1, i1 1"   --->   Operation 230 'xor' 'xor_ln616_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%and_ln638_2 = and i1 %icmp_ln638_1, i1 %xor_ln616_1"   --->   Operation 231 'and' 'and_ln638_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_min_loc_6 = select i1 %and_ln638_2, i85 %h_min_loc_3, i85 %sext_ln147_1"   --->   Operation 232 'select' 'h_min_loc_6' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (1.99ns)   --->   "%icmp_ln616_4 = icmp_slt  i12 %F2_1, i12 55"   --->   Operation 233 'icmp' 'icmp_ln616_4' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%xor_ln638_1 = xor i1 %icmp_ln638_1, i1 1"   --->   Operation 234 'xor' 'xor_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%and_ln638_3 = and i1 %icmp_ln616_4, i1 %xor_ln638_1"   --->   Operation 235 'and' 'and_ln638_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%or_ln638_1 = or i1 %icmp_ln606_1, i1 %and_ln638_3"   --->   Operation 236 'or' 'or_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (1.05ns) (out node of the LUT)   --->   "%h_min_loc_7 = select i1 %or_ln638_1, i85 0, i85 %h_min_loc_6"   --->   Operation 237 'select' 'h_min_loc_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %h0_read"   --->   Operation 238 'bitcast' 'ireg_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln590_2 = trunc i64 %ireg_2"   --->   Operation 239 'trunc' 'trunc_ln590_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 240 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 241 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln501_2 = zext i11 %exp_tmp_2"   --->   Operation 242 'zext' 'zext_ln501_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln600_2 = trunc i64 %ireg_2"   --->   Operation 243 'trunc' 'trunc_ln600_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_35 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_2"   --->   Operation 244 'bitconcatenate' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln604_2 = zext i53 %p_Result_35"   --->   Operation 245 'zext' 'zext_ln604_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (3.23ns)   --->   "%man_V_7 = sub i54 0, i54 %zext_ln604_2"   --->   Operation 246 'sub' 'man_V_7' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (0.94ns)   --->   "%man_V = select i1 %p_Result_34, i54 %man_V_7, i54 %zext_ln604_2"   --->   Operation 247 'select' 'man_V' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (2.78ns)   --->   "%icmp_ln606_2 = icmp_eq  i63 %trunc_ln590_2, i63 0"   --->   Operation 248 'icmp' 'icmp_ln606_2' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (1.54ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln501_2"   --->   Operation 249 'sub' 'F2_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (1.99ns)   --->   "%icmp_ln616_2 = icmp_sgt  i12 %F2_2, i12 55"   --->   Operation 250 'icmp' 'icmp_ln616_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (1.54ns)   --->   "%add_ln616_2 = add i12 %F2_2, i12 4041"   --->   Operation 251 'add' 'add_ln616_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 252 [1/1] (1.54ns)   --->   "%sub_ln616_2 = sub i12 55, i12 %F2_2"   --->   Operation 252 'sub' 'sub_ln616_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (0.69ns)   --->   "%sh_amt_2 = select i1 %icmp_ln616_2, i12 %add_ln616_2, i12 %sub_ln616_2"   --->   Operation 253 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (1.99ns)   --->   "%icmp_ln617_2 = icmp_eq  i12 %F2_2, i12 55"   --->   Operation 254 'icmp' 'icmp_ln617_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%sext_ln618_2 = sext i54 %man_V"   --->   Operation 255 'sext' 'sext_ln618_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (1.99ns)   --->   "%icmp_ln620_2 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 256 'icmp' 'icmp_ln620_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (1.99ns)   --->   "%icmp_ln638_2 = icmp_ult  i12 %sh_amt_2, i12 85"   --->   Operation 257 'icmp' 'icmp_ln638_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln621_2 = sext i12 %sh_amt_2"   --->   Operation 258 'sext' 'sext_ln621_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_1)   --->   "%zext_ln621_2 = zext i32 %sext_ln621_2"   --->   Operation 259 'zext' 'zext_ln621_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_1)   --->   "%h_loc_2 = ashr i54 %man_V, i54 %zext_ln621_2"   --->   Operation 260 'ashr' 'h_loc_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node h_loc_5)   --->   "%h_loc_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 261 'bitselect' 'h_loc_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node h_loc_5)   --->   "%select_ln623 = select i1 %h_loc_3, i85 38685626227668133590597631, i85 0"   --->   Operation 262 'select' 'select_ln623' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%zext_ln639_2 = zext i32 %sext_ln621_2"   --->   Operation 263 'zext' 'zext_ln639_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%h_loc_4 = shl i85 %sext_ln618_2, i85 %zext_ln639_2"   --->   Operation 264 'shl' 'h_loc_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%xor_ln606_2 = xor i1 %icmp_ln606_2, i1 1"   --->   Operation 265 'xor' 'xor_ln606_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%and_ln617_2 = and i1 %icmp_ln617_2, i1 %xor_ln606_2"   --->   Operation 266 'and' 'and_ln617_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [1/1] (0.97ns)   --->   "%or_ln617_2 = or i1 %icmp_ln606_2, i1 %icmp_ln617_2"   --->   Operation 267 'or' 'or_ln617_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln620_5)   --->   "%xor_ln617_2 = xor i1 %or_ln617_2, i1 1"   --->   Operation 268 'xor' 'xor_ln617_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln620_5)   --->   "%and_ln620_4 = and i1 %icmp_ln620_2, i1 %xor_ln617_2"   --->   Operation 269 'and' 'and_ln620_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln620_5 = and i1 %and_ln620_4, i1 %icmp_ln616_2"   --->   Operation 270 'and' 'and_ln620_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%or_ln616_2 = or i1 %or_ln617_2, i1 %icmp_ln616_2"   --->   Operation 271 'or' 'or_ln616_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%xor_ln616_2 = xor i1 %or_ln616_2, i1 1"   --->   Operation 272 'xor' 'xor_ln616_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%and_ln638_4 = and i1 %icmp_ln638_2, i1 %xor_ln616_2"   --->   Operation 273 'and' 'and_ln638_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (1.99ns)   --->   "%icmp_ln616_5 = icmp_slt  i12 %F2_2, i12 55"   --->   Operation 274 'icmp' 'icmp_ln616_5' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_2)   --->   "%xor_ln638_2 = xor i1 %icmp_ln638_2, i1 1"   --->   Operation 275 'xor' 'xor_ln638_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_2)   --->   "%and_ln638_5 = and i1 %icmp_ln616_5, i1 %xor_ln638_2"   --->   Operation 276 'and' 'and_ln638_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_2 = or i1 %icmp_ln606_2, i1 %and_ln638_5"   --->   Operation 277 'or' 'or_ln638_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%select_ln638 = select i1 %or_ln638_2, i85 0, i85 %h_loc_4"   --->   Operation 278 'select' 'select_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 279 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_3 = or i1 %or_ln638_2, i1 %and_ln638_4"   --->   Operation 279 'or' 'or_ln638_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln638_1 = select i1 %and_ln620_5, i54 %h_loc_2, i54 %man_V"   --->   Operation 280 'select' 'select_ln638_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%sext_ln638 = sext i54 %select_ln638_1"   --->   Operation 281 'sext' 'sext_ln638' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%or_ln638_4 = or i1 %and_ln620_5, i1 %and_ln617_2"   --->   Operation 282 'or' 'or_ln638_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln638_2 = select i1 %or_ln638_3, i85 %select_ln638, i85 %sext_ln638"   --->   Operation 283 'select' 'select_ln638_2' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 284 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_5 = or i1 %or_ln638_3, i1 %or_ln638_4"   --->   Operation 284 'or' 'or_ln638_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (1.05ns) (out node of the LUT)   --->   "%h_loc_5 = select i1 %or_ln638_5, i85 %select_ln638_2, i85 %select_ln623"   --->   Operation 285 'select' 'h_loc_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln154 = bitcast i64 %trunc_ln154" [src/runge_kutta_45.cpp:154]   --->   Operation 286 'bitcast' 'bitcast_ln154' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (17.4ns)   --->   "%ref_tmp = call i85 @ap_fixed_base, i64 %bitcast_ln154"   --->   Operation 287 'call' 'ref_tmp' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%tt_loc_V_addr = getelementptr i85 %tt_loc_V, i64 0, i64 0" [src/runge_kutta_45.cpp:154]   --->   Operation 288 'getelementptr' 'tt_loc_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (3.25ns)   --->   "%store_ln154 = store i85 %ref_tmp, i12 %tt_loc_V_addr" [src/runge_kutta_45.cpp:154]   --->   Operation 289 'store' 'store_ln154' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i85 %tf_loc_V"   --->   Operation 290 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%c_V_addr_2 = getelementptr i85 %c_V, i64 0, i64 0"   --->   Operation 291 'getelementptr' 'c_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%c_V_addr_3 = getelementptr i85 %c_V, i64 0, i64 1"   --->   Operation 292 'getelementptr' 'c_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%c_V_addr_4 = getelementptr i85 %c_V, i64 0, i64 2"   --->   Operation 293 'getelementptr' 'c_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%c_V_addr_5 = getelementptr i85 %c_V, i64 0, i64 3"   --->   Operation 294 'getelementptr' 'c_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%c_V_addr_6 = getelementptr i85 %c_V, i64 0, i64 4"   --->   Operation 295 'getelementptr' 'c_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%c_V_addr_7 = getelementptr i85 %c_V, i64 0, i64 5"   --->   Operation 296 'getelementptr' 'c_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%e_V_addr_1 = getelementptr i177 %e_V, i64 0, i64 0"   --->   Operation 297 'getelementptr' 'e_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%e_V_addr_2 = getelementptr i177 %e_V, i64 0, i64 1"   --->   Operation 298 'getelementptr' 'e_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%e_V_addr_3 = getelementptr i177 %e_V, i64 0, i64 2"   --->   Operation 299 'getelementptr' 'e_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%e_V_addr_4 = getelementptr i177 %e_V, i64 0, i64 3"   --->   Operation 300 'getelementptr' 'e_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%e_V_addr_5 = getelementptr i177 %e_V, i64 0, i64 4"   --->   Operation 301 'getelementptr' 'e_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%e_V_addr_6 = getelementptr i177 %e_V, i64 0, i64 5"   --->   Operation 302 'getelementptr' 'e_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%conv_i514 = sext i85 %atol_loc_V"   --->   Operation 303 'sext' 'conv_i514' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (3.00ns)   --->   "%icmp_ln1696_2 = icmp_slt  i85 %ref_tmp, i85 %tf_loc_V"   --->   Operation 304 'icmp' 'icmp_ln1696_2' <Predicate = true> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [1/1] (1.58ns)   --->   "%br_ln161 = br i1 %icmp_ln1696_2, void %while.end, void %while.body.preheader" [src/runge_kutta_45.cpp:161]   --->   Operation 305 'br' 'br_ln161' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 306 [1/1] (1.58ns)   --->   "%br_ln148 = br void %while.body" [src/runge_kutta_45.cpp:148]   --->   Operation 306 'br' 'br_ln148' <Predicate = (icmp_ln1696_2)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%lhs_V33 = phi i85 %lhs_V, void %if.end.i.i231, i85 %ref_tmp, void %while.body.preheader"   --->   Operation 307 'phi' 'lhs_V33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%sub_ln85932 = phi i15 %sub_ln859, void %if.end.i.i231, i15 0, void %while.body.preheader"   --->   Operation 308 'phi' 'sub_ln85932' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln16131 = phi i32 %tk_prev, void %if.end.i.i231, i32 0, void %while.body.preheader"   --->   Operation 309 'phi' 'zext_ln16131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%tk_next29 = phi i32 %tk_next, void %if.end.i.i231, i32 0, void %while.body.preheader"   --->   Operation 310 'phi' 'tk_next29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%cycles27 = phi i32 %cycles, void %if.end.i.i231, i32 0, void %while.body.preheader"   --->   Operation 311 'phi' 'cycles27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%flag_loc_V24 = phi i1 %flag_loc_V, void %if.end.i.i231, i1 1, void %while.body.preheader"   --->   Operation 312 'phi' 'flag_loc_V24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%h_loc_1423 = phi i85 %h_loc_8, void %if.end.i.i231, i85 %h_loc_5, void %while.body.preheader"   --->   Operation 313 'phi' 'h_loc_1423' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i32 %zext_ln16131" [src/runge_kutta_45.cpp:148]   --->   Operation 314 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%speclooptripcount_ln162 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 50000, i64 25000" [src/runge_kutta_45.cpp:162]   --->   Operation 315 'speclooptripcount' 'speclooptripcount_ln162' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/runge_kutta_45.cpp:164]   --->   Operation 316 'specloopname' 'specloopname_ln164' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (2.47ns)   --->   "%icmp_ln164 = icmp_eq  i32 %zext_ln16131, i32 4095" [src/runge_kutta_45.cpp:164]   --->   Operation 317 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (2.47ns)   --->   "%icmp_ln164_1 = icmp_ne  i32 %tk_next29, i32 0" [src/runge_kutta_45.cpp:164]   --->   Operation 318 'icmp' 'icmp_ln164_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/1] (0.97ns)   --->   "%and_ln164 = and i1 %icmp_ln164, i1 %icmp_ln164_1" [src/runge_kutta_45.cpp:164]   --->   Operation 319 'and' 'and_ln164' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %and_ln164, void %if.else, void %axi_write_yy" [src/runge_kutta_45.cpp:164]   --->   Operation 320 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (2.47ns)   --->   "%icmp_ln180 = icmp_ult  i32 %zext_ln16131, i32 4095" [src/runge_kutta_45.cpp:180]   --->   Operation 321 'icmp' 'icmp_ln180' <Predicate = (!and_ln164)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (2.55ns)   --->   "%add_ln181 = add i32 %zext_ln16131, i32 1" [src/runge_kutta_45.cpp:181]   --->   Operation 322 'add' 'add_ln181' <Predicate = (!and_ln164)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [1/1] (0.69ns)   --->   "%tk_next_1 = select i1 %icmp_ln180, i32 %add_ln181, i32 %tk_next29" [src/runge_kutta_45.cpp:180]   --->   Operation 323 'select' 'tk_next_1' <Predicate = (!and_ln164)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end154"   --->   Operation 324 'br' 'br_ln0' <Predicate = (!and_ln164)> <Delay = 1.58>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i32 %cycles27" [src/runge_kutta_45.cpp:166]   --->   Operation 325 'trunc' 'trunc_ln166' <Predicate = (and_ln164)> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node y_gap_1)   --->   "%shl_ln167 = shl i32 %cycles27, i32 15" [src/runge_kutta_45.cpp:167]   --->   Operation 326 'shl' 'shl_ln167' <Predicate = (and_ln164)> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node y_gap_1)   --->   "%shl_ln167_1 = shl i32 %cycles27, i32 13" [src/runge_kutta_45.cpp:167]   --->   Operation 327 'shl' 'shl_ln167_1' <Predicate = (and_ln164)> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (2.55ns) (out node of the LUT)   --->   "%y_gap_1 = sub i32 %shl_ln167, i32 %shl_ln167_1" [src/runge_kutta_45.cpp:167]   --->   Operation 328 'sub' 'y_gap_1' <Predicate = (and_ln164)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap_1, i3 0" [src/runge_kutta_45.cpp:169]   --->   Operation 329 'bitconcatenate' 'shl_ln2' <Predicate = (and_ln164)> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i35 %shl_ln2" [src/runge_kutta_45.cpp:169]   --->   Operation 330 'zext' 'zext_ln169' <Predicate = (and_ln164)> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (3.52ns)   --->   "%add_ln169 = add i64 %zext_ln169, i64 %yy_read" [src/runge_kutta_45.cpp:169]   --->   Operation 331 'add' 'add_ln169' <Predicate = (and_ln164)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln169, i32 4, i32 63" [src/runge_kutta_45.cpp:169]   --->   Operation 332 'partselect' 'trunc_ln6' <Predicate = (and_ln164)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i20.i15, i20 %trunc_ln166, i15 0" [src/runge_kutta_45.cpp:172]   --->   Operation 333 'bitconcatenate' 'shl_ln4' <Predicate = (and_ln164)> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i35 %shl_ln4" [src/runge_kutta_45.cpp:172]   --->   Operation 334 'zext' 'zext_ln172' <Predicate = (and_ln164)> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (3.52ns)   --->   "%add_ln172 = add i64 %zext_ln172, i64 %tt_read" [src/runge_kutta_45.cpp:172]   --->   Operation 335 'add' 'add_ln172' <Predicate = (and_ln164)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln172, i32 4, i32 63" [src/runge_kutta_45.cpp:172]   --->   Operation 336 'partselect' 'trunc_ln8' <Predicate = (and_ln164)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 73.0>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln169 = sext i60 %trunc_ln6" [src/runge_kutta_45.cpp:169]   --->   Operation 337 'sext' 'sext_ln169' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%X_BUS_addr_1 = getelementptr i128 %X_BUS, i64 %sext_ln169" [src/runge_kutta_45.cpp:169]   --->   Operation 338 'getelementptr' 'X_BUS_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (73.0ns)   --->   "%empty_65 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %X_BUS_addr_1, i32 12288" [src/runge_kutta_45.cpp:169]   --->   Operation 339 'writereq' 'empty_65' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln172 = sext i60 %trunc_ln8" [src/runge_kutta_45.cpp:172]   --->   Operation 340 'sext' 'sext_ln172' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%T_BUS_addr_1 = getelementptr i128 %T_BUS, i64 %sext_ln172" [src/runge_kutta_45.cpp:172]   --->   Operation 341 'getelementptr' 'T_BUS_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (73.0ns)   --->   "%empty_67 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %T_BUS_addr_1, i32 2048" [src/runge_kutta_45.cpp:172]   --->   Operation 342 'writereq' 'empty_67' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 343 [2/2] (0.00ns)   --->   "%call_ln169 = call void @runge_kutta_45_Pipeline_axi_write_yy, i128 %X_BUS, i60 %trunc_ln6, i85 %yy_loc_V" [src/runge_kutta_45.cpp:169]   --->   Operation 343 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 344 [2/2] (0.00ns)   --->   "%call_ln172 = call void @runge_kutta_45_Pipeline_axi_write_tt, i128 %T_BUS, i60 %trunc_ln8, i85 %tt_loc_V" [src/runge_kutta_45.cpp:172]   --->   Operation 344 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 345 [1/2] (0.00ns)   --->   "%call_ln169 = call void @runge_kutta_45_Pipeline_axi_write_yy, i128 %X_BUS, i60 %trunc_ln6, i85 %yy_loc_V" [src/runge_kutta_45.cpp:169]   --->   Operation 345 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 346 [1/2] (0.00ns)   --->   "%call_ln172 = call void @runge_kutta_45_Pipeline_axi_write_tt, i128 %T_BUS, i60 %trunc_ln8, i85 %tt_loc_V" [src/runge_kutta_45.cpp:172]   --->   Operation 346 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 73.0>
ST_16 : Operation 347 [5/5] (73.0ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:172]   --->   Operation 347 'writeresp' 'empty_66' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 348 [5/5] (73.0ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:177]   --->   Operation 348 'writeresp' 'empty_68' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 73.0>
ST_17 : Operation 349 [4/5] (73.0ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:172]   --->   Operation 349 'writeresp' 'empty_66' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 350 [4/5] (73.0ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:177]   --->   Operation 350 'writeresp' 'empty_68' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 73.0>
ST_18 : Operation 351 [3/5] (73.0ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:172]   --->   Operation 351 'writeresp' 'empty_66' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 352 [3/5] (73.0ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:177]   --->   Operation 352 'writeresp' 'empty_68' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 73.0>
ST_19 : Operation 353 [2/5] (73.0ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:172]   --->   Operation 353 'writeresp' 'empty_66' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 354 [2/5] (73.0ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:177]   --->   Operation 354 'writeresp' 'empty_68' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 73.0>
ST_20 : Operation 355 [1/5] (73.0ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:172]   --->   Operation 355 'writeresp' 'empty_66' <Predicate = (and_ln164)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 356 [1/5] (73.0ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:177]   --->   Operation 356 'writeresp' 'empty_68' <Predicate = (and_ln164)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 357 [1/1] (2.55ns)   --->   "%cycles_1 = add i32 %cycles27, i32 1" [src/runge_kutta_45.cpp:177]   --->   Operation 357 'add' 'cycles_1' <Predicate = (and_ln164)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 358 [1/1] (1.58ns)   --->   "%br_ln179 = br void %if.end154" [src/runge_kutta_45.cpp:179]   --->   Operation 358 'br' 'br_ln179' <Predicate = (and_ln164)> <Delay = 1.58>
ST_20 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i85 %lhs_V33"   --->   Operation 359 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i85 %h_loc_1423"   --->   Operation 360 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 361 [1/1] (4.12ns)   --->   "%ret_V = add i86 %sext_ln859, i86 %sext_ln859_2"   --->   Operation 361 'add' 'ret_V' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 362 [1/1] (3.01ns)   --->   "%icmp_ln1695 = icmp_sgt  i86 %ret_V, i86 %lhs_V_1"   --->   Operation 362 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 3.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 363 [1/1] (4.12ns)   --->   "%h_loc = sub i85 %tf_loc_V, i85 %lhs_V33"   --->   Operation 363 'sub' 'h_loc' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 364 [1/1] (1.05ns)   --->   "%h_loc_9 = select i1 %icmp_ln1695, i85 %h_loc, i85 %h_loc_1423" [src/runge_kutta_45.cpp:184]   --->   Operation 364 'select' 'h_loc_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 365 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_2"   --->   Operation 365 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_20 : Operation 366 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_3"   --->   Operation 366 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>

State 21 <SV = 20> <Delay = 2.31>
ST_21 : Operation 367 [1/1] (0.00ns)   --->   "%cycles = phi i32 %cycles_1, void %axi_write_yy, i32 %cycles27, void %if.else"   --->   Operation 367 'phi' 'cycles' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i32 %cycles" [src/runge_kutta_45.cpp:157]   --->   Operation 368 'trunc' 'trunc_ln157' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 369 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_4"   --->   Operation 369 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_21 : Operation 370 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_5"   --->   Operation 370 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>

State 22 <SV = 21> <Delay = 2.31>
ST_22 : Operation 371 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_6"   --->   Operation 371 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_22 : Operation 372 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_7"   --->   Operation 372 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>

State 23 <SV = 22> <Delay = 1.94>
ST_23 : Operation 373 [2/2] (1.94ns)   --->   "%call_ln190 = call void @ode_fpga, i85 %k_V, i64 0, i85 %yy_loc_V, i64 %zext_ln148, i85 %c_V, i85 %mu_loc_V" [src/runge_kutta_45.cpp:190]   --->   Operation 373 'call' 'call_ln190' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.58>
ST_24 : Operation 374 [1/1] (0.00ns)   --->   "%tk_next = phi i32 0, void %axi_write_yy, i32 %tk_next_1, void %if.else"   --->   Operation 374 'phi' 'tk_next' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln157_1 = trunc i32 %tk_next" [src/runge_kutta_45.cpp:157]   --->   Operation 375 'trunc' 'trunc_ln157_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln157_2 = trunc i32 %tk_next" [src/runge_kutta_45.cpp:157]   --->   Operation 376 'trunc' 'trunc_ln157_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 377 [1/2] (0.00ns)   --->   "%call_ln190 = call void @ode_fpga, i85 %k_V, i64 0, i85 %yy_loc_V, i64 %zext_ln148, i85 %c_V, i85 %mu_loc_V" [src/runge_kutta_45.cpp:190]   --->   Operation 377 'call' 'call_ln190' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 378 [1/1] (0.00ns)   --->   "%agg_tmp = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %h_loc_9, i55 0" [src/runge_kutta_45.cpp:184]   --->   Operation 378 'bitconcatenate' 'agg_tmp' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln192 = sext i140 %agg_tmp" [src/runge_kutta_45.cpp:192]   --->   Operation 379 'sext' 'sext_ln192' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 380 [1/1] (1.58ns)   --->   "%br_ln192 = br void %k_middle.split" [src/runge_kutta_45.cpp:192]   --->   Operation 380 'br' 'br_ln192' <Predicate = true> <Delay = 1.58>

State 25 <SV = 24> <Delay = 1.78>
ST_25 : Operation 381 [1/1] (0.00ns)   --->   "%i_814 = phi i3 1, void %if.end154, i3 %i, void %for.inc219"   --->   Operation 381 'phi' 'i_814' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 382 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i3 %i_814" [src/runge_kutta_45.cpp:192]   --->   Operation 383 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln883 = zext i3 %i_814"   --->   Operation 384 'zext' 'zext_ln883' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_814, i2 0"   --->   Operation 385 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 386 [1/1] (1.78ns)   --->   "%add_ln883 = add i5 %tmp_s, i5 %zext_ln883"   --->   Operation 386 'add' 'add_ln883' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 387 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/runge_kutta_45.cpp:192]   --->   Operation 387 'specloopname' 'specloopname_ln192' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 388 [1/1] (1.58ns)   --->   "%br_ln194 = br void %for.body184.split" [src/runge_kutta_45.cpp:194]   --->   Operation 388 'br' 'br_ln194' <Predicate = true> <Delay = 1.58>

State 26 <SV = 25> <Delay = 6.74>
ST_26 : Operation 389 [1/1] (0.00ns)   --->   "%n_113 = phi i3 0, void %k_middle.split, i3 %n, void %for.body184.split"   --->   Operation 389 'phi' 'n_113' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 390 [1/1] (1.65ns)   --->   "%n = add i3 %n_113, i3 1" [src/runge_kutta_45.cpp:194]   --->   Operation 390 'add' 'n' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 391 [2/2] (6.74ns)   --->   "%call_ln192 = call void @runge_kutta_45_Pipeline_k_inner, i3 %i_814, i5 %add_ln883, i3 %n_113, i85 %k_V, i177 %sum_V_1_0_loc, i60 %A" [src/runge_kutta_45.cpp:192]   --->   Operation 391 'call' 'call_ln192' <Predicate = true> <Delay = 6.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.71>
ST_27 : Operation 392 [1/2] (2.71ns)   --->   "%call_ln192 = call void @runge_kutta_45_Pipeline_k_inner, i3 %i_814, i5 %add_ln883, i3 %n_113, i85 %k_V, i177 %sum_V_1_0_loc, i60 %A" [src/runge_kutta_45.cpp:192]   --->   Operation 392 'call' 'call_ln192' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 51.6>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 393 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 394 [1/1] (0.00ns)   --->   "%specpipeline_ln195 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [src/runge_kutta_45.cpp:195]   --->   Operation 394 'specpipeline' 'specpipeline_ln195' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/runge_kutta_45.cpp:197]   --->   Operation 395 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 396 [1/1] (0.00ns)   --->   "%sum_V_1_0_loc_load = load i177 %sum_V_1_0_loc"   --->   Operation 396 'load' 'sum_V_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 397 [1/1] (49.2ns)   --->   "%op_V_2 = call i177 @multiply, i177 %sext_ln192, i177 %sum_V_1_0_loc_load" [src/runge_kutta_45.cpp:205]   --->   Operation 397 'call' 'op_V_2' <Predicate = true> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %op_V_2, i32 55, i32 139"   --->   Operation 398 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i3 %n_113" [src/runge_kutta_45.cpp:194]   --->   Operation 399 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 400 [1/1] (0.00ns)   --->   "%c_V_addr_1 = getelementptr i85 %c_V, i64 0, i64 %zext_ln194" [src/runge_kutta_45.cpp:205]   --->   Operation 400 'getelementptr' 'c_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 401 [1/1] (2.31ns)   --->   "%store_ln205 = store i85 %trunc_ln864_1, i3 %c_V_addr_1" [src/runge_kutta_45.cpp:205]   --->   Operation 401 'store' 'store_ln205' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_28 : Operation 402 [1/1] (1.13ns)   --->   "%icmp_ln194 = icmp_eq  i3 %n_113, i3 5" [src/runge_kutta_45.cpp:194]   --->   Operation 402 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %for.body184.split, void %for.inc219" [src/runge_kutta_45.cpp:194]   --->   Operation 403 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 404 [1/1] (1.65ns)   --->   "%i = add i3 %i_814, i3 1" [src/runge_kutta_45.cpp:192]   --->   Operation 404 'add' 'i' <Predicate = (icmp_ln194)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 405 [1/1] (1.13ns)   --->   "%icmp_ln192 = icmp_eq  i3 %i, i3 6" [src/runge_kutta_45.cpp:192]   --->   Operation 405 'icmp' 'icmp_ln192' <Predicate = (icmp_ln194)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.94>
ST_29 : Operation 406 [2/2] (1.94ns)   --->   "%call_ln208 = call void @ode_fpga, i85 %k_V, i64 %zext_ln192, i85 %yy_loc_V, i64 %zext_ln148, i85 %c_V, i85 %mu_loc_V" [src/runge_kutta_45.cpp:208]   --->   Operation 406 'call' 'call_ln208' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.58>
ST_30 : Operation 407 [1/2] (0.00ns)   --->   "%call_ln208 = call void @ode_fpga, i85 %k_V, i64 %zext_ln192, i85 %yy_loc_V, i64 %zext_ln148, i85 %c_V, i85 %mu_loc_V" [src/runge_kutta_45.cpp:208]   --->   Operation 407 'call' 'call_ln208' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %k_middle.split, void %for.body226.split.preheader" [src/runge_kutta_45.cpp:192]   --->   Operation 408 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 409 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body226.split"   --->   Operation 409 'br' 'br_ln0' <Predicate = (icmp_ln192)> <Delay = 1.58>

State 31 <SV = 30> <Delay = 4.98>
ST_31 : Operation 410 [1/1] (0.00ns)   --->   "%n12 = phi i3 %n_3, void %for.body226.split, i3 0, void %for.body226.split.preheader"   --->   Operation 410 'phi' 'n12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i3 %n12" [src/runge_kutta_45.cpp:212]   --->   Operation 411 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln883_7 = zext i3 %n12"   --->   Operation 412 'zext' 'zext_ln883_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 413 [1/1] (0.00ns)   --->   "%k_V_addr = getelementptr i85 %k_V, i64 0, i64 %zext_ln212"   --->   Operation 413 'getelementptr' 'k_V_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 414 [1/1] (1.73ns)   --->   "%add_ln883_1 = add i4 %zext_ln883_7, i4 6"   --->   Operation 414 'add' 'add_ln883_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln883_8 = zext i4 %add_ln883_1"   --->   Operation 415 'zext' 'zext_ln883_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 416 [1/1] (0.00ns)   --->   "%k_V_addr_1 = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_8"   --->   Operation 416 'getelementptr' 'k_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 417 [2/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr"   --->   Operation 417 'load' 'k_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_31 : Operation 418 [2/2] (3.25ns)   --->   "%k_V_load_1 = load i6 %k_V_addr_1"   --->   Operation 418 'load' 'k_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 32 <SV = 31> <Delay = 62.2>
ST_32 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln883_6 = zext i3 %n12"   --->   Operation 419 'zext' 'zext_ln883_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 420 [1/1] (1.78ns)   --->   "%add_ln883_2 = add i5 %zext_ln883_6, i5 12"   --->   Operation 420 'add' 'add_ln883_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln883_9 = zext i5 %add_ln883_2"   --->   Operation 421 'zext' 'zext_ln883_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 422 [1/1] (0.00ns)   --->   "%k_V_addr_2 = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_9"   --->   Operation 422 'getelementptr' 'k_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 423 [1/1] (1.78ns)   --->   "%add_ln883_3 = add i5 %zext_ln883_6, i5 18"   --->   Operation 423 'add' 'add_ln883_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln883_10 = zext i5 %add_ln883_3"   --->   Operation 424 'zext' 'zext_ln883_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 425 [1/1] (0.00ns)   --->   "%k_V_addr_3 = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_10"   --->   Operation 425 'getelementptr' 'k_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 426 [1/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr"   --->   Operation 426 'load' 'k_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_32 : Operation 427 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load, i55 0"   --->   Operation 427 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i140 %shl_ln7" [src/runge_kutta_45.cpp:219]   --->   Operation 428 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 429 [1/1] (59.0ns)   --->   "%sum_V = call i177 @macply, i177 0, i177 118314056021301386787160953192448, i177 %sext_ln219" [src/runge_kutta_45.cpp:219]   --->   Operation 429 'call' 'sum_V' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 430 [1/2] (3.25ns)   --->   "%k_V_load_1 = load i6 %k_V_addr_1"   --->   Operation 430 'load' 'k_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_32 : Operation 431 [2/2] (3.25ns)   --->   "%k_V_load_2 = load i6 %k_V_addr_2"   --->   Operation 431 'load' 'k_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_32 : Operation 432 [2/2] (3.25ns)   --->   "%k_V_load_3 = load i6 %k_V_addr_3"   --->   Operation 432 'load' 'k_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 33 <SV = 32> <Delay = 59.0>
ST_33 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln883_5 = zext i3 %n12"   --->   Operation 433 'zext' 'zext_ln883_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %n12"   --->   Operation 434 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln883 = sext i4 %tmp_7"   --->   Operation 435 'sext' 'sext_ln883' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln883_11 = zext i5 %sext_ln883"   --->   Operation 436 'zext' 'zext_ln883_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 437 [1/1] (0.00ns)   --->   "%k_V_addr_4 = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_11"   --->   Operation 437 'getelementptr' 'k_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 438 [1/1] (1.82ns)   --->   "%add_ln883_4 = add i6 %zext_ln883_5, i6 30"   --->   Operation 438 'add' 'add_ln883_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln883_12 = zext i6 %add_ln883_4"   --->   Operation 439 'zext' 'zext_ln883_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 440 [1/1] (0.00ns)   --->   "%k_V_addr_5 = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_12"   --->   Operation 440 'getelementptr' 'k_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln884_1 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_1, i55 0"   --->   Operation 441 'bitconcatenate' 'shl_ln884_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln219_1 = sext i140 %shl_ln884_1" [src/runge_kutta_45.cpp:219]   --->   Operation 442 'sext' 'sext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 443 [1/1] (59.0ns)   --->   "%sum_V_1 = call i177 @macply, i177 %sum_V, i177 0, i177 %sext_ln219_1" [src/runge_kutta_45.cpp:219]   --->   Operation 443 'call' 'sum_V_1' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 444 [1/2] (3.25ns)   --->   "%k_V_load_2 = load i6 %k_V_addr_2"   --->   Operation 444 'load' 'k_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_33 : Operation 445 [1/2] (3.25ns)   --->   "%k_V_load_3 = load i6 %k_V_addr_3"   --->   Operation 445 'load' 'k_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_33 : Operation 446 [2/2] (3.25ns)   --->   "%k_V_load_4 = load i6 %k_V_addr_4"   --->   Operation 446 'load' 'k_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_33 : Operation 447 [2/2] (3.25ns)   --->   "%k_V_load_5 = load i6 %k_V_addr_5"   --->   Operation 447 'load' 'k_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_33 : Operation 448 [1/1] (1.13ns)   --->   "%icmp_ln212 = icmp_eq  i3 %n12, i3 5" [src/runge_kutta_45.cpp:212]   --->   Operation 448 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %for.body226.split, void %for.end252" [src/runge_kutta_45.cpp:212]   --->   Operation 449 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 59.0>
ST_34 : Operation 450 [1/1] (1.82ns)   --->   "%add_ln883_5 = add i6 %zext_ln883_5, i6 36"   --->   Operation 450 'add' 'add_ln883_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln883_13 = zext i6 %add_ln883_5"   --->   Operation 451 'zext' 'zext_ln883_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 452 [1/1] (0.00ns)   --->   "%k_V_addr_6 = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_13"   --->   Operation 452 'getelementptr' 'k_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 453 [1/1] (0.00ns)   --->   "%shl_ln884_2 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_2, i55 0"   --->   Operation 453 'bitconcatenate' 'shl_ln884_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln219_2 = sext i140 %shl_ln884_2" [src/runge_kutta_45.cpp:219]   --->   Operation 454 'sext' 'sext_ln219_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 455 [1/1] (59.0ns)   --->   "%sum_V_2 = call i177 @macply, i177 %sum_V_1, i177 583142055091512541234654844289024, i177 %sext_ln219_2" [src/runge_kutta_45.cpp:219]   --->   Operation 455 'call' 'sum_V_2' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 456 [1/2] (3.25ns)   --->   "%k_V_load_4 = load i6 %k_V_addr_4"   --->   Operation 456 'load' 'k_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_34 : Operation 457 [1/2] (3.25ns)   --->   "%k_V_load_5 = load i6 %k_V_addr_5"   --->   Operation 457 'load' 'k_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_34 : Operation 458 [2/2] (3.25ns)   --->   "%k_V_load_6 = load i6 %k_V_addr_6"   --->   Operation 458 'load' 'k_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 35 <SV = 34> <Delay = 59.0>
ST_35 : Operation 459 [1/1] (0.00ns)   --->   "%shl_ln884_3 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_3, i55 0"   --->   Operation 459 'bitconcatenate' 'shl_ln884_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln219_3 = sext i140 %shl_ln884_3" [src/runge_kutta_45.cpp:219]   --->   Operation 460 'sext' 'sext_ln219_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 461 [1/1] (59.0ns)   --->   "%sum_V_3 = call i177 @macply, i177 %sum_V_2, i177 845100400152152886292739444965376, i177 %sext_ln219_3" [src/runge_kutta_45.cpp:219]   --->   Operation 461 'call' 'sum_V_3' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 462 [1/2] (3.25ns)   --->   "%k_V_load_6 = load i6 %k_V_addr_6"   --->   Operation 462 'load' 'k_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 36 <SV = 35> <Delay = 59.0>
ST_36 : Operation 463 [1/1] (0.00ns)   --->   "%shl_ln884_4 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_4, i55 0"   --->   Operation 463 'bitconcatenate' 'shl_ln884_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln219_4 = sext i140 %shl_ln884_4" [src/runge_kutta_45.cpp:219]   --->   Operation 464 'sext' 'sext_ln219_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 465 [1/1] (59.0ns)   --->   "%sum_V_4 = call i177 @macply, i177 %sum_V_3, i177 191561942608236107294374910188098212096047914411884544, i177 %sext_ln219_4" [src/runge_kutta_45.cpp:219]   --->   Operation 465 'call' 'sum_V_4' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 59.0>
ST_37 : Operation 466 [1/1] (0.00ns)   --->   "%shl_ln884_5 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_5, i55 0"   --->   Operation 466 'bitconcatenate' 'shl_ln884_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln219_5 = sext i140 %shl_ln884_5" [src/runge_kutta_45.cpp:219]   --->   Operation 467 'sext' 'sext_ln219_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 468 [1/1] (59.0ns)   --->   "%sum_V_5 = call i177 @macply, i177 %sum_V_4, i177 169985909059175913083747681959936, i177 %sext_ln219_5" [src/runge_kutta_45.cpp:219]   --->   Operation 468 'call' 'sum_V_5' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 469 [1/1] (1.65ns)   --->   "%n_3 = add i3 %n12, i3 1" [src/runge_kutta_45.cpp:212]   --->   Operation 469 'add' 'n_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 59.0>
ST_38 : Operation 470 [1/1] (0.00ns)   --->   "%shl_ln884_6 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_6, i55 0"   --->   Operation 470 'bitconcatenate' 'shl_ln884_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln219_6 = sext i140 %shl_ln884_6" [src/runge_kutta_45.cpp:219]   --->   Operation 471 'sext' 'sext_ln219_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 472 [1/1] (59.0ns)   --->   "%sum_V_6 = call i177 @macply, i177 %sum_V_5, i177 0, i177 %sext_ln219_6" [src/runge_kutta_45.cpp:219]   --->   Operation 472 'call' 'sum_V_6' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 51.6>
ST_39 : Operation 473 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 473 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 474 [1/1] (0.00ns)   --->   "%specpipeline_ln213 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [src/runge_kutta_45.cpp:213]   --->   Operation 474 'specpipeline' 'specpipeline_ln213' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 475 [1/1] (0.00ns)   --->   "%specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/runge_kutta_45.cpp:215]   --->   Operation 475 'specloopname' 'specloopname_ln215' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 476 [1/1] (49.2ns)   --->   "%op_V_1 = call i177 @multiply, i177 %sext_ln192, i177 %sum_V_6" [src/runge_kutta_45.cpp:222]   --->   Operation 476 'call' 'op_V_1' <Predicate = true> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %op_V_1, i32 55, i32 139"   --->   Operation 477 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 478 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr i85 %c_V, i64 0, i64 %zext_ln212" [src/runge_kutta_45.cpp:222]   --->   Operation 478 'getelementptr' 'c_V_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 479 [1/1] (2.31ns)   --->   "%store_ln222 = store i85 %trunc_ln, i3 %c_V_addr" [src/runge_kutta_45.cpp:222]   --->   Operation 479 'store' 'store_ln222' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 480 [2/2] (1.94ns)   --->   "%call_ln224 = call void @ode_fpga, i85 %k_V, i64 6, i85 %yy_loc_V, i64 %zext_ln148, i85 %c_V, i85 %mu_loc_V" [src/runge_kutta_45.cpp:224]   --->   Operation 480 'call' 'call_ln224' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 481 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_1"   --->   Operation 481 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_40 : Operation 482 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_2"   --->   Operation 482 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 483 [1/2] (0.00ns)   --->   "%call_ln224 = call void @ode_fpga, i85 %k_V, i64 6, i85 %yy_loc_V, i64 %zext_ln148, i85 %c_V, i85 %mu_loc_V" [src/runge_kutta_45.cpp:224]   --->   Operation 483 'call' 'call_ln224' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 484 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_3"   --->   Operation 484 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_41 : Operation 485 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_4"   --->   Operation 485 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 486 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_5"   --->   Operation 486 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_42 : Operation 487 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_6"   --->   Operation 487 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_42 : Operation 488 [1/1] (1.58ns)   --->   "%br_ln227 = br void %for.body275.split" [src/runge_kutta_45.cpp:227]   --->   Operation 488 'br' 'br_ln227' <Predicate = true> <Delay = 1.58>

State 43 <SV = 42> <Delay = 4.98>
ST_43 : Operation 489 [1/1] (0.00ns)   --->   "%n_211 = phi i3 0, void %for.end252, i3 %n_4, void %for.body275.split"   --->   Operation 489 'phi' 'n_211' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i3 %n_211" [src/runge_kutta_45.cpp:227]   --->   Operation 490 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln883_16 = zext i3 %n_211"   --->   Operation 491 'zext' 'zext_ln883_16' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 492 [1/1] (0.00ns)   --->   "%k_V_addr_7 = getelementptr i85 %k_V, i64 0, i64 %zext_ln227"   --->   Operation 492 'getelementptr' 'k_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 493 [1/1] (1.73ns)   --->   "%add_ln883_6 = add i4 %zext_ln883_16, i4 6"   --->   Operation 493 'add' 'add_ln883_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln883_17 = zext i4 %add_ln883_6"   --->   Operation 494 'zext' 'zext_ln883_17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 495 [1/1] (0.00ns)   --->   "%k_V_addr_8 = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_17"   --->   Operation 495 'getelementptr' 'k_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 496 [1/1] (0.00ns)   --->   "%e_V_addr = getelementptr i177 %e_V, i64 0, i64 %zext_ln227" [src/runge_kutta_45.cpp:227]   --->   Operation 496 'getelementptr' 'e_V_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 497 [2/2] (3.25ns)   --->   "%k_V_load_7 = load i6 %k_V_addr_7"   --->   Operation 497 'load' 'k_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_43 : Operation 498 [2/2] (3.25ns)   --->   "%e_V_load = load i3 %e_V_addr" [src/runge_kutta_45.cpp:233]   --->   Operation 498 'load' 'e_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_43 : Operation 499 [2/2] (3.25ns)   --->   "%k_V_load_8 = load i6 %k_V_addr_8"   --->   Operation 499 'load' 'k_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 44 <SV = 43> <Delay = 62.2>
ST_44 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln883_15 = zext i3 %n_211"   --->   Operation 500 'zext' 'zext_ln883_15' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 501 [1/1] (1.78ns)   --->   "%add_ln883_7 = add i5 %zext_ln883_15, i5 12"   --->   Operation 501 'add' 'add_ln883_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln883_18 = zext i5 %add_ln883_7"   --->   Operation 502 'zext' 'zext_ln883_18' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 503 [1/1] (0.00ns)   --->   "%k_V_addr_9 = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_18"   --->   Operation 503 'getelementptr' 'k_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 504 [1/1] (1.78ns)   --->   "%add_ln883_8 = add i5 %zext_ln883_15, i5 18"   --->   Operation 504 'add' 'add_ln883_8' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln883_19 = zext i5 %add_ln883_8"   --->   Operation 505 'zext' 'zext_ln883_19' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 506 [1/1] (0.00ns)   --->   "%k_V_addr_10 = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_19"   --->   Operation 506 'getelementptr' 'k_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 507 [1/2] (3.25ns)   --->   "%k_V_load_7 = load i6 %k_V_addr_7"   --->   Operation 507 'load' 'k_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_44 : Operation 508 [1/1] (0.00ns)   --->   "%shl_ln884_7 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_7, i55 0"   --->   Operation 508 'bitconcatenate' 'shl_ln884_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln233 = sext i140 %shl_ln884_7" [src/runge_kutta_45.cpp:233]   --->   Operation 509 'sext' 'sext_ln233' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 510 [1/2] (3.25ns)   --->   "%e_V_load = load i3 %e_V_addr" [src/runge_kutta_45.cpp:233]   --->   Operation 510 'load' 'e_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_44 : Operation 511 [1/1] (59.0ns)   --->   "%macply_ret1 = call i177 @macply, i177 %e_V_load, i177 1600056757621407474003122061312, i177 %sext_ln233" [src/runge_kutta_45.cpp:233]   --->   Operation 511 'call' 'macply_ret1' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 512 [1/2] (3.25ns)   --->   "%k_V_load_8 = load i6 %k_V_addr_8"   --->   Operation 512 'load' 'k_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_44 : Operation 513 [2/2] (3.25ns)   --->   "%k_V_load_9 = load i6 %k_V_addr_9"   --->   Operation 513 'load' 'k_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_44 : Operation 514 [2/2] (3.25ns)   --->   "%k_V_load_10 = load i6 %k_V_addr_10"   --->   Operation 514 'load' 'k_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 45 <SV = 44> <Delay = 59.0>
ST_45 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln883_14 = zext i3 %n_211"   --->   Operation 515 'zext' 'zext_ln883_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %n_211"   --->   Operation 516 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln883_1 = sext i4 %tmp_8"   --->   Operation 517 'sext' 'sext_ln883_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln883_20 = zext i5 %sext_ln883_1"   --->   Operation 518 'zext' 'zext_ln883_20' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 519 [1/1] (0.00ns)   --->   "%k_V_addr_11 = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_20"   --->   Operation 519 'getelementptr' 'k_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 520 [1/1] (1.82ns)   --->   "%add_ln883_9 = add i6 %zext_ln883_14, i6 30"   --->   Operation 520 'add' 'add_ln883_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln883_21 = zext i6 %add_ln883_9"   --->   Operation 521 'zext' 'zext_ln883_21' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 522 [1/1] (0.00ns)   --->   "%k_V_addr_12 = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_21"   --->   Operation 522 'getelementptr' 'k_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln884_8 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_8, i55 0"   --->   Operation 523 'bitconcatenate' 'shl_ln884_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln233_1 = sext i140 %shl_ln884_8" [src/runge_kutta_45.cpp:233]   --->   Operation 524 'sext' 'sext_ln233_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 525 [1/1] (59.0ns)   --->   "%macply_ret2 = call i177 @macply, i177 %macply_ret1, i177 0, i177 %sext_ln233_1" [src/runge_kutta_45.cpp:233]   --->   Operation 525 'call' 'macply_ret2' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 526 [1/2] (3.25ns)   --->   "%k_V_load_9 = load i6 %k_V_addr_9"   --->   Operation 526 'load' 'k_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_45 : Operation 527 [1/2] (3.25ns)   --->   "%k_V_load_10 = load i6 %k_V_addr_10"   --->   Operation 527 'load' 'k_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_45 : Operation 528 [2/2] (3.25ns)   --->   "%k_V_load_11 = load i6 %k_V_addr_11"   --->   Operation 528 'load' 'k_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_45 : Operation 529 [2/2] (3.25ns)   --->   "%k_V_load_12 = load i6 %k_V_addr_12"   --->   Operation 529 'load' 'k_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_45 : Operation 530 [1/1] (1.13ns)   --->   "%icmp_ln227 = icmp_eq  i3 %n_211, i3 5" [src/runge_kutta_45.cpp:227]   --->   Operation 530 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %for.body275.split, void %for.body303.preheader" [src/runge_kutta_45.cpp:227]   --->   Operation 531 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 59.0>
ST_46 : Operation 532 [1/1] (1.82ns)   --->   "%add_ln883_10 = add i6 %zext_ln883_14, i6 36"   --->   Operation 532 'add' 'add_ln883_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln883_22 = zext i6 %add_ln883_10"   --->   Operation 533 'zext' 'zext_ln883_22' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 534 [1/1] (0.00ns)   --->   "%k_V_addr_13 = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_22"   --->   Operation 534 'getelementptr' 'k_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 535 [1/1] (0.00ns)   --->   "%shl_ln884_9 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_9, i55 0"   --->   Operation 535 'bitconcatenate' 'shl_ln884_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln233_2 = sext i140 %shl_ln884_9" [src/runge_kutta_45.cpp:233]   --->   Operation 536 'sext' 'sext_ln233_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 537 [1/1] (59.0ns)   --->   "%macply_ret3 = call i177 @macply, i177 %macply_ret2, i177 191561942608236107294787857982333781638316857338363904, i177 %sext_ln233_2" [src/runge_kutta_45.cpp:233]   --->   Operation 537 'call' 'macply_ret3' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 538 [1/2] (3.25ns)   --->   "%k_V_load_11 = load i6 %k_V_addr_11"   --->   Operation 538 'load' 'k_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_46 : Operation 539 [1/2] (3.25ns)   --->   "%k_V_load_12 = load i6 %k_V_addr_12"   --->   Operation 539 'load' 'k_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_46 : Operation 540 [2/2] (3.25ns)   --->   "%k_V_load_13 = load i6 %k_V_addr_13"   --->   Operation 540 'load' 'k_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 47 <SV = 46> <Delay = 59.0>
ST_47 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln884_s = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_10, i55 0"   --->   Operation 541 'bitconcatenate' 'shl_ln884_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln233_3 = sext i140 %shl_ln884_s" [src/runge_kutta_45.cpp:233]   --->   Operation 542 'sext' 'sext_ln233_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 543 [1/1] (59.0ns)   --->   "%macply_ret4 = call i177 @macply, i177 %macply_ret3, i177 48001702728642296277687699767296, i177 %sext_ln233_3" [src/runge_kutta_45.cpp:233]   --->   Operation 543 'call' 'macply_ret4' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 544 [1/2] (3.25ns)   --->   "%k_V_load_13 = load i6 %k_V_addr_13"   --->   Operation 544 'load' 'k_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 48 <SV = 47> <Delay = 59.0>
ST_48 : Operation 545 [1/1] (0.00ns)   --->   "%shl_ln884_10 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_11, i55 0"   --->   Operation 545 'bitconcatenate' 'shl_ln884_10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln233_4 = sext i140 %shl_ln884_10" [src/runge_kutta_45.cpp:233]   --->   Operation 546 'sext' 'sext_ln233_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 547 [1/1] (59.0ns)   --->   "%macply_ret5 = call i177 @macply, i177 %macply_ret4, i177 191561942608236107294727353410224156958960419417882624, i177 %sext_ln233_4" [src/runge_kutta_45.cpp:233]   --->   Operation 547 'call' 'macply_ret5' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 59.0>
ST_49 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln884_11 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_12, i55 0"   --->   Operation 548 'bitconcatenate' 'shl_ln884_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln233_5 = sext i140 %shl_ln884_11" [src/runge_kutta_45.cpp:233]   --->   Operation 549 'sext' 'sext_ln233_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 550 [1/1] (59.0ns)   --->   "%macply_ret6 = call i177 @macply, i177 %macply_ret5, i177 54395490898936305157166185054208, i177 %sext_ln233_5" [src/runge_kutta_45.cpp:233]   --->   Operation 550 'call' 'macply_ret6' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 551 [1/1] (1.65ns)   --->   "%n_4 = add i3 %n_211, i3 1" [src/runge_kutta_45.cpp:227]   --->   Operation 551 'add' 'n_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 59.0>
ST_50 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln884_12 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load_13, i55 0"   --->   Operation 552 'bitconcatenate' 'shl_ln884_12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln233_6 = sext i140 %shl_ln884_12" [src/runge_kutta_45.cpp:233]   --->   Operation 553 'sext' 'sext_ln233_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 554 [1/1] (59.0ns)   --->   "%macply_ret7 = call i177 @macply, i177 %macply_ret6, i177 191561942608236107294760926538422805286869834074685440, i177 %sext_ln233_6" [src/runge_kutta_45.cpp:233]   --->   Operation 554 'call' 'macply_ret7' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 52.5>
ST_51 : Operation 555 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 555 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 556 [1/1] (0.00ns)   --->   "%specpipeline_ln228 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [src/runge_kutta_45.cpp:228]   --->   Operation 556 'specpipeline' 'specpipeline_ln228' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 557 [1/1] (0.00ns)   --->   "%specloopname_ln227 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/runge_kutta_45.cpp:227]   --->   Operation 557 'specloopname' 'specloopname_ln227' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 558 [1/1] (49.2ns)   --->   "%ref_tmp2 = call i177 @multiply, i177 %sext_ln192, i177 %macply_ret7" [src/runge_kutta_45.cpp:236]   --->   Operation 558 'call' 'ref_tmp2' <Predicate = true> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 559 [1/1] (3.25ns)   --->   "%store_ln236 = store i177 %ref_tmp2, i3 %e_V_addr" [src/runge_kutta_45.cpp:236]   --->   Operation 559 'store' 'store_ln236' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 560 [2/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i177 %e_V, i177 %p_Val2_20_loc"   --->   Operation 560 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 2.71>
ST_53 : Operation 561 [1/2] (2.71ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i177 %e_V, i177 %p_Val2_20_loc"   --->   Operation 561 'call' 'call_ln0' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 1.58>
ST_54 : Operation 562 [1/1] (0.00ns)   --->   "%p_Val2_20_loc_load = load i177 %p_Val2_20_loc"   --->   Operation 562 'load' 'p_Val2_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 563 [2/2] (1.58ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i177 %p_Val2_20_loc_load, i89 %Q_V_5_loc"   --->   Operation 563 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 1.48>
ST_55 : Operation 564 [1/2] (1.48ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i177 %p_Val2_20_loc_load, i89 %Q_V_5_loc"   --->   Operation 564 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 8.24>
ST_56 : Operation 565 [1/1] (0.00ns)   --->   "%Q_V_5_loc_load = load i89 %Q_V_5_loc"   --->   Operation 565 'load' 'Q_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 566 [1/1] (3.04ns)   --->   "%icmp_ln1698 = icmp_ugt  i89 %Q_V_5_loc_load, i89 %conv_i514"   --->   Operation 566 'icmp' 'icmp_ln1698' <Predicate = true> <Delay = 3.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln1698, void %update_1, void %if.else345" [src/runge_kutta_45.cpp:248]   --->   Operation 567 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 568 [1/1] (0.00ns)   --->   "%idxprom331 = zext i32 %tk_next" [src/runge_kutta_45.cpp:180]   --->   Operation 568 'zext' 'idxprom331' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_56 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln157_2, i3 0" [src/runge_kutta_45.cpp:252]   --->   Operation 569 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_56 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %trunc_ln157_1, i1 0" [src/runge_kutta_45.cpp:252]   --->   Operation 570 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_56 : Operation 571 [1/1] (1.94ns)   --->   "%sub_ln252 = sub i15 %tmp_9, i15 %tmp_10" [src/runge_kutta_45.cpp:252]   --->   Operation 571 'sub' 'sub_ln252' <Predicate = (!icmp_ln1698)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 572 [2/2] (5.19ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update_1, i15 %sub_ln85932, i85 %yy_loc_V, i15 %sub_ln252, i85 %c_V"   --->   Operation 572 'call' 'call_ln859' <Predicate = (!icmp_ln1698)> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 573 [1/1] (4.12ns)   --->   "%add_ln859 = add i85 %lhs_V33, i85 %h_loc_9"   --->   Operation 573 'add' 'add_ln859' <Predicate = (!icmp_ln1698)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 574 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_2 = getelementptr i85 %tt_loc_V, i64 0, i64 %idxprom331" [src/runge_kutta_45.cpp:254]   --->   Operation 574 'getelementptr' 'tt_loc_V_addr_2' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_56 : Operation 575 [1/1] (3.25ns)   --->   "%store_ln254 = store i85 %add_ln859, i12 %tt_loc_V_addr_2" [src/runge_kutta_45.cpp:254]   --->   Operation 575 'store' 'store_ln254' <Predicate = (!icmp_ln1698)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_56 : Operation 576 [1/1] (3.00ns)   --->   "%icmp_ln1698_1 = icmp_sgt  i85 %h_loc_9, i85 %h_min_loc_7"   --->   Operation 576 'icmp' 'icmp_ln1698_1' <Predicate = (icmp_ln1698)> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 577 [1/1] (1.70ns)   --->   "%br_ln260 = br i1 %icmp_ln1698_1, void %update_2, void %if.end.i.i231" [src/runge_kutta_45.cpp:260]   --->   Operation 577 'br' 'br_ln260' <Predicate = (icmp_ln1698)> <Delay = 1.70>
ST_56 : Operation 578 [1/1] (0.00ns)   --->   "%idxprom361 = zext i32 %tk_next" [src/runge_kutta_45.cpp:180]   --->   Operation 578 'zext' 'idxprom361' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_56 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln157_2, i3 0" [src/runge_kutta_45.cpp:263]   --->   Operation 579 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_56 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %trunc_ln157_1, i1 0" [src/runge_kutta_45.cpp:263]   --->   Operation 580 'bitconcatenate' 'tmp_12' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_56 : Operation 581 [1/1] (1.94ns)   --->   "%sub_ln263 = sub i15 %tmp_11, i15 %tmp_12" [src/runge_kutta_45.cpp:263]   --->   Operation 581 'sub' 'sub_ln263' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 582 [2/2] (5.19ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update_2, i15 %sub_ln85932, i85 %yy_loc_V, i15 %sub_ln263, i85 %c_V"   --->   Operation 582 'call' 'call_ln859' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 583 [1/1] (4.12ns)   --->   "%add_ln859_2 = add i85 %lhs_V33, i85 %h_loc_9"   --->   Operation 583 'add' 'add_ln859_2' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 584 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_3 = getelementptr i85 %tt_loc_V, i64 0, i64 %idxprom361" [src/runge_kutta_45.cpp:265]   --->   Operation 584 'getelementptr' 'tt_loc_V_addr_3' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_56 : Operation 585 [1/1] (3.25ns)   --->   "%store_ln265 = store i85 %add_ln859_2, i12 %tt_loc_V_addr_3" [src/runge_kutta_45.cpp:265]   --->   Operation 585 'store' 'store_ln265' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>

State 57 <SV = 56> <Delay = 4.96>
ST_57 : Operation 586 [1/2] (0.00ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update_1, i15 %sub_ln85932, i85 %yy_loc_V, i15 %sub_ln252, i85 %c_V"   --->   Operation 586 'call' 'call_ln859' <Predicate = (!icmp_ln1698)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 587 [1/1] (1.70ns)   --->   "%br_ln259 = br void %if.end.i.i231" [src/runge_kutta_45.cpp:259]   --->   Operation 587 'br' 'br_ln259' <Predicate = (!icmp_ln1698)> <Delay = 1.70>
ST_57 : Operation 588 [1/2] (0.00ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update_2, i15 %sub_ln85932, i85 %yy_loc_V, i15 %sub_ln263, i85 %c_V"   --->   Operation 588 'call' 'call_ln859' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 589 [1/1] (1.70ns)   --->   "%br_ln270 = br void %if.end.i.i231" [src/runge_kutta_45.cpp:270]   --->   Operation 589 'br' 'br_ln270' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 1.70>
ST_57 : Operation 590 [1/1] (0.00ns)   --->   "%tk_prev = phi i32 %tk_next, void %update_2, i32 %tk_next, void %update_1, i32 %zext_ln16131, void %if.else345"   --->   Operation 590 'phi' 'tk_prev' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i32 %tk_prev" [src/runge_kutta_45.cpp:159]   --->   Operation 591 'trunc' 'trunc_ln159' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln159_1 = trunc i32 %tk_prev" [src/runge_kutta_45.cpp:159]   --->   Operation 592 'trunc' 'trunc_ln159_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i32 %tk_prev" [src/runge_kutta_45.cpp:161]   --->   Operation 593 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln159_1, i3 0"   --->   Operation 594 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %trunc_ln159, i1 0"   --->   Operation 595 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 596 [1/1] (1.94ns)   --->   "%sub_ln859 = sub i15 %tmp_13, i15 %tmp_14"   --->   Operation 596 'sub' 'sub_ln859' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 597 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_1 = getelementptr i85 %tt_loc_V, i64 0, i64 %zext_ln161"   --->   Operation 597 'getelementptr' 'tt_loc_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 598 [2/2] (3.25ns)   --->   "%lhs_V = load i12 %tt_loc_V_addr_1"   --->   Operation 598 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>

State 58 <SV = 57> <Delay = 22.6>
ST_58 : Operation 599 [1/1] (0.00ns)   --->   "%scale_V_1 = phi i56 36028797018963968, void %update_2, i56 39991964691050008, void %update_1, i56 35668509048774328, void %if.else345"   --->   Operation 599 'phi' 'scale_V_1' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 600 [1/1] (0.00ns)   --->   "%flag_loc_V = phi i1 0, void %update_2, i1 %flag_loc_V24, void %update_1, i1 %flag_loc_V24, void %if.else345"   --->   Operation 600 'phi' 'flag_loc_V' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i85 %h_loc_9"   --->   Operation 601 'sext' 'sext_ln1316' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i56 %scale_V_1"   --->   Operation 602 'zext' 'zext_ln1319' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 603 [1/1] (14.5ns)   --->   "%r_V_3 = mul i140 %zext_ln1319, i140 %sext_ln1316"   --->   Operation 603 'mul' 'r_V_3' <Predicate = (icmp_ln1696_2)> <Delay = 14.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 14.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i85 @_ssdm_op_PartSelect.i85.i140.i32.i32, i140 %r_V_3, i32 55, i32 139"   --->   Operation 604 'partselect' 'trunc_ln864_3' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 605 [1/1] (3.00ns)   --->   "%icmp_ln1696_1 = icmp_slt  i85 %trunc_ln864_3, i85 %h_max_loc_7"   --->   Operation 605 'icmp' 'icmp_ln1696_1' <Predicate = (icmp_ln1696_2)> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 606 [1/1] (1.05ns)   --->   "%select_ln276 = select i1 %icmp_ln1696_1, i85 %trunc_ln864_3, i85 %h_max_loc_7" [src/runge_kutta_45.cpp:276]   --->   Operation 606 'select' 'select_ln276' <Predicate = (icmp_ln1696_2)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 607 [1/1] (3.00ns)   --->   "%icmp_ln1695_1 = icmp_sgt  i85 %select_ln276, i85 %h_min_loc_7"   --->   Operation 607 'icmp' 'icmp_ln1695_1' <Predicate = (icmp_ln1696_2)> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 608 [1/1] (1.05ns)   --->   "%h_loc_8 = select i1 %icmp_ln1695_1, i85 %select_ln276, i85 %h_min_loc_7" [src/runge_kutta_45.cpp:277]   --->   Operation 608 'select' 'h_loc_8' <Predicate = (icmp_ln1696_2)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 609 [1/2] (3.25ns)   --->   "%lhs_V = load i12 %tt_loc_V_addr_1"   --->   Operation 609 'load' 'lhs_V' <Predicate = (icmp_ln1696_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_58 : Operation 610 [1/1] (3.00ns)   --->   "%icmp_ln1696 = icmp_slt  i85 %lhs_V, i85 %tf_loc_V"   --->   Operation 610 'icmp' 'icmp_ln1696' <Predicate = (icmp_ln1696_2)> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln1696, void %while.end.loopexit, void %while.body" [src/runge_kutta_45.cpp:161]   --->   Operation 611 'br' 'br_ln161' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 612 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 612 'br' 'br_ln0' <Predicate = (icmp_ln1696_2 & !icmp_ln1696)> <Delay = 1.58>
ST_58 : Operation 613 [1/1] (0.00ns)   --->   "%tk_next28 = phi i32 0, void %entry_ifconv, i32 %tk_next, void %while.end.loopexit"   --->   Operation 613 'phi' 'tk_next28' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 614 [1/1] (0.00ns)   --->   "%cycles26 = phi i20 0, void %entry_ifconv, i20 %trunc_ln157, void %while.end.loopexit" [src/runge_kutta_45.cpp:157]   --->   Operation 614 'phi' 'cycles26' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 615 [1/1] (0.00ns)   --->   "%flag_loc_V25 = phi i1 1, void %entry_ifconv, i1 %flag_loc_V, void %while.end.loopexit"   --->   Operation 615 'phi' 'flag_loc_V25' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 616 [1/1] (0.00ns)   --->   "%t_gap = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %cycles26, i12 0" [src/runge_kutta_45.cpp:283]   --->   Operation 616 'bitconcatenate' 't_gap' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln284 = trunc i20 %cycles26" [src/runge_kutta_45.cpp:284]   --->   Operation 617 'trunc' 'trunc_ln284' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 618 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln284, i15 0" [src/runge_kutta_45.cpp:284]   --->   Operation 618 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln284_1 = trunc i20 %cycles26" [src/runge_kutta_45.cpp:284]   --->   Operation 619 'trunc' 'trunc_ln284_1' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 620 [1/1] (0.00ns)   --->   "%shl_ln284_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln284_1, i13 0" [src/runge_kutta_45.cpp:284]   --->   Operation 620 'bitconcatenate' 'shl_ln284_1' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 621 [1/1] (2.55ns)   --->   "%y_gap = sub i32 %shl_ln, i32 %shl_ln284_1" [src/runge_kutta_45.cpp:284]   --->   Operation 621 'sub' 'y_gap' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 622 [1/1] (0.00ns)   --->   "%empty_69 = shl i32 %tk_next28, i32 3" [src/runge_kutta_45.cpp:180]   --->   Operation 622 'shl' 'empty_69' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 623 [1/1] (0.00ns)   --->   "%empty_70 = shl i32 %tk_next28, i32 1" [src/runge_kutta_45.cpp:180]   --->   Operation 623 'shl' 'empty_70' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_71 = sub i32 %empty_69, i32 %empty_70" [src/runge_kutta_45.cpp:180]   --->   Operation 624 'sub' 'empty_71' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 625 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%mul399 = add i32 %empty_71, i32 6" [src/runge_kutta_45.cpp:180]   --->   Operation 625 'add' 'mul399' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 626 [1/1] (2.47ns)   --->   "%icmp_ln286 = icmp_eq  i32 %mul399, i32 0" [src/runge_kutta_45.cpp:286]   --->   Operation 626 'icmp' 'icmp_ln286' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %for.body402.lr.ph, void %last_axi_write_tt" [src/runge_kutta_45.cpp:286]   --->   Operation 627 'br' 'br_ln286' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_58 : Operation 628 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap, i3 0" [src/runge_kutta_45.cpp:286]   --->   Operation 628 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln1696 & !icmp_ln286) | (!icmp_ln1696_2 & !icmp_ln286)> <Delay = 0.00>
ST_58 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i35 %shl_ln3" [src/runge_kutta_45.cpp:286]   --->   Operation 629 'zext' 'zext_ln286' <Predicate = (!icmp_ln1696 & !icmp_ln286) | (!icmp_ln1696_2 & !icmp_ln286)> <Delay = 0.00>
ST_58 : Operation 630 [1/1] (3.52ns)   --->   "%add_ln286 = add i64 %zext_ln286, i64 %yy_read" [src/runge_kutta_45.cpp:286]   --->   Operation 630 'add' 'add_ln286' <Predicate = (!icmp_ln1696 & !icmp_ln286) | (!icmp_ln1696_2 & !icmp_ln286)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln286, i32 4, i32 63" [src/runge_kutta_45.cpp:286]   --->   Operation 631 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln1696 & !icmp_ln286) | (!icmp_ln1696_2 & !icmp_ln286)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 73.0>
ST_59 : Operation 632 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %mul399, i32 1, i32 31" [src/runge_kutta_45.cpp:286]   --->   Operation 632 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln286_1 = zext i31 %lshr_ln" [src/runge_kutta_45.cpp:286]   --->   Operation 633 'zext' 'zext_ln286_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln286 = sext i60 %trunc_ln7" [src/runge_kutta_45.cpp:286]   --->   Operation 634 'sext' 'sext_ln286' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 635 [1/1] (0.00ns)   --->   "%X_BUS_addr_2 = getelementptr i128 %X_BUS, i64 %sext_ln286" [src/runge_kutta_45.cpp:286]   --->   Operation 635 'getelementptr' 'X_BUS_addr_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 636 [1/1] (73.0ns)   --->   "%empty_72 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %X_BUS_addr_2, i32 %zext_ln286_1" [src/runge_kutta_45.cpp:286]   --->   Operation 636 'writereq' 'empty_72' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 4.06>
ST_60 : Operation 637 [2/2] (4.06ns)   --->   "%call_ln286 = call void @runge_kutta_45_Pipeline_last_axi_write_yy, i128 %X_BUS, i60 %trunc_ln7, i32 %mul399, i85 %yy_loc_V" [src/runge_kutta_45.cpp:286]   --->   Operation 637 'call' 'call_ln286' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 638 [1/2] (0.00ns)   --->   "%call_ln286 = call void @runge_kutta_45_Pipeline_last_axi_write_yy, i128 %X_BUS, i60 %trunc_ln7, i32 %mul399, i85 %yy_loc_V" [src/runge_kutta_45.cpp:286]   --->   Operation 638 'call' 'call_ln286' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 73.0>
ST_62 : Operation 639 [5/5] (73.0ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:286]   --->   Operation 639 'writeresp' 'empty_73' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 73.0>
ST_63 : Operation 640 [4/5] (73.0ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:286]   --->   Operation 640 'writeresp' 'empty_73' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 73.0>
ST_64 : Operation 641 [3/5] (73.0ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:286]   --->   Operation 641 'writeresp' 'empty_73' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 73.0>
ST_65 : Operation 642 [2/5] (73.0ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:286]   --->   Operation 642 'writeresp' 'empty_73' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 73.0>
ST_66 : Operation 643 [1/5] (73.0ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:286]   --->   Operation 643 'writeresp' 'empty_73' <Predicate = (!icmp_ln286)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln0 = br void %last_axi_write_tt"   --->   Operation 644 'br' 'br_ln0' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_66 : Operation 645 [1/1] (2.55ns)   --->   "%add415 = add i32 %tk_next28, i32 1" [src/runge_kutta_45.cpp:180]   --->   Operation 645 'add' 'add415' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 646 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i20.i15, i20 %cycles26, i15 0" [src/runge_kutta_45.cpp:289]   --->   Operation 646 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln289 = trunc i64 %tt_read" [src/runge_kutta_45.cpp:289]   --->   Operation 647 'trunc' 'trunc_ln289' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 648 [2/2] (5.30ns)   --->   "%call_ln180 = call void @runge_kutta_45_Pipeline_last_axi_write_tt, i128 %T_BUS, i32 %add415, i85 %tt_loc_V, i64 %tt_read, i35 %shl_ln5, i4 %trunc_ln289" [src/runge_kutta_45.cpp:180]   --->   Operation 648 'call' 'call_ln180' <Predicate = true> <Delay = 5.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 649 [1/1] (2.55ns)   --->   "%add_ln292 = add i32 %t_gap, i32 %add415" [src/runge_kutta_45.cpp:292]   --->   Operation 649 'add' 'add_ln292' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 650 [1/1] (1.00ns)   --->   "%write_ln292 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %size, i32 %add_ln292" [src/runge_kutta_45.cpp:292]   --->   Operation 650 'write' 'write_ln292' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_66 : Operation 651 [1/1] (1.00ns)   --->   "%write_ln293 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %flag, i1 %flag_loc_V25" [src/runge_kutta_45.cpp:293]   --->   Operation 651 'write' 'write_ln293' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 67 <SV = 66> <Delay = 0.00>
ST_67 : Operation 652 [1/2] (0.00ns)   --->   "%call_ln180 = call void @runge_kutta_45_Pipeline_last_axi_write_tt, i128 %T_BUS, i32 %add415, i85 %tt_loc_V, i64 %tt_read, i35 %shl_ln5, i4 %trunc_ln289" [src/runge_kutta_45.cpp:180]   --->   Operation 652 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 653 [1/1] (0.00ns)   --->   "%ret_ln294 = ret" [src/runge_kutta_45.cpp:294]   --->   Operation 653 'ret' 'ret_ln294' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('mu') on port 'mu' [14]  (1 ns)

 <State 2>: 73ns
The critical path consists of the following:
	'getelementptr' operation ('X_BUS_addr', src/runge_kutta_45.cpp:151) [210]  (0 ns)
	bus request operation ('empty', src/runge_kutta_45.cpp:151) on port 'X_BUS' (src/runge_kutta_45.cpp:151) [211]  (73 ns)

 <State 3>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:151) on port 'X_BUS' (src/runge_kutta_45.cpp:151) [211]  (73 ns)

 <State 4>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:151) on port 'X_BUS' (src/runge_kutta_45.cpp:151) [211]  (73 ns)

 <State 5>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:151) on port 'X_BUS' (src/runge_kutta_45.cpp:151) [211]  (73 ns)

 <State 6>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:151) on port 'X_BUS' (src/runge_kutta_45.cpp:151) [211]  (73 ns)

 <State 7>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:151) on port 'X_BUS' (src/runge_kutta_45.cpp:151) [211]  (73 ns)

 <State 8>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:151) on port 'X_BUS' (src/runge_kutta_45.cpp:151) [211]  (73 ns)

 <State 9>: 73ns
The critical path consists of the following:
	bus read operation ('T_BUS_addr_read', src/runge_kutta_45.cpp:154) on port 'T_BUS' (src/runge_kutta_45.cpp:154) [217]  (73 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 22.1ns
The critical path consists of the following:
	'call' operation ('ref_tmp') to 'ap_fixed_base' [220]  (17.5 ns)
	'icmp' operation ('icmp_ln1696_2') [237]  (3.01 ns)
	multiplexor before 'phi' operation ('tk_next') with incoming values : ('tk_next', src/runge_kutta_45.cpp:180) [531]  (1.59 ns)

 <State 12>: 6.07ns
The critical path consists of the following:
	'phi' operation ('cycles') with incoming values : ('cycles', src/runge_kutta_45.cpp:177) [246]  (0 ns)
	'shl' operation ('shl_ln167', src/runge_kutta_45.cpp:167) [263]  (0 ns)
	'sub' operation ('y_gap', src/runge_kutta_45.cpp:167) [265]  (2.55 ns)
	'add' operation ('add_ln169', src/runge_kutta_45.cpp:169) [268]  (3.52 ns)

 <State 13>: 73ns
The critical path consists of the following:
	'getelementptr' operation ('X_BUS_addr_1', src/runge_kutta_45.cpp:169) [271]  (0 ns)
	bus request operation ('empty_65', src/runge_kutta_45.cpp:169) on port 'X_BUS' (src/runge_kutta_45.cpp:169) [272]  (73 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 73ns
The critical path consists of the following:
	bus response operation ('empty_66', src/runge_kutta_45.cpp:172) on port 'X_BUS' (src/runge_kutta_45.cpp:172) [274]  (73 ns)

 <State 17>: 73ns
The critical path consists of the following:
	bus response operation ('empty_66', src/runge_kutta_45.cpp:172) on port 'X_BUS' (src/runge_kutta_45.cpp:172) [274]  (73 ns)

 <State 18>: 73ns
The critical path consists of the following:
	bus response operation ('empty_66', src/runge_kutta_45.cpp:172) on port 'X_BUS' (src/runge_kutta_45.cpp:172) [274]  (73 ns)

 <State 19>: 73ns
The critical path consists of the following:
	bus response operation ('empty_66', src/runge_kutta_45.cpp:172) on port 'X_BUS' (src/runge_kutta_45.cpp:172) [274]  (73 ns)

 <State 20>: 73ns
The critical path consists of the following:
	bus response operation ('empty_66', src/runge_kutta_45.cpp:172) on port 'X_BUS' (src/runge_kutta_45.cpp:172) [274]  (73 ns)

 <State 21>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln191') of constant 0 on array 'c.V', src/runge_kutta_45.cpp:188 [300]  (2.31 ns)

 <State 22>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln191') of constant 0 on array 'c.V', src/runge_kutta_45.cpp:188 [302]  (2.31 ns)

 <State 23>: 1.94ns
The critical path consists of the following:
	'call' operation ('call_ln190', src/runge_kutta_45.cpp:190) to 'ode_fpga' [304]  (1.94 ns)

 <State 24>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', src/runge_kutta_45.cpp:192) [309]  (1.59 ns)

 <State 25>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/runge_kutta_45.cpp:192) [309]  (0 ns)
	'add' operation ('add_ln883') [314]  (1.78 ns)

 <State 26>: 6.75ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', src/runge_kutta_45.cpp:194) [318]  (0 ns)
	'call' operation ('call_ln192', src/runge_kutta_45.cpp:192) to 'runge_kutta_45_Pipeline_k_inner' [323]  (6.75 ns)

 <State 27>: 2.72ns
The critical path consists of the following:
	'call' operation ('call_ln192', src/runge_kutta_45.cpp:192) to 'runge_kutta_45_Pipeline_k_inner' [323]  (2.72 ns)

 <State 28>: 51.6ns
The critical path consists of the following:
	'load' operation ('sum_V_1_0_loc_load') on local variable 'sum_V_1_0_loc' [324]  (0 ns)
	'call' operation ('op_V_2', src/runge_kutta_45.cpp:205) to 'multiply' [325]  (49.3 ns)
	'store' operation ('store_ln205', src/runge_kutta_45.cpp:205) of variable 'trunc_ln864_1' on array 'c.V', src/runge_kutta_45.cpp:188 [329]  (2.31 ns)

 <State 29>: 1.94ns
The critical path consists of the following:
	'call' operation ('call_ln208', src/runge_kutta_45.cpp:208) to 'ode_fpga' [333]  (1.94 ns)

 <State 30>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n_3', src/runge_kutta_45.cpp:212) [340]  (1.59 ns)

 <State 31>: 4.99ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n_3', src/runge_kutta_45.cpp:212) [340]  (0 ns)
	'add' operation ('add_ln883_1') [347]  (1.74 ns)
	'getelementptr' operation ('k_V_addr_1') [349]  (0 ns)
	'load' operation ('k_V_load_1') on array 'k.V', src/runge_kutta_45.cpp:145 [372]  (3.25 ns)

 <State 32>: 62.3ns
The critical path consists of the following:
	'load' operation ('k_V_load') on array 'k.V', src/runge_kutta_45.cpp:145 [368]  (3.25 ns)
	'call' operation ('sum.V', src/runge_kutta_45.cpp:219) to 'macply' [371]  (59 ns)

 <State 33>: 59ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:219) to 'macply' [375]  (59 ns)

 <State 34>: 59ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:219) to 'macply' [379]  (59 ns)

 <State 35>: 59ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:219) to 'macply' [383]  (59 ns)

 <State 36>: 59ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:219) to 'macply' [387]  (59 ns)

 <State 37>: 59ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:219) to 'macply' [391]  (59 ns)

 <State 38>: 59ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:219) to 'macply' [395]  (59 ns)

 <State 39>: 51.6ns
The critical path consists of the following:
	'call' operation ('op_V_1', src/runge_kutta_45.cpp:222) to 'multiply' [396]  (49.3 ns)
	'store' operation ('store_ln222', src/runge_kutta_45.cpp:222) of variable 'trunc_ln' on array 'c.V', src/runge_kutta_45.cpp:188 [399]  (2.31 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:226 [405]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:226 [407]  (3.25 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:226 [409]  (3.25 ns)

 <State 43>: 4.99ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n_4', src/runge_kutta_45.cpp:227) [413]  (0 ns)
	'add' operation ('add_ln883_6') [420]  (1.74 ns)
	'getelementptr' operation ('k_V_addr_8') [422]  (0 ns)
	'load' operation ('k_V_load_8') on array 'k.V', src/runge_kutta_45.cpp:145 [447]  (3.25 ns)

 <State 44>: 62.3ns
The critical path consists of the following:
	'load' operation ('k_V_load_7') on array 'k.V', src/runge_kutta_45.cpp:145 [442]  (3.25 ns)
	'call' operation ('macply_ret1', src/runge_kutta_45.cpp:233) to 'macply' [446]  (59 ns)

 <State 45>: 59ns
The critical path consists of the following:
	'call' operation ('macply_ret2', src/runge_kutta_45.cpp:233) to 'macply' [450]  (59 ns)

 <State 46>: 59ns
The critical path consists of the following:
	'call' operation ('macply_ret3', src/runge_kutta_45.cpp:233) to 'macply' [454]  (59 ns)

 <State 47>: 59ns
The critical path consists of the following:
	'call' operation ('macply_ret4', src/runge_kutta_45.cpp:233) to 'macply' [458]  (59 ns)

 <State 48>: 59ns
The critical path consists of the following:
	'call' operation ('macply_ret5', src/runge_kutta_45.cpp:233) to 'macply' [462]  (59 ns)

 <State 49>: 59ns
The critical path consists of the following:
	'call' operation ('macply_ret6', src/runge_kutta_45.cpp:233) to 'macply' [466]  (59 ns)

 <State 50>: 59ns
The critical path consists of the following:
	'call' operation ('macply_ret7', src/runge_kutta_45.cpp:233) to 'macply' [470]  (59 ns)

 <State 51>: 52.5ns
The critical path consists of the following:
	'call' operation ('ref_tmp2', src/runge_kutta_45.cpp:236) to 'multiply' [471]  (49.3 ns)
	'store' operation ('store_ln236', src/runge_kutta_45.cpp:236) of variable 'ref_tmp2', src/runge_kutta_45.cpp:236 on array 'e.V', src/runge_kutta_45.cpp:226 [472]  (3.25 ns)

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 2.72ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sq_sum_loop' [477]  (2.72 ns)

 <State 54>: 1.59ns
The critical path consists of the following:
	'load' operation ('p_Val2_20_loc_load') on local variable 'p_Val2_20_loc' [478]  (0 ns)
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sqrt_loop' [479]  (1.59 ns)

 <State 55>: 1.49ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sqrt_loop' [479]  (1.49 ns)

 <State 56>: 8.25ns
The critical path consists of the following:
	'add' operation ('add_ln859') [489]  (4.12 ns)
	'store' operation ('store_ln254', src/runge_kutta_45.cpp:254) of variable 'add_ln859' on array 'tt_loc.V', src/runge_kutta_45.cpp:149 [491]  (3.25 ns)
	blocking operation 0.873 ns on control path)

 <State 57>: 4.96ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tk_prev') with incoming values : ('tk_next', src/runge_kutta_45.cpp:180) [509]  (1.71 ns)
	'phi' operation ('tk_prev') with incoming values : ('tk_next', src/runge_kutta_45.cpp:180) [509]  (0 ns)
	'getelementptr' operation ('tt_loc_V_addr_1') [524]  (0 ns)
	'load' operation ('lhs_V') on array 'tt_loc.V', src/runge_kutta_45.cpp:149 [525]  (3.25 ns)

 <State 58>: 22.7ns
The critical path consists of the following:
	'phi' operation ('scale_V_1') [507]  (0 ns)
	'mul' operation ('r.V') [514]  (14.6 ns)
	'icmp' operation ('icmp_ln1696_1') [516]  (3.01 ns)
	'select' operation ('select_ln276', src/runge_kutta_45.cpp:276) [517]  (1.05 ns)
	'icmp' operation ('icmp_ln1695_1') [518]  (3.01 ns)
	'select' operation ('h_loc', src/runge_kutta_45.cpp:277) [519]  (1.05 ns)

 <State 59>: 73ns
The critical path consists of the following:
	bus request operation ('empty_72', src/runge_kutta_45.cpp:286) on port 'X_BUS' (src/runge_kutta_45.cpp:286) [555]  (73 ns)

 <State 60>: 4.06ns
The critical path consists of the following:
	'call' operation ('call_ln286', src/runge_kutta_45.cpp:286) to 'runge_kutta_45_Pipeline_last_axi_write_yy' [556]  (4.06 ns)

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 73ns
The critical path consists of the following:
	bus response operation ('empty_73', src/runge_kutta_45.cpp:286) on port 'X_BUS' (src/runge_kutta_45.cpp:286) [557]  (73 ns)

 <State 63>: 73ns
The critical path consists of the following:
	bus response operation ('empty_73', src/runge_kutta_45.cpp:286) on port 'X_BUS' (src/runge_kutta_45.cpp:286) [557]  (73 ns)

 <State 64>: 73ns
The critical path consists of the following:
	bus response operation ('empty_73', src/runge_kutta_45.cpp:286) on port 'X_BUS' (src/runge_kutta_45.cpp:286) [557]  (73 ns)

 <State 65>: 73ns
The critical path consists of the following:
	bus response operation ('empty_73', src/runge_kutta_45.cpp:286) on port 'X_BUS' (src/runge_kutta_45.cpp:286) [557]  (73 ns)

 <State 66>: 73ns
The critical path consists of the following:
	bus response operation ('empty_73', src/runge_kutta_45.cpp:286) on port 'X_BUS' (src/runge_kutta_45.cpp:286) [557]  (73 ns)

 <State 67>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
