Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: FPGA_Device.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPGA_Device.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPGA_Device"
Output Format                      : NGC
Target Device                      : xc7a200t-3-fbg676

---- Source Options
Top Module Name                    : FPGA_Device
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Administrator\Desktop\4\dff.vhd" into library work
Parsing entity <dff>.
Parsing architecture <Behavioral> of entity <dff>.
Parsing VHDL file "C:\Users\Administrator\Desktop\4\main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.
Parsing VHDL file "C:\Users\Administrator\Desktop\4\FrequencyDivider.vhd" into library work
Parsing entity <FrequencyDivider>.
Parsing architecture <Behavioral> of entity <frequencydivider>.
Parsing VHDL file "C:\Users\Administrator\Desktop\4\Counter.vhd" into library work
Parsing entity <Counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "C:\Users\Administrator\Desktop\4\FPGA.vhd" into library work
Parsing entity <FPGA_Device>.
Parsing architecture <Behavioral> of entity <fpga_device>.
WARNING:HDLCompiler:946 - "C:\Users\Administrator\Desktop\4\FPGA.vhd" Line 62: Actual for formal port cclr is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Administrator\Desktop\4\FPGA.vhd" Line 63: Actual for formal port up is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Administrator\Desktop\4\FPGA.vhd" Line 64: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Administrator\Desktop\4\FPGA.vhd" Line 65: Actual for formal port enp is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <FPGA_Device> (architecture <Behavioral>) from library <work>.

Elaborating entity <Counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <FrequencyDivider> (architecture <Behavioral>) from library <work>.

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

Elaborating entity <dff> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FPGA_Device>.
    Related source file is "C:\Users\Administrator\Desktop\4\FPGA.vhd".
    Summary:
	no macro.
Unit <FPGA_Device> synthesized.

Synthesizing Unit <Counter>.
    Related source file is "C:\Users\Administrator\Desktop\4\Counter.vhd".
    Summary:
	no macro.
Unit <Counter> synthesized.

Synthesizing Unit <FrequencyDivider>.
    Related source file is "C:\Users\Administrator\Desktop\4\FrequencyDivider.vhd".
    Found 1-bit register for signal <CLOCK_TMP>.
    Found 32-bit register for signal <i>.
    Found 32-bit adder for signal <i[31]_GND_6_o_add_0_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <FrequencyDivider> synthesized.

Synthesizing Unit <main>.
    Related source file is "C:\Users\Administrator\Desktop\4\main.vhd".
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\4\main.vhd" line 146: Output port <Q> of the instance <dff5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\4\main.vhd" line 157: Output port <Q> of the instance <dff6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\4\main.vhd" line 168: Output port <Q> of the instance <dff7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\4\main.vhd" line 179: Output port <Q> of the instance <dff8> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <Qa> created at line 196
    Found 1-bit tristate buffer for signal <Qb> created at line 201
    Found 1-bit tristate buffer for signal <Qc> created at line 205
    Found 1-bit tristate buffer for signal <Qd> created at line 209
    Summary:
	inferred   4 Tristate(s).
Unit <main> synthesized.

Synthesizing Unit <dff>.
    Related source file is "C:\Users\Administrator\Desktop\4\dff.vhd".
    Found 1-bit register for signal <output>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 10
 1-bit register                                        : 9
 32-bit register                                       : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FrequencyDivider>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <FrequencyDivider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FPGA_Device> ...

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FPGA_Device, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FPGA_Device.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 246
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 62
#      LUT2                        : 33
#      LUT3                        : 7
#      LUT4                        : 2
#      LUT5                        : 2
#      LUT6                        : 10
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 41
#      FD                          : 36
#      FDC                         : 4
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 15
#      IBUF                        : 9
#      IBUFDS                      : 1
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 7a200tfbg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  269200     0%  
 Number of Slice LUTs:                  118  out of  134600     0%  
    Number used as Logic:               118  out of  134600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    122
   Number with an unused Flip Flop:      81  out of    122    66%  
   Number with an unused LUT:             4  out of    122     3%  
   Number of fully used LUT-FF pairs:    37  out of    122    30%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    400     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+-------------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)               | Load  |
------------------------------------+-------------------------------------+-------+
sysclk_p                            | IBUFDS+BUFG                         | 33    |
Counter0/FrequencyDivider0/CLOCK_TMP| NONE(Counter0/main_inst/dff5/output)| 8     |
------------------------------------+-------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.840ns (Maximum Frequency: 260.391MHz)
   Minimum input arrival time before clock: 1.069ns
   Maximum output required time after clock: 1.308ns
   Maximum combinational path delay: 1.075ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysclk_p'
  Clock period: 3.840ns (frequency: 260.391MHz)
  Total number of paths / destination ports: 17953 / 34
-------------------------------------------------------------------------
Delay:               3.840ns (Levels of Logic = 26)
  Source:            Counter0/FrequencyDivider0/i_0 (FF)
  Destination:       Counter0/FrequencyDivider0/i_0 (FF)
  Source Clock:      sysclk_p rising
  Destination Clock: sysclk_p rising

  Data Path: Counter0/FrequencyDivider0/i_0 to Counter0/FrequencyDivider0/i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  Counter0/FrequencyDivider0/i_0 (Counter0/FrequencyDivider0/i_0)
     INV:I->O              1   0.113   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_lut<0>_INV_0 (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<0> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<1> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<2> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<3> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<4> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<5> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<6> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<7> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<8> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<9> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<10> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<11> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<12> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<13> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<14> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<15> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<16> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<17> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<18> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<19> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<20> (Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_cy<20>)
     XORCY:CI->O           1   0.370   0.511  Counter0/FrequencyDivider0/Madd_i[31]_GND_6_o_add_0_OUT_xor<21> (Counter0/FrequencyDivider0/i[31]_GND_6_o_add_0_OUT<21>)
     LUT6:I3->O            2   0.097   0.688  Counter0/FrequencyDivider0/GND_6_o_i[31]_equal_2_o<31>4 (Counter0/FrequencyDivider0/GND_6_o_i[31]_equal_2_o<31>3)
     LUT6:I1->O           32   0.097   0.402  Counter0/FrequencyDivider0/GND_6_o_i[31]_equal_2_o<31>8 (Counter0/FrequencyDivider0/GND_6_o_i[31]_equal_2_o)
     LUT2:I1->O            1   0.097   0.000  Counter0/FrequencyDivider0/i_0_rstpot (Counter0/FrequencyDivider0/i_0_rstpot)
     FD:D                      0.008          Counter0/FrequencyDivider0/i_0
    ----------------------------------------
    Total                      3.840ns (1.956ns logic, 1.884ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Counter0/FrequencyDivider0/CLOCK_TMP'
  Clock period: 1.570ns (frequency: 637.105MHz)
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Delay:               1.570ns (Levels of Logic = 2)
  Source:            Counter0/main_inst/dff1/output (FF)
  Destination:       Counter0/main_inst/dff4/output (FF)
  Source Clock:      Counter0/FrequencyDivider0/CLOCK_TMP rising
  Destination Clock: Counter0/FrequencyDivider0/CLOCK_TMP rising

  Data Path: Counter0/main_inst/dff1/output to Counter0/main_inst/dff4/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.361   0.711  Counter0/main_inst/dff1/output (Counter0/main_inst/dff1/output)
     LUT6:I1->O            1   0.097   0.295  Counter0/main_inst/andNor_811 (Counter0/main_inst/andNor_81)
     LUT3:I2->O            1   0.097   0.000  Counter0/main_inst/andNor_812 (Counter0/main_inst/andNor_8)
     FDC:D                     0.008          Counter0/main_inst/dff4/output
    ----------------------------------------
    Total                      1.570ns (0.563ns logic, 1.007ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Counter0/FrequencyDivider0/CLOCK_TMP'
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Offset:              1.069ns (Levels of Logic = 3)
  Source:            buttons<8> (PAD)
  Destination:       Counter0/main_inst/dff4/output (FF)
  Destination Clock: Counter0/FrequencyDivider0/CLOCK_TMP rising

  Data Path: buttons<8> to Counter0/main_inst/dff4/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.570  buttons_8_IBUF (buttons_8_IBUF)
     LUT6:I2->O            1   0.097   0.295  Counter0/main_inst/andNor_811 (Counter0/main_inst/andNor_81)
     LUT3:I2->O            1   0.097   0.000  Counter0/main_inst/andNor_812 (Counter0/main_inst/andNor_8)
     FDC:D                     0.008          Counter0/main_inst/dff4/output
    ----------------------------------------
    Total                      1.069ns (0.203ns logic, 0.866ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Counter0/FrequencyDivider0/CLOCK_TMP'
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Offset:              1.308ns (Levels of Logic = 2)
  Source:            Counter0/main_inst/dff4/output (FF)
  Destination:       leds<4> (PAD)
  Source Clock:      Counter0/FrequencyDivider0/CLOCK_TMP rising

  Data Path: Counter0/main_inst/dff4/output to leds<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.361   0.570  Counter0/main_inst/dff4/output (Counter0/main_inst/dff4/output)
     LUT5:I1->O            1   0.097   0.279  Counter0/main_inst/RCO11 (leds_4_OBUF)
     OBUF:I->O                 0.000          leds_4_OBUF (leds<4>)
    ----------------------------------------
    Total                      1.308ns (0.458ns logic, 0.850ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               1.075ns (Levels of Logic = 3)
  Source:            buttons<4> (PAD)
  Destination:       leds<4> (PAD)

  Data Path: buttons<4> to leds<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.697  buttons_4_IBUF (buttons_4_IBUF)
     LUT5:I0->O            1   0.097   0.279  Counter0/main_inst/RCO11 (leds_4_OBUF)
     OBUF:I->O                 0.000          leds_4_OBUF (leds<4>)
    ----------------------------------------
    Total                      1.075ns (0.098ns logic, 0.977ns route)
                                       (9.1% logic, 90.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Counter0/FrequencyDivider0/CLOCK_TMP
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Counter0/FrequencyDivider0/CLOCK_TMP|    1.570|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk_p       |    3.840|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.14 secs
 
--> 

Total memory usage is 459984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    5 (   0 filtered)

