Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Downloads/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 2d7e7f84ec4d4b8395bef39058851c46 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_sim_behav xil_defaultlib.reg_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_sim
Built simulation snapshot reg_sim_behav
