// Seed: 4105206952
module module_0 (
    input  tri0 id_0,
    input  tri0 id_1
    , id_5,
    output wor  id_2,
    input  tri0 id_3
);
  uwire id_6 = 1;
  id_7(
      .id_0(1)
  );
  assign id_2 = 1'h0 < 1;
  wire id_8;
  wire id_9;
  module_2 modCall_1 (
      id_5,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    output uwire id_2
    , id_4
);
  xnor primCall (id_2, id_4, id_1, id_0);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
