--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
addr<0>     |    0.015(R)|      FAST  |    1.418(R)|      SLOW  |clk_BUFGP         |   0.000|
addr<1>     |    0.060(R)|      FAST  |    1.408(R)|      SLOW  |clk_BUFGP         |   0.000|
addr<2>     |    4.880(R)|      SLOW  |   -1.618(R)|      FAST  |clk_BUFGP         |   0.000|
addr<3>     |    4.510(R)|      SLOW  |   -1.334(R)|      FAST  |clk_BUFGP         |   0.000|
addr<4>     |    4.811(R)|      SLOW  |   -1.578(R)|      FAST  |clk_BUFGP         |   0.000|
addr<5>     |    4.951(R)|      SLOW  |   -1.617(R)|      FAST  |clk_BUFGP         |   0.000|
addr<6>     |    4.460(R)|      SLOW  |   -1.325(R)|      FAST  |clk_BUFGP         |   0.000|
addr<7>     |    4.307(R)|      SLOW  |   -1.189(R)|      FAST  |clk_BUFGP         |   0.000|
addr<8>     |    4.733(R)|      SLOW  |   -1.463(R)|      FAST  |clk_BUFGP         |   0.000|
addr<9>     |    4.476(R)|      SLOW  |   -1.279(R)|      FAST  |clk_BUFGP         |   0.000|
addr<10>    |    4.914(R)|      SLOW  |   -1.577(R)|      FAST  |clk_BUFGP         |   0.000|
addr<11>    |    4.914(R)|      SLOW  |   -1.568(R)|      FAST  |clk_BUFGP         |   0.000|
addr<12>    |    4.907(R)|      SLOW  |   -1.589(R)|      FAST  |clk_BUFGP         |   0.000|
addr<13>    |    4.404(R)|      SLOW  |   -1.248(R)|      FAST  |clk_BUFGP         |   0.000|
addr<14>    |    4.947(R)|      SLOW  |   -1.597(R)|      FAST  |clk_BUFGP         |   0.000|
addr<15>    |    4.884(R)|      SLOW  |   -1.561(R)|      FAST  |clk_BUFGP         |   0.000|
addr<16>    |    4.872(R)|      SLOW  |   -1.572(R)|      FAST  |clk_BUFGP         |   0.000|
addr<17>    |    5.023(R)|      SLOW  |   -1.615(R)|      FAST  |clk_BUFGP         |   0.000|
addr<18>    |    5.018(R)|      SLOW  |   -1.645(R)|      FAST  |clk_BUFGP         |   0.000|
addr<19>    |    4.706(R)|      SLOW  |   -1.481(R)|      FAST  |clk_BUFGP         |   0.000|
addr<20>    |    5.105(R)|      SLOW  |   -1.696(R)|      FAST  |clk_BUFGP         |   0.000|
addr<21>    |    4.967(R)|      SLOW  |   -1.570(R)|      FAST  |clk_BUFGP         |   0.000|
addr<22>    |    4.930(R)|      SLOW  |   -1.708(R)|      FAST  |clk_BUFGP         |   0.000|
addr<23>    |    5.110(R)|      SLOW  |   -1.768(R)|      FAST  |clk_BUFGP         |   0.000|
addr<24>    |    5.286(R)|      SLOW  |   -1.918(R)|      FAST  |clk_BUFGP         |   0.000|
addr<25>    |    4.912(R)|      SLOW  |   -1.581(R)|      FAST  |clk_BUFGP         |   0.000|
addr<26>    |    5.058(R)|      SLOW  |   -1.753(R)|      FAST  |clk_BUFGP         |   0.000|
addr<27>    |    4.021(R)|      SLOW  |   -1.228(R)|      FAST  |clk_BUFGP         |   0.000|
addr<28>    |    4.111(R)|      SLOW  |   -1.295(R)|      FAST  |clk_BUFGP         |   0.000|
addr<29>    |    4.155(R)|      SLOW  |   -1.255(R)|      FAST  |clk_BUFGP         |   0.000|
addr<30>    |    4.428(R)|      SLOW  |   -1.372(R)|      FAST  |clk_BUFGP         |   0.000|
addr<31>    |    3.841(R)|      SLOW  |   -1.148(R)|      FAST  |clk_BUFGP         |   0.000|
clk_div<0>  |    2.851(R)|      SLOW  |   -0.722(R)|      FAST  |clk_BUFGP         |   0.000|
clk_div<1>  |    4.208(R)|      SLOW  |    1.517(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<2>  |    4.200(R)|      SLOW  |    1.382(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<3>  |    3.916(R)|      SLOW  |    1.448(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<4>  |    4.031(R)|      SLOW  |    1.430(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<5>  |    3.802(R)|      SLOW  |    1.445(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<6>  |    3.988(R)|      SLOW  |    1.407(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<7>  |    4.373(R)|      SLOW  |    1.460(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<8>  |    3.280(R)|      SLOW  |    1.496(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<9>  |    4.189(R)|      SLOW  |    1.520(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<10> |    3.908(R)|      SLOW  |    1.394(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<11> |    3.114(R)|      SLOW  |    1.363(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<12> |    3.170(R)|      SLOW  |    1.429(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<13> |    3.505(R)|      SLOW  |    1.442(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<14> |    3.666(R)|      SLOW  |    1.511(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<15> |    4.119(R)|      SLOW  |    1.459(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<16> |    4.389(R)|      SLOW  |    1.519(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<17> |    3.714(R)|      SLOW  |    1.341(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<18> |    3.355(R)|      SLOW  |    1.489(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<19> |    3.887(R)|      SLOW  |    1.393(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<20> |    3.338(R)|      SLOW  |    1.423(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<21> |    3.732(R)|      SLOW  |    1.484(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<22> |    3.973(R)|      SLOW  |    1.454(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<23> |    3.818(R)|      SLOW  |    1.370(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<24> |    3.900(R)|      SLOW  |    1.453(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<25> |    5.238(R)|      SLOW  |    1.508(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<26> |    4.393(R)|      SLOW  |    1.472(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<27> |    4.264(R)|      SLOW  |    1.467(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<28> |    4.886(R)|      SLOW  |    1.436(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<29> |    4.139(R)|      SLOW  |    1.406(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<30> |    4.167(R)|      SLOW  |    1.468(R)|      SLOW  |clk_BUFGP         |   0.000|
clk_div<31> |    2.836(R)|      SLOW  |    1.401(R)|      SLOW  |clk_BUFGP         |   0.000|
cont        |    5.376(R)|      SLOW  |   -0.864(R)|      FAST  |clk_BUFGP         |   0.000|
cpha        |    1.923(R)|      SLOW  |    1.356(R)|      SLOW  |clk_BUFGP         |   0.000|
cpol        |    4.360(R)|      SLOW  |   -1.646(R)|      FAST  |clk_BUFGP         |   0.000|
enable      |    7.172(R)|      SLOW  |   -1.125(R)|      FAST  |clk_BUFGP         |   0.000|
miso        |   -0.024(R)|      FAST  |    1.362(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    5.972(R)|      SLOW  |   -1.424(R)|      FAST  |clk_BUFGP         |   0.000|
tx_data<0>  |    1.023(R)|      SLOW  |   -0.120(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<1>  |    1.620(R)|      SLOW  |   -0.550(R)|      FAST  |clk_BUFGP         |   0.000|
tx_data<2>  |    1.215(R)|      SLOW  |   -0.301(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<3>  |    1.684(R)|      SLOW  |   -0.576(R)|      FAST  |clk_BUFGP         |   0.000|
tx_data<4>  |    1.115(R)|      SLOW  |   -0.208(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<5>  |    1.672(R)|      SLOW  |   -0.553(R)|      FAST  |clk_BUFGP         |   0.000|
tx_data<6>  |    1.488(R)|      SLOW  |   -0.531(R)|      FAST  |clk_BUFGP         |   0.000|
tx_data<7>  |    1.821(R)|      SLOW  |   -0.642(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
busy        |         7.674(R)|      SLOW  |         2.816(R)|      FAST  |clk_BUFGP         |   0.000|
mosi        |        10.134(R)|      SLOW  |         2.672(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<0>  |         7.688(R)|      SLOW  |         2.830(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<1>  |         7.686(R)|      SLOW  |         2.828(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<2>  |         7.688(R)|      SLOW  |         2.830(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<3>  |         7.679(R)|      SLOW  |         2.821(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<4>  |         7.674(R)|      SLOW  |         2.816(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<5>  |         7.679(R)|      SLOW  |         2.821(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<6>  |         7.688(R)|      SLOW  |         2.830(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<7>  |         7.686(R)|      SLOW  |         2.828(R)|      FAST  |clk_BUFGP         |   0.000|
sclk        |         7.681(R)|      SLOW  |         2.823(R)|      FAST  |clk_BUFGP         |   0.000|
ss_n<0>     |         7.681(R)|      SLOW  |         2.823(R)|      FAST  |clk_BUFGP         |   0.000|
ss_n<1>     |         7.686(R)|      SLOW  |         2.828(R)|      FAST  |clk_BUFGP         |   0.000|
ss_n<2>     |         7.686(R)|      SLOW  |         2.828(R)|      FAST  |clk_BUFGP         |   0.000|
ss_n<3>     |         7.687(R)|      SLOW  |         2.829(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.009|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Sep 20 19:12:26 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



