

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               1d1fd91f79a04be419695e7e30b34791  /home/pli11/Desktop/re_test/megakv/insert/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/insert/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi : hostFun 0x0x4030de, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_1" from 0xc to 0x14
GPGPU-Sim PTX: allocating global region for "$str" from 0x100 to 0x114 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX: finished loading globals (20 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi' : regs=32, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi' : regs=35, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi' : regs=34, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi' : regs=33, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x402fa2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402ea8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi : hostFun 0x0x402d8c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi : hostFun 0x0x402c2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi : hostFun 0x0x402ad0, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 2 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API:       1 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd5da778c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd5da778c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd5da778b8..

GPGPU-Sim PTX: cudaLaunch for 0x0x402c2e (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: reconvergence points for _Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x850 (run.1.sm_70.ptx:428) @%p2 bra BB1_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1058 (run.1.sm_70.ptx:800) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x890 (run.1.sm_70.ptx:437) bra.uni BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (run.1.sm_70.ptx:459) cvt.s64.s32%rd5, %r130;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8b8 (run.1.sm_70.ptx:444) @%p30 bra BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8f0 (run.1.sm_70.ptx:456) bra.uni BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x930 (run.1.sm_70.ptx:466) @%p3 bra BB1_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x938 (run.1.sm_70.ptx:467) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x980 (run.1.sm_70.ptx:495) ld.u32 %r12, [%rd6+4];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x978 (run.1.sm_70.ptx:492) bra.uni BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9f0 (run.1.sm_70.ptx:509) @%p6 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9f8 (run.1.sm_70.ptx:510) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb88 (run.1.sm_70.ptx:581) neg.s32 %r59, %r13;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa90 (run.1.sm_70.ptx:533) @%p10 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (run.1.sm_70.ptx:555) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad0 (run.1.sm_70.ptx:542) @%p11 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (run.1.sm_70.ptx:555) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xb08 (run.1.sm_70.ptx:556) @%p10 bra BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xb38 (run.1.sm_70.ptx:563) @%p13 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xb48 (run.1.sm_70.ptx:566) @%p14 bra BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xb80 (run.1.sm_70.ptx:578) bra.uni BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xbc0 (run.1.sm_70.ptx:588) @%p7 bra BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xc10 (run.1.sm_70.ptx:603) bra.uni BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xc90 (run.1.sm_70.ptx:621) @%p17 bra BB1_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xd00 (run.1.sm_70.ptx:639) @%p20 bra BB1_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd90 (run.1.sm_70.ptx:664) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xd08 (run.1.sm_70.ptx:640) bra.uni BB1_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd60 (run.1.sm_70.ptx:656) neg.s32 %r100, %r30;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xd28 (run.1.sm_70.ptx:646) @%p21 bra BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd90 (run.1.sm_70.ptx:664) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xd58 (run.1.sm_70.ptx:653) bra.uni BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd90 (run.1.sm_70.ptx:664) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd98 (run.1.sm_70.ptx:665) @%p20 bra BB1_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe10 (run.1.sm_70.ptx:696) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xda0 (run.1.sm_70.ptx:666) bra.uni BB1_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde0 (run.1.sm_70.ptx:683) setp.ne.s32%p23, %r1, %r148;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xdb0 (run.1.sm_70.ptx:670) @%p24 bra BB1_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe10 (run.1.sm_70.ptx:696) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xdd8 (run.1.sm_70.ptx:680) bra.uni BB1_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe10 (run.1.sm_70.ptx:696) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xde8 (run.1.sm_70.ptx:684) @%p23 bra BB1_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe10 (run.1.sm_70.ptx:696) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xe40 (run.1.sm_70.ptx:702) @%p20 bra BB1_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe58 (run.1.sm_70.ptx:706) @%p25 bra BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xe60 (run.1.sm_70.ptx:707) bra.uni BB1_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff8 (run.1.sm_70.ptx:779) setp.ne.s32%p26, %r1, %r148;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xe70 (run.1.sm_70.ptx:711) @%p27 bra BB1_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xe78 (run.1.sm_70.ptx:712) bra.uni BB1_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x898 (run.1.sm_70.ptx:440) setp.ne.s32%p28, %r1, %r148;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xe90 (run.1.sm_70.ptx:717) @%p31 bra BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xea0 (run.1.sm_70.ptx:720) @%p32 bra BB1_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed0 (run.1.sm_70.ptx:733) xor.b32 %r114, %r36, %r12;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xf50 (run.1.sm_70.ptx:749) @%p35 bra BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xf90 (run.1.sm_70.ptx:759) @%p36 bra BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xff0 (run.1.sm_70.ptx:776) bra.uni BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1000 (run.1.sm_70.ptx:780) @%p26 bra BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (run.1.sm_70.ptx:794) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1050 (run.1.sm_70.ptx:797) @%p37 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1058 (run.1.sm_70.ptx:800) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'.
GPGPU-Sim PTX: pushing kernel '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'
Destroy streams for kernel 1: size 0
kernel_name = _Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 183004
gpu_sim_insn = 32825344
gpu_ipc =     179.3695
gpu_tot_sim_cycle = 183004
gpu_tot_sim_insn = 32825344
gpu_tot_ipc =     179.3695
gpu_tot_issued_cta = 8
gpu_occupancy = 49.9636% 
gpu_tot_occupancy = 49.9636% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3714
partiton_level_parallism_total  =       2.3714
partiton_level_parallism_util =       2.9554
partiton_level_parallism_util_total  =       2.9554
L2_BW  =      85.9001 GB/Sec
L2_BW_total  =      85.9001 GB/Sec
gpu_total_sim_rate=131828

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 53312, Miss = 38191, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 53312, Miss = 38063, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 53312, Miss = 38400, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 53312, Miss = 38047, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 53312, Miss = 38341, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 53312, Miss = 38624, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 53312, Miss = 38139, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 53312, Miss = 37972, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 426496
	L1D_total_cache_misses = 305777
	L1D_total_cache_miss_rate = 0.7170
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.085
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 82106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 157077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56241
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42877
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 295424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 4953, 
gpgpu_n_tot_thrd_icount = 40574976
gpgpu_n_tot_w_icount = 1267968
gpgpu_n_stall_shd_mem = 393216
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171824
gpgpu_n_mem_write_global = 262144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3162112
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 294912
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98304
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:413527	W0_Idle:507183	W0_Scoreboard:3464034	W1:0	W2:0	W3:0	W4:196608	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1071360
single_issue_nums: WS0:316992	WS1:316992	WS2:316992	WS3:316992	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1374592 {8:171824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6291456 {8:131072,40:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6872960 {40:171824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097152 {8:262144,}
maxmflatency = 1101 
max_icnt2mem_latency = 134 
maxmrqlatency = 466 
max_icnt2sh_latency = 77 
averagemflatency = 269 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 4 
mrq_lat_table:74041 	37065 	2383 	3077 	7792 	10747 	6045 	2118 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	358834 	12290 	62838 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	116609 	14036 	427 	302455 	196 	237 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	262142 	109252 	51369 	10742 	458 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	139 	197 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8        16         8         8         8         8         8        16         8         2         2         3         3 
dram[1]:         8         8         8         8         8        16         7         8         8         8         8         8         3         3         3         3 
dram[2]:         8         8         8         8         8         9         8         8         8         8         8        16         3         2         3         3 
dram[3]:         8         8         8        12         8         8         8         8         6         8         8         8         3         2         2         3 
dram[4]:         8         8         8         8         8        16         4         8         8         8         8        12         2         3         3         2 
dram[5]:         8         8         8         8        16        12         8         8         8         8         8        16         3         3         3         3 
dram[6]:         8         8         7         8         8        16         8         5         8         8         8        12         2         3         2         2 
dram[7]:         7         8         8         8        16         8         8         8         8         8        12        16         2         3         3         3 
dram[8]:         8         8         8         7         8        11         8         8         7         8        16        11         2         3         3         2 
dram[9]:         8         8         8         8        16         8         8         8         7         8        16         8         2         3         3         2 
dram[10]:         8         8         8         8        16         8         8         8         8         7         8        12         2         2         2         3 
dram[11]:         4         8         8         8         8        16         8         8         4         8        13         8         3         3         2         3 
dram[12]:         5         8         8         8         8         8         8         8        12         8         8         8         2         2         3         2 
dram[13]:         8         7         8         8        16        12         6         8         8         8         8         8         2         3         3         3 
dram[14]:         8         8         8        11        12         8         8         8         8         8         8        16         2         3         3         2 
dram[15]:         8         8         8         4         9        16         7         8         8         8         8         8         3         3         3         3 
dram[16]:         8         8         8         8         8         8         8         8         5         8         8         8         3         2         3         3 
dram[17]:         8         8         8         8         8         9         8         8         8         8        16        12         2         3         3         2 
dram[18]:         8         8         8         8        13         8         8         8         4        12         9         8         3         3         3         3 
dram[19]:         8         8         8        16        12        16         8         8         7         8         8        16         3         2         3         3 
dram[20]:         8         8        16         8        16         8         8         8         8         7         8         8         3         3         3         3 
dram[21]:         8         8         8         8         8        16         8         8         8        12        16        16         2         2         2         3 
dram[22]:         8         8         8         8         8         8         8         8         8         8         8        16         2         3         2         2 
dram[23]:         8         8         8         8         8        16         8         7         8         8         8        13         2         3         3         3 
dram[24]:         8         8         8         8         8        16         8         8         8         8         8        12         2         2         2         3 
dram[25]:         8         8         8         8        15         8         8         8         8         8         8         8         2         2         2         3 
dram[26]:         8         8         8         8        16         9         8         8         8         8         8         8         3         3         3         3 
dram[27]:         8         8         8         8        15        10         8         8         8         8         8         8         2         2         3         2 
dram[28]:         8         8         8        16        16         8         8         8         6         8         8        11         2         2         3         2 
dram[29]:         8         8         8         8        16         8         8         8         8         8         8        10         3         3         3         3 
dram[30]:         8         8         8         8         8         8         8         8         8         8        11        16         3         3         3         2 
dram[31]:         8         8         8         8         8         8         8         8         8         8         8         8         3         3         3         3 
maximum service time to same row:
dram[0]:      6370      7186      9526      6276      6374      6373      6257      6254      6273      6274      6226      8541      6390      8561      6326      8549 
dram[1]:      6405      8562      6389      7297      6241      7259      6294      6377      6353      6924      8621      6266      6425      7347      6249      6345 
dram[2]:      6314      6212      6273      7367      6365      8580      6309      6381      6985      6325      6326      8544      6369      6253      6209      7135 
dram[3]:      6215      6262      6866      6273      6334      6963      6337      7057      6330      6892      6270      6358      6434      6614      8149      6257 
dram[4]:      6242      6301      6209      9465      6425      8497      6953      6414      6244      6967      7314      6211      6250      6302      8542      8553 
dram[5]:      6254      8675      6257      7607      6306      6249      8637      6345      6362      6309      6341      8391      8561      8537      8528      6241 
dram[6]:      8463      9749      7327      6325      7013      9981      6365      8475      8467      6337      8501      6298      7029      6224      6286      6229 
dram[7]:      6289      6313      7347      7002      8525      8522      6892      6285      8526      6377      7014     10302     10972      6211      6286      8533 
dram[8]:      8592      8505      6700      8222      7002      6297      8258      7504      6261      6265      8509     10433      6269      8490      8647      6205 
dram[9]:      6269      7030      6389      6212      6346     10861      6257      7375      6345      6258      6333      6364      6342      6270      8557      8525 
dram[10]:      6269      6213      6349      6209      6443      6304      6230      6329      6302      6264      6377      7214      6237      6317      6208      6297 
dram[11]:      7620      6245     10530      6408      6341      6230     14623      6265      8522      6302      6329      6314      6856      6409      6962     10858 
dram[12]:      8963      6309      6997      8514      6230      6229      6370      6272      6250      6349      6273      6232      6208      6269      6337      6377 
dram[13]:      6374      9353      8520      6253      6257      7021      6991      7097      6325      6939      7182      6908      6208      8532      6417      6382 
dram[14]:      6233      6381      6406      6382      6354      6269      8489      6986      7039      6636      6366      6225      6229      6712      9551      8500 
dram[15]:      6310      7136      6250      6207      6397      6282      8526      7984      6249      6257      8597      7092      6229     10525      6370     11689 
dram[16]:      6293      6341      6381      6212      6234      6242      6401      6254      6345      6385      7257      6949      6253      6265      6269      6229 
dram[17]:      6366      8549      6302      6298      6357      6422      8542      6417      6398      6329      8253      6342      8556      8552      6381      6297 
dram[18]:     10878      8549      9432      9312      6242      6234      6233      8144      6302      8665      6297      6752      6269      7736      8521      6261 
dram[19]:      6345     10897      6920      6993      7515      8512      7441      6425      6281      7134      6293      9116      7110      6321      6354      6265 
dram[20]:      6241      6350      6297      6402      6277      6229      7175      6321      9194     10840      6211     10896      6336      6290      6408      6317 
dram[21]:      6273      6381      6246      8529      6309      8536      7073      8530      6253      6262      6245      6972      6405      7030      6212      6393 
dram[22]:      8542      6968      6300      6258      6362      6338      6229      6373      8569      6589      7291      8544      6333      6385      6266      8552 
dram[23]:      6633      6207      6314      6237      6282      6346      6333      7039      6241      8494      9511      6250      8159      6313      9318      6233 
dram[24]:      6342      7033      7012      6413      8516      6261      6808      6277     10860      6425      6417      6258      7399      6238      6318      6416 
dram[25]:      6309      8566      7687      6993      7517      8689      6413      6425      6310      6322      6230      6229      6286      6265      6246      8536 
dram[26]:      6333      8370      9123      6212      6293      6353      7698      6409      6342      8506      6382     10840      6363      6743      8512      8577 
dram[27]:      6212      6285      6265      6933      6341      7015      8510      6338      6301      6241     15457      6290     11702      6382      6361      8517 
dram[28]:      6382      6384      6262      6297      6305      8506      7342      6209      9757      9799      6354      6245      6381      8513      8526      6211 
dram[29]:      6285      8512      8593      6365      7047      6237      6361      6414      6362      6224      6337      6939      6261      8524      7223      7366 
dram[30]:      6250      6281      6385      6252      6954      6373      8542      6261      6285      6381      7187      6249      7153      6246      6305      6821 
dram[31]:      6370      6249      6266      6316      6552      6512      7398      6342      6229      8557      6366      6305      6628      6374      6269      7063 
average row accesses per activate:
dram[0]:  1.087719  1.152610  1.146789  1.100000  1.162455  1.205426  1.130252  1.100746  1.127049  1.186147  1.137255  1.174089  1.068441  1.055794  1.090909  1.060729 
dram[1]:  1.129187  1.114407  1.132530  1.171429  1.129707  1.167442  1.140845  1.166667  1.091912  1.142157  1.144487  1.173709  1.067616  1.114286  1.051502  1.116883 
dram[2]:  1.118421  1.121324  1.116838  1.176000  1.207627  1.243478  1.168142  1.117857  1.155894  1.102837  1.096154  1.160305  1.073930  1.044280  1.069106  1.080851 
dram[3]:  1.131148  1.156000  1.151961  1.174468  1.193694  1.175510  1.103306  1.145455  1.141414  1.127119  1.136364  1.138790  1.060377  1.083333  1.086207  1.094059 
dram[4]:  1.103175  1.124481  1.178218  1.142857  1.164179  1.245000  1.125000  1.127854  1.062963  1.132530  1.143519  1.251232  1.066986  1.062762  1.074803  1.045283 
dram[5]:  1.059041  1.114391  1.088525  1.125899  1.144000  1.156794  1.191489  1.089109  1.104869  1.129921  1.163569  1.240385  1.099567  1.048193  1.066038  1.075221 
dram[6]:  1.157407  1.148936  1.105469  1.141129  1.169811  1.221154  1.111969  1.133333  1.127551  1.174129  1.159483  1.158301  1.053333  1.063492  1.046512  1.052830 
dram[7]:  1.137931  1.119601  1.111538  1.137778  1.188596  1.185950  1.100746  1.101266  1.137441  1.124000  1.215000  1.194805  1.064220  1.084746  1.057034  1.056680 
dram[8]:  1.128319  1.135135  1.113726  1.119342  1.149606  1.162162  1.109170  1.187817  1.124424  1.119231  1.194332  1.209091  1.040984  1.044715  1.098522  1.069767 
dram[9]:  1.165877  1.136752  1.122677  1.093960  1.153846  1.197368  1.101167  1.118852  1.087453  1.097122  1.144781  1.139373  1.026923  1.049793  1.119761  1.059091 
dram[10]:  1.152000  1.095785  1.178082  1.092409  1.170732  1.213930  1.121339  1.097473  1.098485  1.138655  1.172414  1.247573  1.074510  1.052863  1.075758  1.056604 
dram[11]:  1.046763  1.104167  1.155462  1.150198  1.148148  1.171821  1.156098  1.098765  1.092664  1.150579  1.163194  1.168067  1.094340  1.068273  1.073593  1.062500 
dram[12]:  1.112500  1.106529  1.136986  1.158120  1.114983  1.151515  1.101045  1.099099  1.199187  1.162791  1.146520  1.174242  1.048443  1.049020  1.065844  1.058333 
dram[13]:  1.119658  1.107981  1.089928  1.148000  1.207317  1.165179  1.112903  1.131783  1.085185  1.139241  1.192771  1.157509  1.041198  1.085202  1.064815  1.074561 
dram[14]:  1.142322  1.121324  1.122137  1.191489  1.141264  1.185185  1.165094  1.154867  1.141631  1.119231  1.186147  1.237443  1.046763  1.073469  1.073395  1.065502 
dram[15]:  1.136187  1.221650  1.119048  1.107438  1.212000  1.164286  1.088889  1.171569  1.118644  1.149813  1.185654  1.185039  1.076613  1.077253  1.080569  1.052000 
dram[16]:  1.115079  1.115079  1.109434  1.138889  1.148305  1.153333  1.100746  1.117424  1.090909  1.109589  1.170732  1.184615  1.102564  1.025000  1.060150  1.050980 
dram[17]:  1.141732  1.119298  1.108787  1.160448  1.223577  1.193662  1.109022  1.154812  1.137500  1.119850  1.163701  1.191176  1.050505  1.096774  1.080169  1.057143 
dram[18]:  1.117347  1.130769  1.124464  1.193878  1.146825  1.135314  1.140272  1.138577  1.079295  1.139344  1.233333  1.219512  1.132275  1.046693  1.060086  1.080717 
dram[19]:  1.125541  1.146465  1.127451  1.191571  1.194175  1.212245  1.175879  1.135849  1.094421  1.105431  1.149813  1.175373  1.085837  1.026230  1.050584  1.064000 
dram[20]:  1.118518  1.106464  1.166667  1.151394  1.168776  1.147766  1.172566  1.147410  1.107438  1.164179  1.170040  1.207031  1.061151  1.087156  1.054852  1.082609 
dram[21]:  1.108787  1.156951  1.217391  1.216450  1.174089  1.162698  1.113636  1.148438  1.109375  1.158915  1.180723  1.211618  1.084906  1.043478  1.060241  1.054545 
dram[22]:  1.127273  1.128000  1.156522  1.136719  1.151007  1.145455  1.161572  1.196262  1.142336  1.124161  1.218341  1.255435  1.062500  1.091667  1.037879  1.043307 
dram[23]:  1.123016  1.124528  1.100746  1.162791  1.148410  1.197880  1.113475  1.126812  1.167401  1.172093  1.172000  1.216535  1.050388  1.076596  1.069264  1.061303 
dram[24]:  1.121739  1.124060  1.168067  1.166667  1.165992  1.181495  1.136187  1.119122  1.100402  1.183333  1.222222  1.159836  1.060000  1.031359  1.055336  1.055556 
dram[25]:  1.122605  1.163636  1.179283  1.164659  1.191235  1.175573  1.118577  1.173745  1.100977  1.162791  1.164234  1.179577  1.063063  1.042918  1.077586  1.087805 
dram[26]:  1.145923  1.133065  1.142276  1.228700  1.140152  1.153846  1.117155  1.125850  1.116667  1.177966  1.190083  1.253456  1.069767  1.040268  1.063025  1.043956 
dram[27]:  1.078176  1.148594  1.178261  1.153846  1.181818  1.236515  1.128631  1.125000  1.161290  1.126482  1.161826  1.275132  1.065217  1.056818  1.122271  1.073913 
dram[28]:  1.144578  1.178261  1.096154  1.157895  1.166090  1.173285  1.113636  1.096154  1.093878  1.117450  1.171206  1.183607  1.052448  1.060345  1.072581  1.037453 
dram[29]:  1.074074  1.189573  1.164912  1.168628  1.192469  1.138264  1.122605  1.105085  1.130252  1.150628  1.146245  1.192157  1.038911  1.085366  1.057692  1.079812 
dram[30]:  1.132075  1.180556  1.127273  1.212389  1.177966  1.142857  1.134454  1.100000  1.129771  1.177034  1.184314  1.248826  1.076046  1.056604  1.095436  1.032374 
dram[31]:  1.129555  1.120275  1.123134  1.145985  1.156934  1.200913  1.133333  1.132075  1.134545  1.167331  1.157480  1.159259  1.058333  1.084746  1.056604  1.066667 
average row locality = 143476/127346 = 1.126663
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       158       153       140       177       171       174       145       153       141       146       159       151       137       118       119       124 
dram[1]:       127       144       146       159       146       136       125       135       148       135       160       140       149       121       125       126 
dram[2]:       133       151       173       154       156       164       146       162       164       160       150       169       134       138       127       127 
dram[3]:       142       147       134       149       146       161       143       133       117       144       162       169       138        99       123       114 
dram[4]:       138       136       122       123       133       146       119       126       151       148       131       140       115       131       132       135 
dram[5]:       147       157       172       161       148       175       150       168       148       154       166       142       127       131       115       116 
dram[6]:       135       147       151       147       166       138       145       123       114       128       142       160       113       131       137       139 
dram[7]:       133       176       148       133       154       159       145       135       129       148       139       156       117       129       142       124 
dram[8]:       133       161       152       139       157       166       140       118       137       153       162       152       122       129       106       114 
dram[9]:       126       141       154       170       170       158       148       145       149       151       183       178       127       123        92       114 
dram[10]:       143       148       128       172       154       138       139       156       159       143       151       141       140       118       134       135 
dram[11]:       148       169       149       154       133       188       129       178       142       152       178       153       112       128       123       113 
dram[12]:       144       163       135       148       169       168       157       181       165       155       166       170       145       151       124       124 
dram[13]:       138       126       162       153       163       140       140       154       152       140       164       166       132       120       121       122 
dram[14]:       155       161       152       154       163       161       136       141       147       156       153       157       142       131       117       119 
dram[15]:       149       131       169       142       164       173       148       126       141       161       156       163       132       125       114       128 
dram[16]:       142       152       153       154       142       189       153       142       142       169       160       170       123       155       138       130 
dram[17]:       150       169       135       164       168       191       151       140       142       155       175       173       108       114       119       138 
dram[18]:       116       157       139       135       162       183       137       159       124       152       149       137       111       133       122       122 
dram[19]:       140       119       126       164       135       168       123       163       136       172       162       169       128       155       135       133 
dram[20]:       157       151       149       159       153       180       147       154       141       129       149       170       140       116       120       122 
dram[21]:       137       139       147       156       157       164       160       155       151       149       156       162       115       122       131       135 
dram[22]:       128       147       140       150       184       163       139       145       162       173       153       128       133       127       128       127 
dram[23]:       148       155       156       159       179       185       157       164       141       132       157       164       129       123       128       140 
dram[24]:       141       153       157       168       157       180       156       183       146       153       145       150       127       136       130       143 
dram[25]:       151       139       159       152       164       169       149       157       171       137       179       176       117       127       124       116 
dram[26]:       139       143       151       157       168       177       136       176       142       152       159       157       117       147       129       142 
dram[27]:       165       145       145       150       183       171       142       124       167       154       156       149       120       133       121       125 
dram[28]:       146       140       177       188       176       181       153       174       136       171       159       196       149       125       130       134 
dram[29]:       163       138       175       160       160       197       148       168       139       146       154       170       128       126       136       114 
dram[30]:       151       137       168       147       151       186       145       171       157       133       159       151       131       134       132       137 
dram[31]:       151       175       161       166       170       144       159       159       161       153       163       177       119       126       131       123 
total dram reads = 74974
bank skew: 197/92 = 2.14
chip skew: 2535/2126 = 1.19
number of total write accesses:
dram[0]:       260       230       185       275       254       227       206       250       223       217       221       231       235       213       221       226 
dram[1]:       192       202       227       221       215       196       194       200       250       176       244       182       256       197       198       221 
dram[2]:       216       260       256       233       208       204       201       250       246       257       233       230       240       247       231       217 
dram[3]:       226       240       180       217       203       217       216       205       187       207       238       244       246       163       218       189 
dram[4]:       223       221       192       190       177       180       198       202       242       234       198       186       187       205       238       238 
dram[5]:       242       249       261       260       232       266       216       274       248       231       245       191       226       223       192       214 
dram[6]:       200       214       229       223       238       198       241       193       174       186       211       233       204       240       230       237 
dram[7]:       227       270       232       207       207       217       247       209       192       224       181       203       203       217       231       234 
dram[8]:       210       231       225       225       230       230       192       189       187       229       227       194       224       223       199       199 
dram[9]:       200       215       249       261       248       198       230       220       239       259       274       257       233       218       158       206 
dram[10]:       231       239       216       271       225       178       219       246       229       215       211       196       227       209       249       241 
dram[11]:       244       258       219       234       198       261       178       292       237       239       262       213       205       232       213       204 
dram[12]:       214       267       193       220       252       229       266       311       221       247       245       232       265       286       226       223 
dram[13]:       213       194       240       225       218       203       234       232       237       218       221       239       249       213       190       213 
dram[14]:       246       243       242       213       237       217       190       209       206       234       204       191       248       223       204       215 
dram[15]:       239       180       274       223       234       257       249       190       215       245       216       225       230       219       194       232 
dram[16]:       232       226       243       222       215       273       245       253       230       266       216       234       221       295       247       230 
dram[17]:       237       257       216       244       221       247       237       231       227       243       247       256       172       203       225       261 
dram[18]:       182       229       207       169       218       272       198       237       210       219       189       192       174       233       216       204 
dram[19]:       200       182       174       248       190       217       192       239       207       291       245       239       217       272       220       230 
dram[20]:       238       248       225       226       216       267       197       229       218       189       241       224       264       206       217       213 
dram[21]:       224       205       222       207       225       224       229       232       224       248       236       218       199       208       223       257 
dram[22]:       205       225       216       238       272       258       212       196       249       265       210       173       240       235       247       240 
dram[23]:       237       243       236       235       245       260       249       253       216       202       219       239       240       222       203       245 
dram[24]:       202       247       207       255       220       259       231       296       219       213       200       231       228       270       239       271 
dram[25]:       245       202       233       235       232       234       222       241       281       197       239       269       206       198       219       179 
dram[26]:       221       233       217       202       232       262       221       261       214       221       219       192       197       282       214       242 
dram[27]:       287       238       211       229       259       212       211       174       262       229       220       153       213       248       234       213 
dram[28]:       233       216       277       277       271       244       241       284       223       278       240       275       264       205       230       248 
dram[29]:       273       190       271       227       214       267       245       267       220       223       230       230       233       226       241       197 
dram[30]:       251       199       238       212       217       279       212       265       241       198       234       198       239       244       224       262 
dram[31]:       212       256       238       247       250       199       239       245       252       239       222       240       225       224       252       233 
total dram writes = 116150
bank skew: 311/153 = 2.03
chip skew: 4006/3311 = 1.21
average mf latency per bank:
dram[0]:        608       620       663       610       594       647       640       612       622       629       625       585       600       576       565       567
dram[1]:        648       647       623       627       620       613       617       628       597       685       615       647       602       622       629       582
dram[2]:        612       571       629       616       643       647       651       613       612       605       618       624       575       579       571       603
dram[3]:        614       600       674       629       613       637       644       609       619       634       621       627       586       607       595       612
dram[4]:        624       603       633       623       652       649       633       627       644       614       611       610       618       631       576       590
dram[5]:        628       596       621       594       598       614       631       603       599       622       621       620       588       620       616       571
dram[6]:        654       634       631       608       637       619       603       640       640       646       616       618       572       573       605       599
dram[7]:        601       613       620       618       645       638       589       626       645       624       648       632       585       612       626       569
dram[8]:        645       642       643       602       623       636       677       593       692       632       617       645       571       604       573       593
dram[9]:        604       627       618       610       607       657       626       641       630       579       600       615       569       588       594       584
dram[10]:        609       606       595       603       603       664       612       636       657       627       627       607       619       586       577       580
dram[11]:        646       631       621       605       622       623       655       592       624       604       603       639       575       583       597       581
dram[12]:        645       605       669       612       618       628       582       587       657       603       625       638       572       565       570       586
dram[13]:        627       641       628       614       632       613       602       635       631       603       644       592       562       586       635       592
dram[14]:        601       616       601       612       619       611       656       624       644       611       652       648       584       596       588       574
dram[15]:        611       637       598       624       615       609       607       622       643       615       629       625       592       589       601       578
dram[16]:        628       626       605       626       616       610       620       571       622       607       622       622       584       561       587       592
dram[17]:        617       626       624       615       631       641       625       592       604       602       624       609       627       585       562       566
dram[18]:        644       628       635       638       665       608       646       606       613       632       664       611       636       590       589       605
dram[19]:        652       635       660       605       629       635       611       630       654       571       613       615       608       595       617       598
dram[20]:        627       604       604       622       606       614       660       625       622       622       572       629       562       586       574       589
dram[21]:        601       631       594       623       629       635       648       603       646       579       592       614       591       607       597       564
dram[22]:        630       641       621       610       597       584       630       660       625       620       612       620       582       579       550       561
dram[23]:        622       614       610       618       633       606       611       631       607       601       629       587       568       579       637       594
dram[24]:        634       603       643       585       627       619       633       600       647       612       602       595       583       542       576       557
dram[25]:        598       626       621       603       619       628       624       612       588       635       645       592       591       641       589       645
dram[26]:        620       593       633       630       630       595       606       625       626       617       625       644       606       572       611       606
dram[27]:        583       596       625       595       615       632       615       659       601       617       636       707       599       568       557       606
dram[28]:        627       606       621       606       589       630       612       588       619       599       592       614       589       620       597       569
dram[29]:        612       630       605       619       643       644       588       595       613       617       600       631       576       579       594       592
dram[30]:        573       641       649       618       615       608       641       633       626       627       621       636       583       575       609       558
dram[31]:        638       618       625       608       589       610       626       609       605       590       641       642       561       587       551       562
maximum mf latency per bank:
dram[0]:        928       919       906       926       888       907       887       903       890       919       932       884       923       872       883       922
dram[1]:        889       857       969       935       932       898       895       924       892       893       955       904       907       894       889       912
dram[2]:        879       884       936       934       930       943       935       911       936       883       937       893       905       921       851       904
dram[3]:        856       975       893       897       927       899       890       886       909       885       913       901       894       865       947       859
dram[4]:        919       896       889       895       895       910       888       901       899       876       928       922       943       891       892      1101
dram[5]:        897       906       968       933       937       896       886       937       977       929       919       976       918       944       954       898
dram[6]:        911       896       920       883       936       894       907       890       893       890       945       903       900       895       973       923
dram[7]:        895       894       917       923       865       904       897       888       904       934       913       915       907       913       890       902
dram[8]:        900       901       910       895       896       915       944       882       892       949       893       899       886       928       898       915
dram[9]:        860       917       909       926       886       908       939       931       931       906       941       976       984       928       885       891
dram[10]:        916       916       898       916       921       915       882       897      1000       916       880       896       918       906       919       898
dram[11]:        939       951       892       926       872       965       862       895       890       916       938       952       881       920       921       937
dram[12]:        930       919       962       886       929       979       921       917       932       901       883       889       886       926       885      1035
dram[13]:        952       897       922       862       916       918       922       928       878       863       885       918       930       943       946       891
dram[14]:        892       905       911       895       888       883       918       916       908       934       931       902       973       915       904       902
dram[15]:        894       895       943       903       895       895       886       898       901       877       934       899       893       883       893       917
dram[16]:        990       898       882       933       899       917       878       886      1045       903       930       903       871       889       886       902
dram[17]:        891       896       900       953       915       928       897       894       894       939       939       930       896       890       860       888
dram[18]:        891       937       913       898       895       945       887       922       915       919       897       916       901       881       902       925
dram[19]:        907       948       885       903       947       893       913       902       965       914       910       917       895       913       905       901
dram[20]:        932       938       897       915       927       856       890       946       909       916       893       925       904       933       887       858
dram[21]:        860       919       929       935       970       900       906       885       986       890       939       900       893       891       893       895
dram[22]:        881       928       904       890       935      1034       948       904       882       929       892       879       892       863       914       904
dram[23]:        918       917       993       903      1012       884       917       976       892       896       895       907       916       934       893       914
dram[24]:        875       895       895       892       977       924       894       973       899       896       922       911       871       942       873       930
dram[25]:        853       903       895       903       904       880       943       894       908       891       909       883       891       906       890       894
dram[26]:        920       894       921       891       886       897       895       971       866       911       964       900       895       952       886       928
dram[27]:        894       920       955       889       902       894       864       887       898       896       881       898       859       919       943       895
dram[28]:        962       892       959       921       903       902       953       976       947      1023       926       918       930       904       896       915
dram[29]:        883       892       891       909       890       906       911       936       894       898       951       894       895       913       954       881
dram[30]:        904       941       981       888       913       912       905       938       895       915       896       907       949       943       914       925
dram[31]:        896       928       890       894       959       881       920       919       914       952       921       916       902       895      1002       923
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 183265 -   mf: uid=1595700, sid4294967295:w4294967295, part=0, addr=0xe2b74000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182665), 
Ready @ 183303 -   mf: uid=1595794, sid4294967295:w4294967295, part=0, addr=0xe603e000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182703), 
Ready @ 183315 -   mf: uid=1595831, sid4294967295:w4294967295, part=0, addr=0xe3d24000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182715), 
Ready @ 183393 -   mf: uid=1596064, sid4294967295:w4294967295, part=0, addr=0xd3194080, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182793), 
Ready @ 183429 -   mf: uid=1596117, sid4294967295:w4294967295, part=0, addr=0xd5e78000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182829), 
Ready @ 183444 -   mf: uid=1596133, sid4294967295:w4294967295, part=0, addr=0xd7378000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182844), 
Ready @ 183510 -   mf: uid=1596186, sid4294967295:w4294967295, part=0, addr=0xd7030080, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182910), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124288 n_act=4054 n_pre=4038 n_ref_event=0 n_req=4555 n_rd=2366 n_rd_L2_A=0 n_write=0 n_wr_bk=3674 bw_util=0.04395
n_activity=63654 dram_eff=0.09489
bk0: 158a 128914i bk1: 153a 130092i bk2: 140a 130827i bk3: 177a 128061i bk4: 171a 128596i bk5: 174a 129529i bk6: 145a 130311i bk7: 153a 129603i bk8: 141a 129770i bk9: 146a 130363i bk10: 159a 129833i bk11: 151a 129947i bk12: 137a 129485i bk13: 118a 130827i bk14: 119a 130731i bk15: 124a 129944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109989
Row_Buffer_Locality_read = 0.105664
Row_Buffer_Locality_write = 0.114664
Bank_Level_Parallism = 2.667722
Bank_Level_Parallism_Col = 1.733902
Bank_Level_Parallism_Ready = 1.048510
write_to_read_ratio_blp_rw_average = 0.556981
GrpLevelPara = 1.510512 

BW Util details:
bwutil = 0.043955 
total_CMD = 137414 
util_bw = 6040 
Wasted_Col = 25732 
Wasted_Row = 15589 
Idle = 90053 

BW Util Bottlenecks: 
RCDc_limit = 20924 
RCDWRc_limit = 15777 
WTRc_limit = 6085 
RTWc_limit = 6144 
CCDLc_limit = 3069 
rwq = 0 
CCDLc_limit_alone = 2516 
WTRc_limit_alone = 5741 
RTWc_limit_alone = 5935 

Commands details: 
total_CMD = 137414 
n_nop = 124288 
Read = 2366 
Write = 0 
L2_Alloc = 0 
L2_WB = 3674 
n_act = 4054 
n_pre = 4038 
n_ref = 0 
n_req = 4555 
total_req = 6040 

Dual Bus Interface Util: 
issued_total_row = 8092 
issued_total_col = 6040 
Row_Bus_Util =  0.058888 
CoL_Bus_Util = 0.043955 
Either_Row_CoL_Bus_Util = 0.095522 
Issued_on_Two_Bus_Simul_Util = 0.007321 
issued_two_Eff = 0.076642 
queue_avg = 0.265693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.265693
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 183348 -   mf: uid=1595934, sid4294967295:w4294967295, part=1, addr=0xe75b6180, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182748), 
Ready @ 183434 -   mf: uid=1596127, sid4294967295:w4294967295, part=1, addr=0xd2296180, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182834), 
Ready @ 183520 -   mf: uid=1596198, sid4294967295:w4294967295, part=1, addr=0xd400c100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182920), 
Ready @ 183522 -   mf: uid=1596203, sid4294967295:w4294967295, part=1, addr=0xd0f90180, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182922), 
Ready @ 183554 -   mf: uid=1596234, sid4294967295:w4294967295, part=1, addr=0xd2f28100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182954), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=125255 n_act=3729 n_pre=3713 n_ref_event=0 n_req=4202 n_rd=2222 n_rd_L2_A=0 n_write=0 n_wr_bk=3371 bw_util=0.0407
n_activity=61894 dram_eff=0.09036
bk0: 127a 131358i bk1: 144a 130184i bk2: 146a 129710i bk3: 159a 130121i bk4: 146a 130356i bk5: 136a 130750i bk6: 125a 131108i bk7: 135a 130824i bk8: 148a 129461i bk9: 135a 131602i bk10: 160a 129327i bk11: 140a 131020i bk12: 149a 128771i bk13: 121a 131133i bk14: 125a 130415i bk15: 126a 130421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.112565
Row_Buffer_Locality_read = 0.095410
Row_Buffer_Locality_write = 0.131818
Bank_Level_Parallism = 2.576567
Bank_Level_Parallism_Col = 1.714135
Bank_Level_Parallism_Ready = 1.043268
write_to_read_ratio_blp_rw_average = 0.542983
GrpLevelPara = 1.504704 

BW Util details:
bwutil = 0.040702 
total_CMD = 137414 
util_bw = 5593 
Wasted_Col = 24149 
Wasted_Row = 15382 
Idle = 92290 

BW Util Bottlenecks: 
RCDc_limit = 19996 
RCDWRc_limit = 14136 
WTRc_limit = 5718 
RTWc_limit = 5365 
CCDLc_limit = 2754 
rwq = 0 
CCDLc_limit_alone = 2245 
WTRc_limit_alone = 5381 
RTWc_limit_alone = 5193 

Commands details: 
total_CMD = 137414 
n_nop = 125255 
Read = 2222 
Write = 0 
L2_Alloc = 0 
L2_WB = 3371 
n_act = 3729 
n_pre = 3713 
n_ref = 0 
n_req = 4202 
total_req = 5593 

Dual Bus Interface Util: 
issued_total_row = 7442 
issued_total_col = 5593 
Row_Bus_Util =  0.054158 
CoL_Bus_Util = 0.040702 
Either_Row_CoL_Bus_Util = 0.088484 
Issued_on_Two_Bus_Simul_Util = 0.006375 
issued_two_Eff = 0.072045 
queue_avg = 0.249414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.249414
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 13): 
Ready @ 183240 -   mf: uid=1595631, sid4294967295:w4294967295, part=2, addr=0xe7c6e200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182640), 
Ready @ 183279 -   mf: uid=1595732, sid4294967295:w4294967295, part=2, addr=0xe53f8200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182679), 
Ready @ 183312 -   mf: uid=1595824, sid4294967295:w4294967295, part=2, addr=0xd0f3e200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182712), 
Ready @ 183313 -   mf: uid=1595823, sid4294967295:w4294967295, part=2, addr=0xe7a44280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182713), 
Ready @ 183339 -   mf: uid=1595910, sid4294967295:w4294967295, part=2, addr=0xd1c2e200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182739), 
Ready @ 183367 -   mf: uid=1595994, sid4294967295:w4294967295, part=2, addr=0xd08a8280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182767), 
Ready @ 183373 -   mf: uid=1596017, sid4294967295:w4294967295, part=2, addr=0xd49cc280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182773), 
Ready @ 183391 -   mf: uid=1596058, sid4294967295:w4294967295, part=2, addr=0xd4d14200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182791), 
Ready @ 183465 -   mf: uid=1596156, sid4294967295:w4294967295, part=2, addr=0xd1cf2200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182865), 
Ready @ 183484 -   mf: uid=1596167, sid4294967295:w4294967295, part=2, addr=0xd4ee2200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182884), 
Ready @ 183486 -   mf: uid=1596170, sid4294967295:w4294967295, part=2, addr=0xd7cc8280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182886), 
Ready @ 183501 -   mf: uid=1596180, sid4294967295:w4294967295, part=2, addr=0xd6840280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182901), 
Ready @ 183565 -   mf: uid=1596243, sid4294967295:w4294967295, part=2, addr=0xd2620200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182965), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124121 n_act=4089 n_pre=4073 n_ref_event=0 n_req=4607 n_rd=2408 n_rd_L2_A=0 n_write=0 n_wr_bk=3729 bw_util=0.04466
n_activity=64651 dram_eff=0.09493
bk0: 133a 130720i bk1: 151a 129267i bk2: 173a 128679i bk3: 154a 129662i bk4: 156a 130158i bk5: 164a 130708i bk6: 146a 130510i bk7: 162a 128815i bk8: 164a 129529i bk9: 160a 129057i bk10: 150a 129769i bk11: 169a 129648i bk12: 134a 129328i bk13: 138a 129144i bk14: 127a 130346i bk15: 127a 130207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.112438
Row_Buffer_Locality_read = 0.110880
Row_Buffer_Locality_write = 0.114143
Bank_Level_Parallism = 2.672779
Bank_Level_Parallism_Col = 1.728549
Bank_Level_Parallism_Ready = 1.048069
write_to_read_ratio_blp_rw_average = 0.547464
GrpLevelPara = 1.516034 

BW Util details:
bwutil = 0.044661 
total_CMD = 137414 
util_bw = 6137 
Wasted_Col = 26054 
Wasted_Row = 15581 
Idle = 89642 

BW Util Bottlenecks: 
RCDc_limit = 21244 
RCDWRc_limit = 15851 
WTRc_limit = 6142 
RTWc_limit = 6166 
CCDLc_limit = 3092 
rwq = 0 
CCDLc_limit_alone = 2563 
WTRc_limit_alone = 5781 
RTWc_limit_alone = 5998 

Commands details: 
total_CMD = 137414 
n_nop = 124121 
Read = 2408 
Write = 0 
L2_Alloc = 0 
L2_WB = 3729 
n_act = 4089 
n_pre = 4073 
n_ref = 0 
n_req = 4607 
total_req = 6137 

Dual Bus Interface Util: 
issued_total_row = 8162 
issued_total_col = 6137 
Row_Bus_Util =  0.059397 
CoL_Bus_Util = 0.044661 
Either_Row_CoL_Bus_Util = 0.096737 
Issued_on_Two_Bus_Simul_Util = 0.007321 
issued_two_Eff = 0.075679 
queue_avg = 0.289141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.289141
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 183155 -   mf: uid=1595316, sid4294967295:w4294967295, part=3, addr=0xe61f0300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182555), 
Ready @ 183349 -   mf: uid=1595939, sid4294967295:w4294967295, part=3, addr=0xd1b74300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182749), 
Ready @ 183532 -   mf: uid=1596207, sid4294967295:w4294967295, part=3, addr=0xd770a380, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182932), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=125264 n_act=3720 n_pre=3704 n_ref_event=0 n_req=4209 n_rd=2221 n_rd_L2_A=0 n_write=0 n_wr_bk=3396 bw_util=0.04088
n_activity=61012 dram_eff=0.09206
bk0: 142a 130219i bk1: 147a 129722i bk2: 134a 131378i bk3: 149a 130514i bk4: 146a 130812i bk5: 161a 130142i bk6: 143a 130176i bk7: 133a 130708i bk8: 117a 131498i bk9: 144a 130278i bk10: 162a 129407i bk11: 169a 129202i bk12: 138a 129482i bk13: 99a 132160i bk14: 123a 130640i bk15: 114a 131237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.116180
Row_Buffer_Locality_read = 0.097704
Row_Buffer_Locality_write = 0.136821
Bank_Level_Parallism = 2.593740
Bank_Level_Parallism_Col = 1.703613
Bank_Level_Parallism_Ready = 1.047534
write_to_read_ratio_blp_rw_average = 0.538735
GrpLevelPara = 1.494944 

BW Util details:
bwutil = 0.040876 
total_CMD = 137414 
util_bw = 5617 
Wasted_Col = 24018 
Wasted_Row = 14802 
Idle = 92977 

BW Util Bottlenecks: 
RCDc_limit = 19919 
RCDWRc_limit = 14095 
WTRc_limit = 5662 
RTWc_limit = 5096 
CCDLc_limit = 2794 
rwq = 0 
CCDLc_limit_alone = 2278 
WTRc_limit_alone = 5313 
RTWc_limit_alone = 4929 

Commands details: 
total_CMD = 137414 
n_nop = 125264 
Read = 2221 
Write = 0 
L2_Alloc = 0 
L2_WB = 3396 
n_act = 3720 
n_pre = 3704 
n_ref = 0 
n_req = 4209 
total_req = 5617 

Dual Bus Interface Util: 
issued_total_row = 7424 
issued_total_col = 5617 
Row_Bus_Util =  0.054027 
CoL_Bus_Util = 0.040876 
Either_Row_CoL_Bus_Util = 0.088419 
Issued_on_Two_Bus_Simul_Util = 0.006484 
issued_two_Eff = 0.073333 
queue_avg = 0.226906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.226906
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 183192 -   mf: uid=1595469, sid4294967295:w4294967295, part=4, addr=0xe63b2480, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182592), 
Ready @ 183201 -   mf: uid=1595508, sid4294967295:w4294967295, part=4, addr=0xe3cfe400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182601), 
Ready @ 183255 -   mf: uid=1595672, sid4294967295:w4294967295, part=4, addr=0xe01b2400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182655), 
Ready @ 183323 -   mf: uid=1595850, sid4294967295:w4294967295, part=4, addr=0xe2662400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182723), 
Ready @ 183365 -   mf: uid=1595990, sid4294967295:w4294967295, part=4, addr=0xd2790480, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182765), 
Ready @ 183445 -   mf: uid=1596134, sid4294967295:w4294967295, part=4, addr=0xd6a0e400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182845), 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=125535 n_act=3631 n_pre=3615 n_ref_event=0 n_req=4080 n_rd=2126 n_rd_L2_A=0 n_write=0 n_wr_bk=3311 bw_util=0.03957
n_activity=61221 dram_eff=0.08881
bk0: 138a 129695i bk1: 136a 130267i bk2: 122a 131225i bk3: 123a 131485i bk4: 133a 131528i bk5: 146a 131434i bk6: 119a 131217i bk7: 126a 131031i bk8: 151a 129239i bk9: 148a 130141i bk10: 131a 130816i bk11: 140a 131479i bk12: 115a 130868i bk13: 131a 130259i bk14: 132a 129576i bk15: 135a 129595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.110049
Row_Buffer_Locality_read = 0.088899
Row_Buffer_Locality_write = 0.133060
Bank_Level_Parallism = 2.560502
Bank_Level_Parallism_Col = 1.712903
Bank_Level_Parallism_Ready = 1.038808
write_to_read_ratio_blp_rw_average = 0.547503
GrpLevelPara = 1.510867 

BW Util details:
bwutil = 0.039567 
total_CMD = 137414 
util_bw = 5437 
Wasted_Col = 23606 
Wasted_Row = 15030 
Idle = 93341 

BW Util Bottlenecks: 
RCDc_limit = 19404 
RCDWRc_limit = 13841 
WTRc_limit = 5391 
RTWc_limit = 5192 
CCDLc_limit = 2674 
rwq = 0 
CCDLc_limit_alone = 2185 
WTRc_limit_alone = 5097 
RTWc_limit_alone = 4997 

Commands details: 
total_CMD = 137414 
n_nop = 125535 
Read = 2126 
Write = 0 
L2_Alloc = 0 
L2_WB = 3311 
n_act = 3631 
n_pre = 3615 
n_ref = 0 
n_req = 4080 
total_req = 5437 

Dual Bus Interface Util: 
issued_total_row = 7246 
issued_total_col = 5437 
Row_Bus_Util =  0.052731 
CoL_Bus_Util = 0.039567 
Either_Row_CoL_Bus_Util = 0.086447 
Issued_on_Two_Bus_Simul_Util = 0.005851 
issued_two_Eff = 0.067682 
queue_avg = 0.224278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.224278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 183212 -   mf: uid=1595554, sid4294967295:w4294967295, part=5, addr=0xe0256500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182612), 
Ready @ 183328 -   mf: uid=1595862, sid4294967295:w4294967295, part=5, addr=0xd3b80500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182728), 
Ready @ 183445 -   mf: uid=1596135, sid4294967295:w4294967295, part=5, addr=0xd5396580, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182845), 
Ready @ 183564 -   mf: uid=1596241, sid4294967295:w4294967295, part=5, addr=0xd5160580, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182964), 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124082 n_act=4116 n_pre=4100 n_ref_event=0 n_req=4599 n_rd=2377 n_rd_L2_A=0 n_write=0 n_wr_bk=3770 bw_util=0.04473
n_activity=65785 dram_eff=0.09344
bk0: 147a 129240i bk1: 157a 129209i bk2: 172a 128030i bk3: 161a 128796i bk4: 148a 129985i bk5: 175a 128417i bk6: 150a 130230i bk7: 168a 128263i bk8: 148a 128991i bk9: 154a 129658i bk10: 166a 129401i bk11: 142a 131073i bk12: 127a 130541i bk13: 131a 129886i bk14: 115a 130979i bk15: 116a 130779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.105023
Row_Buffer_Locality_read = 0.102230
Row_Buffer_Locality_write = 0.108011
Bank_Level_Parallism = 2.624027
Bank_Level_Parallism_Col = 1.727063
Bank_Level_Parallism_Ready = 1.051407
write_to_read_ratio_blp_rw_average = 0.555035
GrpLevelPara = 1.510722 

BW Util details:
bwutil = 0.044733 
total_CMD = 137414 
util_bw = 6147 
Wasted_Col = 26469 
Wasted_Row = 16829 
Idle = 87969 

BW Util Bottlenecks: 
RCDc_limit = 21187 
RCDWRc_limit = 16112 
WTRc_limit = 6233 
RTWc_limit = 6455 
CCDLc_limit = 3091 
rwq = 0 
CCDLc_limit_alone = 2514 
WTRc_limit_alone = 5848 
RTWc_limit_alone = 6263 

Commands details: 
total_CMD = 137414 
n_nop = 124082 
Read = 2377 
Write = 0 
L2_Alloc = 0 
L2_WB = 3770 
n_act = 4116 
n_pre = 4100 
n_ref = 0 
n_req = 4599 
total_req = 6147 

Dual Bus Interface Util: 
issued_total_row = 8216 
issued_total_col = 6147 
Row_Bus_Util =  0.059790 
CoL_Bus_Util = 0.044733 
Either_Row_CoL_Bus_Util = 0.097021 
Issued_on_Two_Bus_Simul_Util = 0.007503 
issued_two_Eff = 0.077333 
queue_avg = 0.319574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.319574
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 183164 -   mf: uid=1595352, sid4294967295:w4294967295, part=6, addr=0xe56d6680, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182564), 
Ready @ 183253 -   mf: uid=1595665, sid4294967295:w4294967295, part=6, addr=0xe468a680, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182653), 
Ready @ 183263 -   mf: uid=1595693, sid4294967295:w4294967295, part=6, addr=0xe7f26680, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182663), 
Ready @ 183341 -   mf: uid=1595916, sid4294967295:w4294967295, part=6, addr=0xe4668600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182741), 
Ready @ 183351 -   mf: uid=1595941, sid4294967295:w4294967295, part=6, addr=0xe2bf2600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182751), 
Ready @ 183371 -   mf: uid=1596010, sid4294967295:w4294967295, part=6, addr=0xd7ddc680, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182771), 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=125051 n_act=3785 n_pre=3769 n_ref_event=0 n_req=4256 n_rd=2216 n_rd_L2_A=0 n_write=0 n_wr_bk=3451 bw_util=0.04124
n_activity=63416 dram_eff=0.08936
bk0: 135a 131094i bk1: 147a 130330i bk2: 151a 129754i bk3: 147a 129945i bk4: 166a 129334i bk5: 138a 131311i bk6: 145a 129640i bk7: 123a 131127i bk8: 114a 131636i bk9: 128a 131580i bk10: 142a 130372i bk11: 160a 129890i bk12: 113a 130741i bk13: 131a 130048i bk14: 137a 129773i bk15: 139a 129262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.110667
Row_Buffer_Locality_read = 0.092058
Row_Buffer_Locality_write = 0.130882
Bank_Level_Parallism = 2.521446
Bank_Level_Parallism_Col = 1.706761
Bank_Level_Parallism_Ready = 1.044468
write_to_read_ratio_blp_rw_average = 0.545895
GrpLevelPara = 1.495319 

BW Util details:
bwutil = 0.041240 
total_CMD = 137414 
util_bw = 5667 
Wasted_Col = 24569 
Wasted_Row = 16183 
Idle = 90995 

BW Util Bottlenecks: 
RCDc_limit = 20069 
RCDWRc_limit = 14573 
WTRc_limit = 6175 
RTWc_limit = 5413 
CCDLc_limit = 2794 
rwq = 0 
CCDLc_limit_alone = 2228 
WTRc_limit_alone = 5786 
RTWc_limit_alone = 5236 

Commands details: 
total_CMD = 137414 
n_nop = 125051 
Read = 2216 
Write = 0 
L2_Alloc = 0 
L2_WB = 3451 
n_act = 3785 
n_pre = 3769 
n_ref = 0 
n_req = 4256 
total_req = 5667 

Dual Bus Interface Util: 
issued_total_row = 7554 
issued_total_col = 5667 
Row_Bus_Util =  0.054973 
CoL_Bus_Util = 0.041240 
Either_Row_CoL_Bus_Util = 0.089969 
Issued_on_Two_Bus_Simul_Util = 0.006244 
issued_two_Eff = 0.069401 
queue_avg = 0.217409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.217409
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 183243 -   mf: uid=1595640, sid4294967295:w4294967295, part=7, addr=0xe091e700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182643), 
Ready @ 183331 -   mf: uid=1595876, sid4294967295:w4294967295, part=7, addr=0xe2e7e780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182731), 
Ready @ 183340 -   mf: uid=1595913, sid4294967295:w4294967295, part=7, addr=0xe7196700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182740), 
Ready @ 183356 -   mf: uid=1595957, sid4294967295:w4294967295, part=7, addr=0xd294a700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182756), 
Ready @ 183534 -   mf: uid=1596209, sid4294967295:w4294967295, part=7, addr=0xd1630700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182934), 
Ready @ 183564 -   mf: uid=1596240, sid4294967295:w4294967295, part=7, addr=0xd6874700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182964), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124827 n_act=3849 n_pre=3833 n_ref_event=0 n_req=4327 n_rd=2267 n_rd_L2_A=0 n_write=0 n_wr_bk=3501 bw_util=0.04198
n_activity=62399 dram_eff=0.09244
bk0: 133a 130556i bk1: 176a 128493i bk2: 148a 129581i bk3: 133a 130695i bk4: 154a 130588i bk5: 159a 129991i bk6: 145a 129244i bk7: 135a 130299i bk8: 129a 130917i bk9: 148a 129975i bk10: 139a 131347i bk11: 156a 130488i bk12: 117a 130922i bk13: 129a 130439i bk14: 142a 129506i bk15: 124a 130048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.110469
Row_Buffer_Locality_read = 0.099250
Row_Buffer_Locality_write = 0.122816
Bank_Level_Parallism = 2.614676
Bank_Level_Parallism_Col = 1.707832
Bank_Level_Parallism_Ready = 1.047850
write_to_read_ratio_blp_rw_average = 0.544298
GrpLevelPara = 1.506907 

BW Util details:
bwutil = 0.041975 
total_CMD = 137414 
util_bw = 5768 
Wasted_Col = 24783 
Wasted_Row = 15291 
Idle = 91572 

BW Util Bottlenecks: 
RCDc_limit = 20281 
RCDWRc_limit = 14796 
WTRc_limit = 5983 
RTWc_limit = 5343 
CCDLc_limit = 2907 
rwq = 0 
CCDLc_limit_alone = 2402 
WTRc_limit_alone = 5651 
RTWc_limit_alone = 5170 

Commands details: 
total_CMD = 137414 
n_nop = 124827 
Read = 2267 
Write = 0 
L2_Alloc = 0 
L2_WB = 3501 
n_act = 3849 
n_pre = 3833 
n_ref = 0 
n_req = 4327 
total_req = 5768 

Dual Bus Interface Util: 
issued_total_row = 7682 
issued_total_col = 5768 
Row_Bus_Util =  0.055904 
CoL_Bus_Util = 0.041975 
Either_Row_CoL_Bus_Util = 0.091599 
Issued_on_Two_Bus_Simul_Util = 0.006280 
issued_two_Eff = 0.068563 
queue_avg = 0.248657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.248657
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 183191 -   mf: uid=1595458, sid4294967295:w4294967295, part=8, addr=0xe725a880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182591), 
Ready @ 183200 -   mf: uid=1595502, sid4294967295:w4294967295, part=8, addr=0xe7782880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182600), 
Ready @ 183211 -   mf: uid=1595548, sid4294967295:w4294967295, part=8, addr=0xe1c28800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182611), 
Ready @ 183347 -   mf: uid=1595931, sid4294967295:w4294967295, part=8, addr=0xd58dc800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182747), 
Ready @ 183393 -   mf: uid=1596065, sid4294967295:w4294967295, part=8, addr=0xd5448800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182793), 
Ready @ 183501 -   mf: uid=1596181, sid4294967295:w4294967295, part=8, addr=0xd267e800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182901), 
Ready @ 183516 -   mf: uid=1596194, sid4294967295:w4294967295, part=8, addr=0xd28dc800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182916), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=125140 n_act=3774 n_pre=3758 n_ref_event=0 n_req=4246 n_rd=2241 n_rd_L2_A=0 n_write=0 n_wr_bk=3414 bw_util=0.04115
n_activity=62568 dram_eff=0.09038
bk0: 133a 130656i bk1: 161a 129674i bk2: 152a 129800i bk3: 139a 130006i bk4: 157a 129747i bk5: 166a 129711i bk6: 140a 130389i bk7: 118a 131605i bk8: 137a 131066i bk9: 153a 129761i bk10: 162a 130232i bk11: 152a 130855i bk12: 122a 130241i bk13: 129a 129938i bk14: 106a 131051i bk15: 114a 131038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.111163
Row_Buffer_Locality_read = 0.100848
Row_Buffer_Locality_write = 0.122693
Bank_Level_Parallism = 2.572100
Bank_Level_Parallism_Col = 1.711954
Bank_Level_Parallism_Ready = 1.049690
write_to_read_ratio_blp_rw_average = 0.537566
GrpLevelPara = 1.503226 

BW Util details:
bwutil = 0.041153 
total_CMD = 137414 
util_bw = 5655 
Wasted_Col = 24094 
Wasted_Row = 15778 
Idle = 91887 

BW Util Bottlenecks: 
RCDc_limit = 19953 
RCDWRc_limit = 14343 
WTRc_limit = 5980 
RTWc_limit = 4843 
CCDLc_limit = 2808 
rwq = 0 
CCDLc_limit_alone = 2307 
WTRc_limit_alone = 5623 
RTWc_limit_alone = 4699 

Commands details: 
total_CMD = 137414 
n_nop = 125140 
Read = 2241 
Write = 0 
L2_Alloc = 0 
L2_WB = 3414 
n_act = 3774 
n_pre = 3758 
n_ref = 0 
n_req = 4246 
total_req = 5655 

Dual Bus Interface Util: 
issued_total_row = 7532 
issued_total_col = 5655 
Row_Bus_Util =  0.054812 
CoL_Bus_Util = 0.041153 
Either_Row_CoL_Bus_Util = 0.089321 
Issued_on_Two_Bus_Simul_Util = 0.006644 
issued_two_Eff = 0.074385 
queue_avg = 0.259435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.259435
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 183167 -   mf: uid=1595364, sid4294967295:w4294967295, part=9, addr=0xe2f74900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182567), 
Ready @ 183264 -   mf: uid=1595698, sid4294967295:w4294967295, part=9, addr=0xe2d68980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182664), 
Ready @ 183339 -   mf: uid=1595911, sid4294967295:w4294967295, part=9, addr=0xe7b46980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182739), 
Ready @ 183343 -   mf: uid=1595920, sid4294967295:w4294967295, part=9, addr=0xe56be980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182743), 
Ready @ 183363 -   mf: uid=1595981, sid4294967295:w4294967295, part=9, addr=0xd7774900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182763), 
Ready @ 183545 -   mf: uid=1596222, sid4294967295:w4294967295, part=9, addr=0xd361e980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182945), 
Ready @ 183552 -   mf: uid=1596230, sid4294967295:w4294967295, part=9, addr=0xd7618900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182952), 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124323 n_act=4027 n_pre=4011 n_ref_event=0 n_req=4482 n_rd=2329 n_rd_L2_A=0 n_write=0 n_wr_bk=3665 bw_util=0.04362
n_activity=64556 dram_eff=0.09285
bk0: 126a 131103i bk1: 141a 130342i bk2: 154a 129390i bk3: 170a 128576i bk4: 170a 129152i bk5: 158a 130548i bk6: 148a 129873i bk7: 145a 130170i bk8: 149a 129502i bk9: 151a 129162i bk10: 183a 128261i bk11: 178a 128895i bk12: 127a 129214i bk13: 123a 130071i bk14: 92a 132700i bk15: 114a 131069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.101517
Row_Buffer_Locality_read = 0.102190
Row_Buffer_Locality_write = 0.100790
Bank_Level_Parallism = 2.605737
Bank_Level_Parallism_Col = 1.712394
Bank_Level_Parallism_Ready = 1.039373
write_to_read_ratio_blp_rw_average = 0.553568
GrpLevelPara = 1.507031 

BW Util details:
bwutil = 0.043620 
total_CMD = 137414 
util_bw = 5994 
Wasted_Col = 25991 
Wasted_Row = 16016 
Idle = 89413 

BW Util Bottlenecks: 
RCDc_limit = 20818 
RCDWRc_limit = 15808 
WTRc_limit = 6220 
RTWc_limit = 5943 
CCDLc_limit = 2987 
rwq = 0 
CCDLc_limit_alone = 2436 
WTRc_limit_alone = 5859 
RTWc_limit_alone = 5753 

Commands details: 
total_CMD = 137414 
n_nop = 124323 
Read = 2329 
Write = 0 
L2_Alloc = 0 
L2_WB = 3665 
n_act = 4027 
n_pre = 4011 
n_ref = 0 
n_req = 4482 
total_req = 5994 

Dual Bus Interface Util: 
issued_total_row = 8038 
issued_total_col = 5994 
Row_Bus_Util =  0.058495 
CoL_Bus_Util = 0.043620 
Either_Row_CoL_Bus_Util = 0.095267 
Issued_on_Two_Bus_Simul_Util = 0.006848 
issued_two_Eff = 0.071881 
queue_avg = 0.286492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.286492
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 183172 -   mf: uid=1595387, sid4294967295:w4294967295, part=10, addr=0xe3e88a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182572), 
Ready @ 183185 -   mf: uid=1595439, sid4294967295:w4294967295, part=10, addr=0xe16d0a80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182585), 
Ready @ 183243 -   mf: uid=1595637, sid4294967295:w4294967295, part=10, addr=0xe2cc0a80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182643), 
Ready @ 183283 -   mf: uid=1595747, sid4294967295:w4294967295, part=10, addr=0xe5c00a80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182683), 
Ready @ 183327 -   mf: uid=1595860, sid4294967295:w4294967295, part=10, addr=0xd7908a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182727), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124604 n_act=3947 n_pre=3931 n_ref_event=0 n_req=4434 n_rd=2299 n_rd_L2_A=0 n_write=0 n_wr_bk=3602 bw_util=0.04294
n_activity=63235 dram_eff=0.09332
bk0: 143a 129801i bk1: 148a 129581i bk2: 128a 130844i bk3: 172a 127983i bk4: 154a 129843i bk5: 138a 131352i bk6: 139a 130470i bk7: 156a 128797i bk8: 159a 129392i bk9: 143a 130213i bk10: 151a 130634i bk11: 141a 131345i bk12: 140a 129701i bk13: 118a 130610i bk14: 134a 129305i bk15: 135a 129250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109833
Row_Buffer_Locality_read = 0.096564
Row_Buffer_Locality_write = 0.124122
Bank_Level_Parallism = 2.673707
Bank_Level_Parallism_Col = 1.732818
Bank_Level_Parallism_Ready = 1.051686
write_to_read_ratio_blp_rw_average = 0.549768
GrpLevelPara = 1.519012 

BW Util details:
bwutil = 0.042943 
total_CMD = 137414 
util_bw = 5901 
Wasted_Col = 25254 
Wasted_Row = 15199 
Idle = 91060 

BW Util Bottlenecks: 
RCDc_limit = 20628 
RCDWRc_limit = 15239 
WTRc_limit = 6040 
RTWc_limit = 6049 
CCDLc_limit = 2876 
rwq = 0 
CCDLc_limit_alone = 2370 
WTRc_limit_alone = 5713 
RTWc_limit_alone = 5870 

Commands details: 
total_CMD = 137414 
n_nop = 124604 
Read = 2299 
Write = 0 
L2_Alloc = 0 
L2_WB = 3602 
n_act = 3947 
n_pre = 3931 
n_ref = 0 
n_req = 4434 
total_req = 5901 

Dual Bus Interface Util: 
issued_total_row = 7878 
issued_total_col = 5901 
Row_Bus_Util =  0.057330 
CoL_Bus_Util = 0.042943 
Either_Row_CoL_Bus_Util = 0.093222 
Issued_on_Two_Bus_Simul_Util = 0.007052 
issued_two_Eff = 0.075644 
queue_avg = 0.271246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.271246
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 183156 -   mf: uid=1595321, sid4294967295:w4294967295, part=11, addr=0xe3510b80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182556), 
Ready @ 183332 -   mf: uid=1595883, sid4294967295:w4294967295, part=11, addr=0xe1d72b80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182732), 
Ready @ 183428 -   mf: uid=1596116, sid4294967295:w4294967295, part=11, addr=0xd090ab00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182828), 
Ready @ 183432 -   mf: uid=1596121, sid4294967295:w4294967295, part=11, addr=0xd131cb80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182832), 
Ready @ 183485 -   mf: uid=1596169, sid4294967295:w4294967295, part=11, addr=0xd224ab80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182885), 
Ready @ 183490 -   mf: uid=1596174, sid4294967295:w4294967295, part=11, addr=0xd594ab00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182890), 
Ready @ 183512 -   mf: uid=1596187, sid4294967295:w4294967295, part=11, addr=0xd29bcb80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182912), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124266 n_act=4053 n_pre=4037 n_ref_event=0 n_req=4535 n_rd=2349 n_rd_L2_A=0 n_write=0 n_wr_bk=3689 bw_util=0.04394
n_activity=65951 dram_eff=0.09155
bk0: 148a 128925i bk1: 169a 128718i bk2: 149a 130247i bk3: 154a 129576i bk4: 133a 130755i bk5: 188a 128697i bk6: 129a 131517i bk7: 178a 127785i bk8: 142a 129848i bk9: 152a 129702i bk10: 178a 128648i bk11: 153a 129998i bk12: 112a 130975i bk13: 128a 129953i bk14: 123a 130476i bk15: 113a 130845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.106284
Row_Buffer_Locality_read = 0.099617
Row_Buffer_Locality_write = 0.113449
Bank_Level_Parallism = 2.614809
Bank_Level_Parallism_Col = 1.705678
Bank_Level_Parallism_Ready = 1.052501
write_to_read_ratio_blp_rw_average = 0.550697
GrpLevelPara = 1.497166 

BW Util details:
bwutil = 0.043940 
total_CMD = 137414 
util_bw = 6038 
Wasted_Col = 25964 
Wasted_Row = 16374 
Idle = 89038 

BW Util Bottlenecks: 
RCDc_limit = 20925 
RCDWRc_limit = 15837 
WTRc_limit = 5905 
RTWc_limit = 5723 
CCDLc_limit = 3025 
rwq = 0 
CCDLc_limit_alone = 2491 
WTRc_limit_alone = 5551 
RTWc_limit_alone = 5543 

Commands details: 
total_CMD = 137414 
n_nop = 124266 
Read = 2349 
Write = 0 
L2_Alloc = 0 
L2_WB = 3689 
n_act = 4053 
n_pre = 4037 
n_ref = 0 
n_req = 4535 
total_req = 6038 

Dual Bus Interface Util: 
issued_total_row = 8090 
issued_total_col = 6038 
Row_Bus_Util =  0.058873 
CoL_Bus_Util = 0.043940 
Either_Row_CoL_Bus_Util = 0.095682 
Issued_on_Two_Bus_Simul_Util = 0.007132 
issued_two_Eff = 0.074536 
queue_avg = 0.278312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.278312
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 183283 -   mf: uid=1595752, sid4294967295:w4294967295, part=12, addr=0xe0cd6c00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182683), 
Ready @ 183312 -   mf: uid=1595825, sid4294967295:w4294967295, part=12, addr=0xe614ec80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182712), 
Ready @ 183380 -   mf: uid=1596037, sid4294967295:w4294967295, part=12, addr=0xe3066c00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182780), 
Ready @ 183513 -   mf: uid=1596190, sid4294967295:w4294967295, part=12, addr=0xd521ac80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182913), 
Ready @ 183548 -   mf: uid=1596227, sid4294967295:w4294967295, part=12, addr=0xd0194c00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182948), 
Ready @ 183552 -   mf: uid=1596231, sid4294967295:w4294967295, part=12, addr=0xd6250c80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182952), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=123599 n_act=4274 n_pre=4258 n_ref_event=0 n_req=4770 n_rd=2465 n_rd_L2_A=0 n_write=0 n_wr_bk=3897 bw_util=0.0463
n_activity=66775 dram_eff=0.09528
bk0: 144a 130084i bk1: 163a 128304i bk2: 135a 130721i bk3: 148a 130539i bk4: 169a 128775i bk5: 168a 129428i bk6: 157a 128817i bk7: 181a 126998i bk8: 165a 130154i bk9: 155a 129405i bk10: 166a 128964i bk11: 170a 129169i bk12: 145a 128808i bk13: 151a 128207i bk14: 124a 130151i bk15: 124a 130126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.103983
Row_Buffer_Locality_read = 0.104665
Row_Buffer_Locality_write = 0.103254
Bank_Level_Parallism = 2.692941
Bank_Level_Parallism_Col = 1.747985
Bank_Level_Parallism_Ready = 1.051399
write_to_read_ratio_blp_rw_average = 0.551287
GrpLevelPara = 1.511963 

BW Util details:
bwutil = 0.046298 
total_CMD = 137414 
util_bw = 6362 
Wasted_Col = 27285 
Wasted_Row = 16389 
Idle = 87378 

BW Util Bottlenecks: 
RCDc_limit = 21849 
RCDWRc_limit = 16685 
WTRc_limit = 6626 
RTWc_limit = 6992 
CCDLc_limit = 3313 
rwq = 0 
CCDLc_limit_alone = 2683 
WTRc_limit_alone = 6228 
RTWc_limit_alone = 6760 

Commands details: 
total_CMD = 137414 
n_nop = 123599 
Read = 2465 
Write = 0 
L2_Alloc = 0 
L2_WB = 3897 
n_act = 4274 
n_pre = 4258 
n_ref = 0 
n_req = 4770 
total_req = 6362 

Dual Bus Interface Util: 
issued_total_row = 8532 
issued_total_col = 6362 
Row_Bus_Util =  0.062090 
CoL_Bus_Util = 0.046298 
Either_Row_CoL_Bus_Util = 0.100536 
Issued_on_Two_Bus_Simul_Util = 0.007852 
issued_two_Eff = 0.078104 
queue_avg = 0.315259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.315259
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 9): 
Ready @ 183157 -   mf: uid=1595326, sid4294967295:w4294967295, part=13, addr=0xe1718d00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182557), 
Ready @ 183183 -   mf: uid=1595430, sid4294967295:w4294967295, part=13, addr=0xe49b6d00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182583), 
Ready @ 183279 -   mf: uid=1595736, sid4294967295:w4294967295, part=13, addr=0xe4236d80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182679), 
Ready @ 183300 -   mf: uid=1595791, sid4294967295:w4294967295, part=13, addr=0xe0544d00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182700), 
Ready @ 183408 -   mf: uid=1596091, sid4294967295:w4294967295, part=13, addr=0xd3ea0d00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182808), 
Ready @ 183450 -   mf: uid=1596143, sid4294967295:w4294967295, part=13, addr=0xd5a80d00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182850), 
Ready @ 183512 -   mf: uid=1596188, sid4294967295:w4294967295, part=13, addr=0xd09dcd00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182912), 
Ready @ 183544 -   mf: uid=1596220, sid4294967295:w4294967295, part=13, addr=0xd5d56d80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182944), 
Ready @ 183546 -   mf: uid=1596223, sid4294967295:w4294967295, part=13, addr=0xd1b52d80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182946), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124701 n_act=3914 n_pre=3898 n_ref_event=0 n_req=4385 n_rd=2293 n_rd_L2_A=0 n_write=0 n_wr_bk=3539 bw_util=0.04244
n_activity=64032 dram_eff=0.09108
bk0: 138a 130496i bk1: 126a 131123i bk2: 162a 129182i bk3: 153a 129956i bk4: 163a 129929i bk5: 140a 130393i bk6: 140a 130121i bk7: 154a 129615i bk8: 152a 128977i bk9: 140a 130474i bk10: 164a 129650i bk11: 166a 129010i bk12: 132a 129195i bk13: 120a 130654i bk14: 121a 131160i bk15: 122a 130505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.107412
Row_Buffer_Locality_read = 0.103358
Row_Buffer_Locality_write = 0.111855
Bank_Level_Parallism = 2.582847
Bank_Level_Parallism_Col = 1.730442
Bank_Level_Parallism_Ready = 1.046982
write_to_read_ratio_blp_rw_average = 0.550128
GrpLevelPara = 1.512422 

BW Util details:
bwutil = 0.042441 
total_CMD = 137414 
util_bw = 5832 
Wasted_Col = 25340 
Wasted_Row = 16283 
Idle = 89959 

BW Util Bottlenecks: 
RCDc_limit = 20530 
RCDWRc_limit = 15136 
WTRc_limit = 5775 
RTWc_limit = 6368 
CCDLc_limit = 2944 
rwq = 0 
CCDLc_limit_alone = 2368 
WTRc_limit_alone = 5423 
RTWc_limit_alone = 6144 

Commands details: 
total_CMD = 137414 
n_nop = 124701 
Read = 2293 
Write = 0 
L2_Alloc = 0 
L2_WB = 3539 
n_act = 3914 
n_pre = 3898 
n_ref = 0 
n_req = 4385 
total_req = 5832 

Dual Bus Interface Util: 
issued_total_row = 7812 
issued_total_col = 5832 
Row_Bus_Util =  0.056850 
CoL_Bus_Util = 0.042441 
Either_Row_CoL_Bus_Util = 0.092516 
Issued_on_Two_Bus_Simul_Util = 0.006775 
issued_two_Eff = 0.073232 
queue_avg = 0.299314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.299314
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 183263 -   mf: uid=1595695, sid4294967295:w4294967295, part=14, addr=0xe46b2e80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182663), 
Ready @ 183383 -   mf: uid=1596042, sid4294967295:w4294967295, part=14, addr=0xe1956e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182783), 
Ready @ 183452 -   mf: uid=1596144, sid4294967295:w4294967295, part=14, addr=0xd0ee0e80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182852), 
Ready @ 183462 -   mf: uid=1596153, sid4294967295:w4294967295, part=14, addr=0xd6380e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182862), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124725 n_act=3899 n_pre=3883 n_ref_event=0 n_req=4421 n_rd=2345 n_rd_L2_A=0 n_write=0 n_wr_bk=3522 bw_util=0.0427
n_activity=63209 dram_eff=0.09282
bk0: 155a 128918i bk1: 161a 129433i bk2: 152a 129537i bk3: 154a 130431i bk4: 163a 129295i bk5: 161a 129967i bk6: 136a 131175i bk7: 141a 130730i bk8: 147a 130679i bk9: 156a 129522i bk10: 153a 130433i bk11: 157a 130599i bk12: 142a 129122i bk13: 131a 129943i bk14: 117a 131015i bk15: 119a 130631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.118073
Row_Buffer_Locality_read = 0.118977
Row_Buffer_Locality_write = 0.117052
Bank_Level_Parallism = 2.634697
Bank_Level_Parallism_Col = 1.726434
Bank_Level_Parallism_Ready = 1.039543
write_to_read_ratio_blp_rw_average = 0.547302
GrpLevelPara = 1.521072 

BW Util details:
bwutil = 0.042696 
total_CMD = 137414 
util_bw = 5867 
Wasted_Col = 24787 
Wasted_Row = 15505 
Idle = 91255 

BW Util Bottlenecks: 
RCDc_limit = 20457 
RCDWRc_limit = 14942 
WTRc_limit = 5786 
RTWc_limit = 5497 
CCDLc_limit = 3012 
rwq = 0 
CCDLc_limit_alone = 2467 
WTRc_limit_alone = 5412 
RTWc_limit_alone = 5326 

Commands details: 
total_CMD = 137414 
n_nop = 124725 
Read = 2345 
Write = 0 
L2_Alloc = 0 
L2_WB = 3522 
n_act = 3899 
n_pre = 3883 
n_ref = 0 
n_req = 4421 
total_req = 5867 

Dual Bus Interface Util: 
issued_total_row = 7782 
issued_total_col = 5867 
Row_Bus_Util =  0.056632 
CoL_Bus_Util = 0.042696 
Either_Row_CoL_Bus_Util = 0.092341 
Issued_on_Two_Bus_Simul_Util = 0.006986 
issued_two_Eff = 0.075656 
queue_avg = 0.252471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.252471
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 183248 -   mf: uid=1595650, sid4294967295:w4294967295, part=15, addr=0xe41a0f00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182648), 
Ready @ 183396 -   mf: uid=1596073, sid4294967295:w4294967295, part=15, addr=0xd0582f00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182796), 
Ready @ 183413 -   mf: uid=1596102, sid4294967295:w4294967295, part=15, addr=0xd34fef00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182813), 
Ready @ 183464 -   mf: uid=1596154, sid4294967295:w4294967295, part=15, addr=0xd3adef00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182864), 
Ready @ 183482 -   mf: uid=1596164, sid4294967295:w4294967295, part=15, addr=0xd7848f80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182882), 
Ready @ 183520 -   mf: uid=1596201, sid4294967295:w4294967295, part=15, addr=0xd2ae0f80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182920), 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124584 n_act=3927 n_pre=3911 n_ref_event=0 n_req=4450 n_rd=2322 n_rd_L2_A=0 n_write=0 n_wr_bk=3622 bw_util=0.04326
n_activity=63557 dram_eff=0.09352
bk0: 149a 129480i bk1: 131a 131769i bk2: 169a 128515i bk3: 142a 130206i bk4: 164a 129765i bk5: 173a 128902i bk6: 148a 129285i bk7: 126a 131528i bk8: 141a 130279i bk9: 161a 129299i bk10: 156a 130426i bk11: 163a 129570i bk12: 132a 129818i bk13: 125a 130338i bk14: 114a 131193i bk15: 128a 130117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.117528
Row_Buffer_Locality_read = 0.104221
Row_Buffer_Locality_write = 0.132049
Bank_Level_Parallism = 2.631292
Bank_Level_Parallism_Col = 1.719422
Bank_Level_Parallism_Ready = 1.046770
write_to_read_ratio_blp_rw_average = 0.548131
GrpLevelPara = 1.518516 

BW Util details:
bwutil = 0.043256 
total_CMD = 137414 
util_bw = 5944 
Wasted_Col = 25062 
Wasted_Row = 15581 
Idle = 90827 

BW Util Bottlenecks: 
RCDc_limit = 20587 
RCDWRc_limit = 15100 
WTRc_limit = 5891 
RTWc_limit = 5512 
CCDLc_limit = 2980 
rwq = 0 
CCDLc_limit_alone = 2465 
WTRc_limit_alone = 5545 
RTWc_limit_alone = 5343 

Commands details: 
total_CMD = 137414 
n_nop = 124584 
Read = 2322 
Write = 0 
L2_Alloc = 0 
L2_WB = 3622 
n_act = 3927 
n_pre = 3911 
n_ref = 0 
n_req = 4450 
total_req = 5944 

Dual Bus Interface Util: 
issued_total_row = 7838 
issued_total_col = 5944 
Row_Bus_Util =  0.057039 
CoL_Bus_Util = 0.043256 
Either_Row_CoL_Bus_Util = 0.093367 
Issued_on_Two_Bus_Simul_Util = 0.006928 
issued_two_Eff = 0.074201 
queue_avg = 0.284629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.284629
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 183320 -   mf: uid=1595845, sid4294967295:w4294967295, part=16, addr=0xe71af000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182720), 
Ready @ 183363 -   mf: uid=1595974, sid4294967295:w4294967295, part=16, addr=0xe269f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182763), 
Ready @ 183391 -   mf: uid=1596060, sid4294967295:w4294967295, part=16, addr=0xd3799080, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182791), 
Ready @ 183436 -   mf: uid=1596128, sid4294967295:w4294967295, part=16, addr=0xd1787000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182836), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=123767 n_act=4215 n_pre=4199 n_ref_event=0 n_req=4682 n_rd=2414 n_rd_L2_A=0 n_write=0 n_wr_bk=3848 bw_util=0.04557
n_activity=67398 dram_eff=0.09291
bk0: 142a 129752i bk1: 152a 129811i bk2: 153a 129491i bk3: 154a 130005i bk4: 142a 130405i bk5: 189a 128605i bk6: 153a 129586i bk7: 142a 129306i bk8: 142a 129916i bk9: 169a 128250i bk10: 160a 129726i bk11: 170a 129414i bk12: 123a 130606i bk13: 155a 127815i bk14: 138a 129603i bk15: 130a 129833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.099744
Row_Buffer_Locality_read = 0.103148
Row_Buffer_Locality_write = 0.096120
Bank_Level_Parallism = 2.620810
Bank_Level_Parallism_Col = 1.705323
Bank_Level_Parallism_Ready = 1.058767
write_to_read_ratio_blp_rw_average = 0.552798
GrpLevelPara = 1.499326 

BW Util details:
bwutil = 0.045570 
total_CMD = 137414 
util_bw = 6262 
Wasted_Col = 27139 
Wasted_Row = 16653 
Idle = 87360 

BW Util Bottlenecks: 
RCDc_limit = 21509 
RCDWRc_limit = 16734 
WTRc_limit = 6462 
RTWc_limit = 6151 
CCDLc_limit = 3148 
rwq = 0 
CCDLc_limit_alone = 2587 
WTRc_limit_alone = 6061 
RTWc_limit_alone = 5991 

Commands details: 
total_CMD = 137414 
n_nop = 123767 
Read = 2414 
Write = 0 
L2_Alloc = 0 
L2_WB = 3848 
n_act = 4215 
n_pre = 4199 
n_ref = 0 
n_req = 4682 
total_req = 6262 

Dual Bus Interface Util: 
issued_total_row = 8414 
issued_total_col = 6262 
Row_Bus_Util =  0.061231 
CoL_Bus_Util = 0.045570 
Either_Row_CoL_Bus_Util = 0.099313 
Issued_on_Two_Bus_Simul_Util = 0.007488 
issued_two_Eff = 0.075401 
queue_avg = 0.295203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.295203
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 183203 -   mf: uid=1595514, sid4294967295:w4294967295, part=17, addr=0xe08b5100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182603), 
Ready @ 183211 -   mf: uid=1595551, sid4294967295:w4294967295, part=17, addr=0xe15e7100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182611), 
Ready @ 183249 -   mf: uid=1595652, sid4294967295:w4294967295, part=17, addr=0xe12b1100, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182649), 
Ready @ 183348 -   mf: uid=1595935, sid4294967295:w4294967295, part=17, addr=0xd34e3180, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182748), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124146 n_act=4073 n_pre=4057 n_ref_event=0 n_req=4617 n_rd=2392 n_rd_L2_A=0 n_write=0 n_wr_bk=3724 bw_util=0.04451
n_activity=64485 dram_eff=0.09484
bk0: 150a 129710i bk1: 169a 128846i bk2: 135a 129965i bk3: 164a 129427i bk4: 168a 130083i bk5: 191a 128882i bk6: 151a 129407i bk7: 140a 130245i bk8: 142a 130240i bk9: 155a 129649i bk10: 175a 128656i bk11: 173a 129295i bk12: 108a 131575i bk13: 114a 131044i bk14: 119a 130544i bk15: 138a 129141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.117825
Row_Buffer_Locality_read = 0.113294
Row_Buffer_Locality_write = 0.122697
Bank_Level_Parallism = 2.660975
Bank_Level_Parallism_Col = 1.714743
Bank_Level_Parallism_Ready = 1.042511
write_to_read_ratio_blp_rw_average = 0.551798
GrpLevelPara = 1.499755 

BW Util details:
bwutil = 0.044508 
total_CMD = 137414 
util_bw = 6116 
Wasted_Col = 25935 
Wasted_Row = 15500 
Idle = 89863 

BW Util Bottlenecks: 
RCDc_limit = 20904 
RCDWRc_limit = 15938 
WTRc_limit = 6434 
RTWc_limit = 5648 
CCDLc_limit = 3076 
rwq = 0 
CCDLc_limit_alone = 2527 
WTRc_limit_alone = 6034 
RTWc_limit_alone = 5499 

Commands details: 
total_CMD = 137414 
n_nop = 124146 
Read = 2392 
Write = 0 
L2_Alloc = 0 
L2_WB = 3724 
n_act = 4073 
n_pre = 4057 
n_ref = 0 
n_req = 4617 
total_req = 6116 

Dual Bus Interface Util: 
issued_total_row = 8130 
issued_total_col = 6116 
Row_Bus_Util =  0.059164 
CoL_Bus_Util = 0.044508 
Either_Row_CoL_Bus_Util = 0.096555 
Issued_on_Two_Bus_Simul_Util = 0.007117 
issued_two_Eff = 0.073711 
queue_avg = 0.267338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.267338
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 11): 
Ready @ 183252 -   mf: uid=1595663, sid4294967295:w4294967295, part=18, addr=0xe6d9d200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182652), 
Ready @ 183311 -   mf: uid=1595818, sid4294967295:w4294967295, part=18, addr=0xd5fc3280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182711), 
Ready @ 183331 -   mf: uid=1595877, sid4294967295:w4294967295, part=18, addr=0xe232f280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182731), 
Ready @ 183335 -   mf: uid=1595893, sid4294967295:w4294967295, part=18, addr=0xd57df280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182735), 
Ready @ 183361 -   mf: uid=1595966, sid4294967295:w4294967295, part=18, addr=0xe7e6b200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182761), 
Ready @ 183364 -   mf: uid=1595986, sid4294967295:w4294967295, part=18, addr=0xd5807200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182764), 
Ready @ 183411 -   mf: uid=1596098, sid4294967295:w4294967295, part=18, addr=0xd5801200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182811), 
Ready @ 183428 -   mf: uid=1596114, sid4294967295:w4294967295, part=18, addr=0xd1e29280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182828), 
Ready @ 183449 -   mf: uid=1596141, sid4294967295:w4294967295, part=18, addr=0xd62b5280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182849), 
Ready @ 183484 -   mf: uid=1596168, sid4294967295:w4294967295, part=18, addr=0xd3edb280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182884), 
Ready @ 183542 -   mf: uid=1596218, sid4294967295:w4294967295, part=18, addr=0xd5f5f280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182942), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=125241 n_act=3716 n_pre=3700 n_ref_event=0 n_req=4201 n_rd=2238 n_rd_L2_A=0 n_write=0 n_wr_bk=3349 bw_util=0.04066
n_activity=61302 dram_eff=0.09114
bk0: 116a 131650i bk1: 157a 129613i bk2: 139a 130307i bk3: 135a 131630i bk4: 162a 130006i bk5: 183a 128317i bk6: 137a 130902i bk7: 159a 129181i bk8: 124a 130417i bk9: 152a 130173i bk10: 149a 131310i bk11: 137a 131088i bk12: 111a 131876i bk13: 133a 129731i bk14: 122a 130454i bk15: 122a 130795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.115449
Row_Buffer_Locality_read = 0.108132
Row_Buffer_Locality_write = 0.123790
Bank_Level_Parallism = 2.567141
Bank_Level_Parallism_Col = 1.690197
Bank_Level_Parallism_Ready = 1.042062
write_to_read_ratio_blp_rw_average = 0.535970
GrpLevelPara = 1.494000 

BW Util details:
bwutil = 0.040658 
total_CMD = 137414 
util_bw = 5587 
Wasted_Col = 24297 
Wasted_Row = 15059 
Idle = 92471 

BW Util Bottlenecks: 
RCDc_limit = 19963 
RCDWRc_limit = 14150 
WTRc_limit = 5697 
RTWc_limit = 5218 
CCDLc_limit = 2737 
rwq = 0 
CCDLc_limit_alone = 2266 
WTRc_limit_alone = 5368 
RTWc_limit_alone = 5076 

Commands details: 
total_CMD = 137414 
n_nop = 125241 
Read = 2238 
Write = 0 
L2_Alloc = 0 
L2_WB = 3349 
n_act = 3716 
n_pre = 3700 
n_ref = 0 
n_req = 4201 
total_req = 5587 

Dual Bus Interface Util: 
issued_total_row = 7416 
issued_total_col = 5587 
Row_Bus_Util =  0.053968 
CoL_Bus_Util = 0.040658 
Either_Row_CoL_Bus_Util = 0.088586 
Issued_on_Two_Bus_Simul_Util = 0.006040 
issued_two_Eff = 0.068184 
queue_avg = 0.255018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.255018
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 183283 -   mf: uid=1595748, sid4294967295:w4294967295, part=19, addr=0xe442b380, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182683), 
Ready @ 183355 -   mf: uid=1595955, sid4294967295:w4294967295, part=19, addr=0xd4b29380, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182755), 
Ready @ 183395 -   mf: uid=1596070, sid4294967295:w4294967295, part=19, addr=0xd05f1380, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182795), 
Ready @ 183411 -   mf: uid=1596095, sid4294967295:w4294967295, part=19, addr=0xd237f300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182811), 
Ready @ 183517 -   mf: uid=1596195, sid4294967295:w4294967295, part=19, addr=0xd1959300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182917), 
Ready @ 183533 -   mf: uid=1596208, sid4294967295:w4294967295, part=19, addr=0xd4be1300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182933), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124607 n_act=3935 n_pre=3919 n_ref_event=0 n_req=4431 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3563 bw_util=0.04287
n_activity=63689 dram_eff=0.0925
bk0: 140a 130297i bk1: 119a 131468i bk2: 126a 131360i bk3: 164a 129405i bk4: 135a 131197i bk5: 168a 130179i bk6: 123a 131422i bk7: 163a 129518i bk8: 136a 130488i bk9: 172a 127934i bk10: 162a 128854i bk11: 169a 129552i bk12: 128a 130431i bk13: 155a 128487i bk14: 135a 129747i bk15: 133a 129871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.111939
Row_Buffer_Locality_read = 0.108247
Row_Buffer_Locality_write = 0.116025
Bank_Level_Parallism = 2.585340
Bank_Level_Parallism_Col = 1.697210
Bank_Level_Parallism_Ready = 1.046681
write_to_read_ratio_blp_rw_average = 0.547861
GrpLevelPara = 1.487617 

BW Util details:
bwutil = 0.042870 
total_CMD = 137414 
util_bw = 5891 
Wasted_Col = 25544 
Wasted_Row = 16081 
Idle = 89898 

BW Util Bottlenecks: 
RCDc_limit = 20622 
RCDWRc_limit = 15249 
WTRc_limit = 5932 
RTWc_limit = 5807 
CCDLc_limit = 2959 
rwq = 0 
CCDLc_limit_alone = 2401 
WTRc_limit_alone = 5557 
RTWc_limit_alone = 5624 

Commands details: 
total_CMD = 137414 
n_nop = 124607 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3563 
n_act = 3935 
n_pre = 3919 
n_ref = 0 
n_req = 4431 
total_req = 5891 

Dual Bus Interface Util: 
issued_total_row = 7854 
issued_total_col = 5891 
Row_Bus_Util =  0.057156 
CoL_Bus_Util = 0.042870 
Either_Row_CoL_Bus_Util = 0.093200 
Issued_on_Two_Bus_Simul_Util = 0.006826 
issued_two_Eff = 0.073241 
queue_avg = 0.253606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.253606
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 183175 -   mf: uid=1595396, sid4294967295:w4294967295, part=20, addr=0xe3969400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182575), 
Ready @ 183251 -   mf: uid=1595658, sid4294967295:w4294967295, part=20, addr=0xe7c73400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182651), 
Ready @ 183448 -   mf: uid=1596140, sid4294967295:w4294967295, part=20, addr=0xd770d400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182848), 
Ready @ 183509 -   mf: uid=1596185, sid4294967295:w4294967295, part=20, addr=0xd73ab480, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182909), 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124560 n_act=3938 n_pre=3922 n_ref_event=0 n_req=4457 n_rd=2337 n_rd_L2_A=0 n_write=0 n_wr_bk=3618 bw_util=0.04334
n_activity=63869 dram_eff=0.09324
bk0: 157a 129314i bk1: 151a 129409i bk2: 149a 130503i bk3: 159a 129899i bk4: 153a 129965i bk5: 180a 128879i bk6: 147a 130978i bk7: 154a 129767i bk8: 141a 130382i bk9: 129a 131100i bk10: 149a 129727i bk11: 170a 129904i bk12: 140a 128878i bk13: 116a 130682i bk14: 120a 130305i bk15: 122a 130524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.116446
Row_Buffer_Locality_read = 0.114677
Row_Buffer_Locality_write = 0.118396
Bank_Level_Parallism = 2.634666
Bank_Level_Parallism_Col = 1.736241
Bank_Level_Parallism_Ready = 1.044165
write_to_read_ratio_blp_rw_average = 0.555029
GrpLevelPara = 1.524647 

BW Util details:
bwutil = 0.043336 
total_CMD = 137414 
util_bw = 5955 
Wasted_Col = 25039 
Wasted_Row = 15640 
Idle = 90780 

BW Util Bottlenecks: 
RCDc_limit = 20523 
RCDWRc_limit = 15181 
WTRc_limit = 5952 
RTWc_limit = 5843 
CCDLc_limit = 2994 
rwq = 0 
CCDLc_limit_alone = 2458 
WTRc_limit_alone = 5601 
RTWc_limit_alone = 5658 

Commands details: 
total_CMD = 137414 
n_nop = 124560 
Read = 2337 
Write = 0 
L2_Alloc = 0 
L2_WB = 3618 
n_act = 3938 
n_pre = 3922 
n_ref = 0 
n_req = 4457 
total_req = 5955 

Dual Bus Interface Util: 
issued_total_row = 7860 
issued_total_col = 5955 
Row_Bus_Util =  0.057199 
CoL_Bus_Util = 0.043336 
Either_Row_CoL_Bus_Util = 0.093542 
Issued_on_Two_Bus_Simul_Util = 0.006993 
issued_two_Eff = 0.074763 
queue_avg = 0.270518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.270518
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 10): 
Ready @ 183185 -   mf: uid=1595440, sid4294967295:w4294967295, part=21, addr=0xe0f07500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182585), 
Ready @ 183305 -   mf: uid=1595804, sid4294967295:w4294967295, part=21, addr=0xe182f580, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182705), 
Ready @ 183311 -   mf: uid=1595820, sid4294967295:w4294967295, part=21, addr=0xd4975580, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182711), 
Ready @ 183329 -   mf: uid=1595866, sid4294967295:w4294967295, part=21, addr=0xe43a1580, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182729), 
Ready @ 183336 -   mf: uid=1595899, sid4294967295:w4294967295, part=21, addr=0xd4651580, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182736), 
Ready @ 183344 -   mf: uid=1595926, sid4294967295:w4294967295, part=21, addr=0xe50c9500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182744), 
Ready @ 183353 -   mf: uid=1595949, sid4294967295:w4294967295, part=21, addr=0xd7eb3580, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182753), 
Ready @ 183432 -   mf: uid=1596122, sid4294967295:w4294967295, part=21, addr=0xd08bb580, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182832), 
Ready @ 183436 -   mf: uid=1596130, sid4294967295:w4294967295, part=21, addr=0xd0a37500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182836), 
Ready @ 183553 -   mf: uid=1596233, sid4294967295:w4294967295, part=21, addr=0xd45b1580, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182953), 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124628 n_act=3912 n_pre=3896 n_ref_event=0 n_req=4448 n_rd=2336 n_rd_L2_A=0 n_write=0 n_wr_bk=3581 bw_util=0.04306
n_activity=63781 dram_eff=0.09277
bk0: 137a 130229i bk1: 139a 130719i bk2: 147a 130398i bk3: 156a 130064i bk4: 157a 129881i bk5: 164a 129607i bk6: 160a 129668i bk7: 155a 129653i bk8: 151a 129670i bk9: 149a 129446i bk10: 156a 129461i bk11: 162a 130016i bk12: 115a 130859i bk13: 122a 130489i bk14: 131a 129978i bk15: 135a 128884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120504
Row_Buffer_Locality_read = 0.122860
Row_Buffer_Locality_write = 0.117898
Bank_Level_Parallism = 2.633087
Bank_Level_Parallism_Col = 1.738507
Bank_Level_Parallism_Ready = 1.057800
write_to_read_ratio_blp_rw_average = 0.553356
GrpLevelPara = 1.522651 

BW Util details:
bwutil = 0.043060 
total_CMD = 137414 
util_bw = 5917 
Wasted_Col = 25354 
Wasted_Row = 15841 
Idle = 90302 

BW Util Bottlenecks: 
RCDc_limit = 20371 
RCDWRc_limit = 15243 
WTRc_limit = 5686 
RTWc_limit = 6572 
CCDLc_limit = 2929 
rwq = 0 
CCDLc_limit_alone = 2369 
WTRc_limit_alone = 5370 
RTWc_limit_alone = 6328 

Commands details: 
total_CMD = 137414 
n_nop = 124628 
Read = 2336 
Write = 0 
L2_Alloc = 0 
L2_WB = 3581 
n_act = 3912 
n_pre = 3896 
n_ref = 0 
n_req = 4448 
total_req = 5917 

Dual Bus Interface Util: 
issued_total_row = 7808 
issued_total_col = 5917 
Row_Bus_Util =  0.056821 
CoL_Bus_Util = 0.043060 
Either_Row_CoL_Bus_Util = 0.093047 
Issued_on_Two_Bus_Simul_Util = 0.006833 
issued_two_Eff = 0.073440 
queue_avg = 0.303834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.303834
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 11): 
Ready @ 183183 -   mf: uid=1595433, sid4294967295:w4294967295, part=22, addr=0xe3ed9600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182583), 
Ready @ 183276 -   mf: uid=1595721, sid4294967295:w4294967295, part=22, addr=0xe6ee1600, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182676), 
Ready @ 183299 -   mf: uid=1595788, sid4294967295:w4294967295, part=22, addr=0xe2c89600, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182699), 
Ready @ 183337 -   mf: uid=1595901, sid4294967295:w4294967295, part=22, addr=0xd34ed600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182737), 
Ready @ 183345 -   mf: uid=1595928, sid4294967295:w4294967295, part=22, addr=0xd72b9600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182745), 
Ready @ 183364 -   mf: uid=1595987, sid4294967295:w4294967295, part=22, addr=0xe02c9600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182764), 
Ready @ 183388 -   mf: uid=1596054, sid4294967295:w4294967295, part=22, addr=0xd5b59600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182788), 
Ready @ 183411 -   mf: uid=1596099, sid4294967295:w4294967295, part=22, addr=0xd4965600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182811), 
Ready @ 183425 -   mf: uid=1596111, sid4294967295:w4294967295, part=22, addr=0xd3677680, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182825), 
Ready @ 183430 -   mf: uid=1596118, sid4294967295:w4294967295, part=22, addr=0xd4b95680, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182830), 
Ready @ 183502 -   mf: uid=1596182, sid4294967295:w4294967295, part=22, addr=0xd116f600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182902), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124421 n_act=3971 n_pre=3955 n_ref_event=0 n_req=4498 n_rd=2327 n_rd_L2_A=0 n_write=0 n_wr_bk=3681 bw_util=0.04372
n_activity=64305 dram_eff=0.09343
bk0: 128a 130857i bk1: 147a 130173i bk2: 140a 130557i bk3: 150a 129738i bk4: 184a 128448i bk5: 163a 128924i bk6: 139a 130699i bk7: 145a 131094i bk8: 162a 128935i bk9: 173a 128461i bk10: 153a 130839i bk11: 128a 131844i bk12: 133a 129556i bk13: 127a 130130i bk14: 128a 129261i bk15: 127a 129821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.117163
Row_Buffer_Locality_read = 0.108724
Row_Buffer_Locality_write = 0.126209
Bank_Level_Parallism = 2.596543
Bank_Level_Parallism_Col = 1.699525
Bank_Level_Parallism_Ready = 1.047936
write_to_read_ratio_blp_rw_average = 0.546088
GrpLevelPara = 1.496506 

BW Util details:
bwutil = 0.043722 
total_CMD = 137414 
util_bw = 6008 
Wasted_Col = 25776 
Wasted_Row = 15889 
Idle = 89741 

BW Util Bottlenecks: 
RCDc_limit = 20724 
RCDWRc_limit = 15502 
WTRc_limit = 6129 
RTWc_limit = 5867 
CCDLc_limit = 2926 
rwq = 0 
CCDLc_limit_alone = 2402 
WTRc_limit_alone = 5773 
RTWc_limit_alone = 5699 

Commands details: 
total_CMD = 137414 
n_nop = 124421 
Read = 2327 
Write = 0 
L2_Alloc = 0 
L2_WB = 3681 
n_act = 3971 
n_pre = 3955 
n_ref = 0 
n_req = 4498 
total_req = 6008 

Dual Bus Interface Util: 
issued_total_row = 7926 
issued_total_col = 6008 
Row_Bus_Util =  0.057680 
CoL_Bus_Util = 0.043722 
Either_Row_CoL_Bus_Util = 0.094554 
Issued_on_Two_Bus_Simul_Util = 0.006848 
issued_two_Eff = 0.072424 
queue_avg = 0.261334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.261334
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 183175 -   mf: uid=1595400, sid4294967295:w4294967295, part=23, addr=0xe2941780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182575), 
Ready @ 183193 -   mf: uid=1595475, sid4294967295:w4294967295, part=23, addr=0xe2be3780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182593), 
Ready @ 183343 -   mf: uid=1595923, sid4294967295:w4294967295, part=23, addr=0xe55c5780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182743), 
Ready @ 183355 -   mf: uid=1595952, sid4294967295:w4294967295, part=23, addr=0xd5425780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182755), 
Ready @ 183381 -   mf: uid=1596040, sid4294967295:w4294967295, part=23, addr=0xe1b49780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182781), 
Ready @ 183544 -   mf: uid=1596221, sid4294967295:w4294967295, part=23, addr=0xd4e2b780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182944), 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124071 n_act=4098 n_pre=4082 n_ref_event=0 n_req=4632 n_rd=2417 n_rd_L2_A=0 n_write=0 n_wr_bk=3744 bw_util=0.04484
n_activity=64610 dram_eff=0.09536
bk0: 148a 129978i bk1: 155a 129352i bk2: 156a 129092i bk3: 159a 129243i bk4: 179a 129040i bk5: 185a 128514i bk6: 157a 128786i bk7: 164a 128751i bk8: 141a 130463i bk9: 132a 131096i bk10: 157a 130074i bk11: 164a 129433i bk12: 129a 129648i bk13: 123a 130262i bk14: 128a 130650i bk15: 140a 129867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.115285
Row_Buffer_Locality_read = 0.112536
Row_Buffer_Locality_write = 0.118284
Bank_Level_Parallism = 2.679718
Bank_Level_Parallism_Col = 1.745560
Bank_Level_Parallism_Ready = 1.055835
write_to_read_ratio_blp_rw_average = 0.553538
GrpLevelPara = 1.523988 

BW Util details:
bwutil = 0.044835 
total_CMD = 137414 
util_bw = 6161 
Wasted_Col = 26183 
Wasted_Row = 15798 
Idle = 89272 

BW Util Bottlenecks: 
RCDc_limit = 21212 
RCDWRc_limit = 15898 
WTRc_limit = 6166 
RTWc_limit = 6912 
CCDLc_limit = 3062 
rwq = 0 
CCDLc_limit_alone = 2508 
WTRc_limit_alone = 5829 
RTWc_limit_alone = 6695 

Commands details: 
total_CMD = 137414 
n_nop = 124071 
Read = 2417 
Write = 0 
L2_Alloc = 0 
L2_WB = 3744 
n_act = 4098 
n_pre = 4082 
n_ref = 0 
n_req = 4632 
total_req = 6161 

Dual Bus Interface Util: 
issued_total_row = 8180 
issued_total_col = 6161 
Row_Bus_Util =  0.059528 
CoL_Bus_Util = 0.044835 
Either_Row_CoL_Bus_Util = 0.097101 
Issued_on_Two_Bus_Simul_Util = 0.007263 
issued_two_Eff = 0.074796 
queue_avg = 0.265759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.265759
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 10): 
Ready @ 183240 -   mf: uid=1595632, sid4294967295:w4294967295, part=24, addr=0xe356f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182640), 
Ready @ 183308 -   mf: uid=1595813, sid4294967295:w4294967295, part=24, addr=0xd7951800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182708), 
Ready @ 183315 -   mf: uid=1595832, sid4294967295:w4294967295, part=24, addr=0xe399b800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182715), 
Ready @ 183321 -   mf: uid=1595848, sid4294967295:w4294967295, part=24, addr=0xe57e9880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182721), 
Ready @ 183323 -   mf: uid=1595853, sid4294967295:w4294967295, part=24, addr=0xe1763800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182723), 
Ready @ 183348 -   mf: uid=1595936, sid4294967295:w4294967295, part=24, addr=0xe3aa9880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182748), 
Ready @ 183395 -   mf: uid=1596068, sid4294967295:w4294967295, part=24, addr=0xd3789800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182795), 
Ready @ 183409 -   mf: uid=1596094, sid4294967295:w4294967295, part=24, addr=0xd25cf800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182809), 
Ready @ 183424 -   mf: uid=1596110, sid4294967295:w4294967295, part=24, addr=0xd4b41800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182824), 
Ready @ 183561 -   mf: uid=1596237, sid4294967295:w4294967295, part=24, addr=0xd7609800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182961), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=123919 n_act=4135 n_pre=4119 n_ref_event=0 n_req=4656 n_rd=2425 n_rd_L2_A=0 n_write=0 n_wr_bk=3788 bw_util=0.04521
n_activity=66546 dram_eff=0.09336
bk0: 141a 130458i bk1: 153a 129359i bk2: 157a 130158i bk3: 168a 129409i bk4: 157a 129885i bk5: 180a 129227i bk6: 156a 129612i bk7: 183a 127589i bk8: 146a 129757i bk9: 153a 130108i bk10: 145a 131073i bk11: 150a 129996i bk12: 127a 129819i bk13: 136a 128676i bk14: 130a 130125i bk15: 143a 128834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.111899
Row_Buffer_Locality_read = 0.122474
Row_Buffer_Locality_write = 0.100403
Bank_Level_Parallism = 2.611636
Bank_Level_Parallism_Col = 1.727910
Bank_Level_Parallism_Ready = 1.046998
write_to_read_ratio_blp_rw_average = 0.556922
GrpLevelPara = 1.509222 

BW Util details:
bwutil = 0.045214 
total_CMD = 137414 
util_bw = 6213 
Wasted_Col = 26403 
Wasted_Row = 16853 
Idle = 87945 

BW Util Bottlenecks: 
RCDc_limit = 21074 
RCDWRc_limit = 16354 
WTRc_limit = 6370 
RTWc_limit = 6323 
CCDLc_limit = 3152 
rwq = 0 
CCDLc_limit_alone = 2564 
WTRc_limit_alone = 5989 
RTWc_limit_alone = 6116 

Commands details: 
total_CMD = 137414 
n_nop = 123919 
Read = 2425 
Write = 0 
L2_Alloc = 0 
L2_WB = 3788 
n_act = 4135 
n_pre = 4119 
n_ref = 0 
n_req = 4656 
total_req = 6213 

Dual Bus Interface Util: 
issued_total_row = 8254 
issued_total_col = 6213 
Row_Bus_Util =  0.060067 
CoL_Bus_Util = 0.045214 
Either_Row_CoL_Bus_Util = 0.098207 
Issued_on_Two_Bus_Simul_Util = 0.007074 
issued_two_Eff = 0.072027 
queue_avg = 0.289534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.289534
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 183167 -   mf: uid=1595365, sid4294967295:w4294967295, part=25, addr=0xe1865900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182567), 
Ready @ 183201 -   mf: uid=1595509, sid4294967295:w4294967295, part=25, addr=0xe2c67980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182601), 
Ready @ 183297 -   mf: uid=1595778, sid4294967295:w4294967295, part=25, addr=0xe7093980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182697), 
Ready @ 183407 -   mf: uid=1596087, sid4294967295:w4294967295, part=25, addr=0xd5e0b900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182807), 
Ready @ 183541 -   mf: uid=1596216, sid4294967295:w4294967295, part=25, addr=0xd72d3900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182941), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124381 n_act=3978 n_pre=3962 n_ref_event=0 n_req=4523 n_rd=2387 n_rd_L2_A=0 n_write=0 n_wr_bk=3632 bw_util=0.0438
n_activity=64454 dram_eff=0.09338
bk0: 151a 129583i bk1: 139a 130844i bk2: 159a 129983i bk3: 152a 129964i bk4: 164a 129840i bk5: 169a 129294i bk6: 149a 129869i bk7: 157a 129621i bk8: 171a 128113i bk9: 137a 131024i bk10: 179a 128745i bk11: 176a 128606i bk12: 117a 130882i bk13: 127a 130475i bk14: 124a 130588i bk15: 116a 131445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120495
Row_Buffer_Locality_read = 0.119397
Row_Buffer_Locality_write = 0.121723
Bank_Level_Parallism = 2.622581
Bank_Level_Parallism_Col = 1.720733
Bank_Level_Parallism_Ready = 1.047018
write_to_read_ratio_blp_rw_average = 0.548006
GrpLevelPara = 1.510013 

BW Util details:
bwutil = 0.043802 
total_CMD = 137414 
util_bw = 6019 
Wasted_Col = 25532 
Wasted_Row = 15834 
Idle = 90029 

BW Util Bottlenecks: 
RCDc_limit = 20786 
RCDWRc_limit = 15307 
WTRc_limit = 6091 
RTWc_limit = 5762 
CCDLc_limit = 3063 
rwq = 0 
CCDLc_limit_alone = 2494 
WTRc_limit_alone = 5725 
RTWc_limit_alone = 5559 

Commands details: 
total_CMD = 137414 
n_nop = 124381 
Read = 2387 
Write = 0 
L2_Alloc = 0 
L2_WB = 3632 
n_act = 3978 
n_pre = 3962 
n_ref = 0 
n_req = 4523 
total_req = 6019 

Dual Bus Interface Util: 
issued_total_row = 7940 
issued_total_col = 6019 
Row_Bus_Util =  0.057782 
CoL_Bus_Util = 0.043802 
Either_Row_CoL_Bus_Util = 0.094845 
Issued_on_Two_Bus_Simul_Util = 0.006739 
issued_two_Eff = 0.071050 
queue_avg = 0.277541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.277541
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 183247 -   mf: uid=1595646, sid4294967295:w4294967295, part=26, addr=0xe57afa80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182647), 
Ready @ 183304 -   mf: uid=1595801, sid4294967295:w4294967295, part=26, addr=0xe1e45a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182704), 
Ready @ 183345 -   mf: uid=1595929, sid4294967295:w4294967295, part=26, addr=0xe1871a80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182745), 
Ready @ 183433 -   mf: uid=1596124, sid4294967295:w4294967295, part=26, addr=0xd42d7a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182833), 
Ready @ 183464 -   mf: uid=1596155, sid4294967295:w4294967295, part=26, addr=0xd20dfa80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182864), 
Ready @ 183520 -   mf: uid=1596199, sid4294967295:w4294967295, part=26, addr=0xd338fa00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182920), 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124375 n_act=3992 n_pre=3976 n_ref_event=0 n_req=4516 n_rd=2392 n_rd_L2_A=0 n_write=0 n_wr_bk=3630 bw_util=0.04382
n_activity=65451 dram_eff=0.09201
bk0: 139a 130305i bk1: 143a 129762i bk2: 151a 130249i bk3: 157a 130738i bk4: 168a 129660i bk5: 177a 129031i bk6: 136a 129912i bk7: 176a 128470i bk8: 142a 130125i bk9: 152a 130472i bk10: 159a 130279i bk11: 157a 130988i bk12: 117a 131163i bk13: 147a 128200i bk14: 129a 130284i bk15: 142a 129275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.116032
Row_Buffer_Locality_read = 0.124164
Row_Buffer_Locality_write = 0.106874
Bank_Level_Parallism = 2.564607
Bank_Level_Parallism_Col = 1.706516
Bank_Level_Parallism_Ready = 1.039024
write_to_read_ratio_blp_rw_average = 0.547019
GrpLevelPara = 1.491072 

BW Util details:
bwutil = 0.043824 
total_CMD = 137414 
util_bw = 6022 
Wasted_Col = 25949 
Wasted_Row = 16468 
Idle = 88975 

BW Util Bottlenecks: 
RCDc_limit = 20856 
RCDWRc_limit = 15397 
WTRc_limit = 5910 
RTWc_limit = 5930 
CCDLc_limit = 3147 
rwq = 0 
CCDLc_limit_alone = 2601 
WTRc_limit_alone = 5593 
RTWc_limit_alone = 5701 

Commands details: 
total_CMD = 137414 
n_nop = 124375 
Read = 2392 
Write = 0 
L2_Alloc = 0 
L2_WB = 3630 
n_act = 3992 
n_pre = 3976 
n_ref = 0 
n_req = 4516 
total_req = 6022 

Dual Bus Interface Util: 
issued_total_row = 7968 
issued_total_col = 6022 
Row_Bus_Util =  0.057985 
CoL_Bus_Util = 0.043824 
Either_Row_CoL_Bus_Util = 0.094888 
Issued_on_Two_Bus_Simul_Util = 0.006921 
issued_two_Eff = 0.072935 
queue_avg = 0.280561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.280561
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 183299 -   mf: uid=1595782, sid4294967295:w4294967295, part=27, addr=0xe39f9b00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182699), 
Ready @ 183339 -   mf: uid=1595905, sid4294967295:w4294967295, part=27, addr=0xe7dddb00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182739), 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124560 n_act=3916 n_pre=3900 n_ref_event=0 n_req=4464 n_rd=2350 n_rd_L2_A=0 n_write=0 n_wr_bk=3593 bw_util=0.04325
n_activity=64480 dram_eff=0.09217
bk0: 165a 128130i bk1: 145a 129828i bk2: 145a 130627i bk3: 150a 130128i bk4: 183a 128720i bk5: 171a 130297i bk6: 142a 130401i bk7: 124a 131578i bk8: 167a 129073i bk9: 154a 130024i bk10: 156a 130261i bk11: 149a 131747i bk12: 120a 130825i bk13: 133a 129407i bk14: 121a 130631i bk15: 125a 130474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.122760
Row_Buffer_Locality_read = 0.119149
Row_Buffer_Locality_write = 0.126774
Bank_Level_Parallism = 2.573511
Bank_Level_Parallism_Col = 1.727100
Bank_Level_Parallism_Ready = 1.044927
write_to_read_ratio_blp_rw_average = 0.545844
GrpLevelPara = 1.519086 

BW Util details:
bwutil = 0.043249 
total_CMD = 137414 
util_bw = 5943 
Wasted_Col = 24969 
Wasted_Row = 16081 
Idle = 90421 

BW Util Bottlenecks: 
RCDc_limit = 20452 
RCDWRc_limit = 15070 
WTRc_limit = 6281 
RTWc_limit = 5300 
CCDLc_limit = 3052 
rwq = 0 
CCDLc_limit_alone = 2447 
WTRc_limit_alone = 5873 
RTWc_limit_alone = 5103 

Commands details: 
total_CMD = 137414 
n_nop = 124560 
Read = 2350 
Write = 0 
L2_Alloc = 0 
L2_WB = 3593 
n_act = 3916 
n_pre = 3900 
n_ref = 0 
n_req = 4464 
total_req = 5943 

Dual Bus Interface Util: 
issued_total_row = 7816 
issued_total_col = 5943 
Row_Bus_Util =  0.056879 
CoL_Bus_Util = 0.043249 
Either_Row_CoL_Bus_Util = 0.093542 
Issued_on_Two_Bus_Simul_Util = 0.006586 
issued_two_Eff = 0.070406 
queue_avg = 0.237727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.237727
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 183208 -   mf: uid=1595539, sid4294967295:w4294967295, part=28, addr=0xe603fc80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182608), 
Ready @ 183283 -   mf: uid=1595753, sid4294967295:w4294967295, part=28, addr=0xe0bf1c80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182683), 
Ready @ 183329 -   mf: uid=1595867, sid4294967295:w4294967295, part=28, addr=0xd1dcbc00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182729), 
Ready @ 183514 -   mf: uid=1596192, sid4294967295:w4294967295, part=28, addr=0xd4fedc00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182914), 
Ready @ 183536 -   mf: uid=1596210, sid4294967295:w4294967295, part=28, addr=0xd0bc7c80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182936), 
Ready @ 183548 -   mf: uid=1596224, sid4294967295:w4294967295, part=28, addr=0xd1239c80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182948), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=123264 n_act=4375 n_pre=4359 n_ref_event=0 n_req=4901 n_rd=2535 n_rd_L2_A=0 n_write=0 n_wr_bk=4006 bw_util=0.0476
n_activity=67396 dram_eff=0.09705
bk0: 146a 129762i bk1: 140a 130369i bk2: 177a 128028i bk3: 188a 127977i bk4: 176a 128544i bk5: 181a 128843i bk6: 153a 129448i bk7: 174a 127868i bk8: 136a 130125i bk9: 171a 127938i bk10: 159a 129525i bk11: 196a 128193i bk12: 149a 128852i bk13: 125a 130434i bk14: 130a 129934i bk15: 134a 129452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.107325
Row_Buffer_Locality_read = 0.111637
Row_Buffer_Locality_write = 0.102705
Bank_Level_Parallism = 2.725629
Bank_Level_Parallism_Col = 1.758173
Bank_Level_Parallism_Ready = 1.055496
write_to_read_ratio_blp_rw_average = 0.562491
GrpLevelPara = 1.531732 

BW Util details:
bwutil = 0.047601 
total_CMD = 137414 
util_bw = 6541 
Wasted_Col = 27715 
Wasted_Row = 16460 
Idle = 86698 

BW Util Bottlenecks: 
RCDc_limit = 22334 
RCDWRc_limit = 17239 
WTRc_limit = 6639 
RTWc_limit = 7433 
CCDLc_limit = 3314 
rwq = 0 
CCDLc_limit_alone = 2684 
WTRc_limit_alone = 6254 
RTWc_limit_alone = 7188 

Commands details: 
total_CMD = 137414 
n_nop = 123264 
Read = 2535 
Write = 0 
L2_Alloc = 0 
L2_WB = 4006 
n_act = 4375 
n_pre = 4359 
n_ref = 0 
n_req = 4901 
total_req = 6541 

Dual Bus Interface Util: 
issued_total_row = 8734 
issued_total_col = 6541 
Row_Bus_Util =  0.063560 
CoL_Bus_Util = 0.047601 
Either_Row_CoL_Bus_Util = 0.102973 
Issued_on_Two_Bus_Simul_Util = 0.008187 
issued_two_Eff = 0.079505 
queue_avg = 0.314422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.314422
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 183193 -   mf: uid=1595476, sid4294967295:w4294967295, part=29, addr=0xe073fd80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182593), 
Ready @ 183244 -   mf: uid=1595643, sid4294967295:w4294967295, part=29, addr=0xe5dd9d80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182644), 
Ready @ 183303 -   mf: uid=1595796, sid4294967295:w4294967295, part=29, addr=0xe4fefd80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182703), 
Ready @ 183351 -   mf: uid=1595942, sid4294967295:w4294967295, part=29, addr=0xe0b87d80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182751), 
Ready @ 183375 -   mf: uid=1596018, sid4294967295:w4294967295, part=29, addr=0xd438dd80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182775), 
Ready @ 183488 -   mf: uid=1596171, sid4294967295:w4294967295, part=29, addr=0xd792fd00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182888), 
Ready @ 183504 -   mf: uid=1596184, sid4294967295:w4294967295, part=29, addr=0xd0d55d80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182904), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124012 n_act=4115 n_pre=4099 n_ref_event=0 n_req=4635 n_rd=2422 n_rd_L2_A=0 n_write=0 n_wr_bk=3754 bw_util=0.04494
n_activity=65695 dram_eff=0.09401
bk0: 163a 128422i bk1: 138a 130982i bk2: 175a 128797i bk3: 160a 129857i bk4: 160a 130170i bk5: 197a 128134i bk6: 148a 129570i bk7: 168a 128506i bk8: 139a 130111i bk9: 146a 129946i bk10: 154a 129303i bk11: 170a 129689i bk12: 128a 129547i bk13: 126a 129920i bk14: 136a 129664i bk15: 114a 131231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.112190
Row_Buffer_Locality_read = 0.113543
Row_Buffer_Locality_write = 0.110709
Bank_Level_Parallism = 2.636447
Bank_Level_Parallism_Col = 1.734303
Bank_Level_Parallism_Ready = 1.051328
write_to_read_ratio_blp_rw_average = 0.557130
GrpLevelPara = 1.518798 

BW Util details:
bwutil = 0.044944 
total_CMD = 137414 
util_bw = 6176 
Wasted_Col = 26504 
Wasted_Row = 16405 
Idle = 88329 

BW Util Bottlenecks: 
RCDc_limit = 21209 
RCDWRc_limit = 16158 
WTRc_limit = 6472 
RTWc_limit = 6518 
CCDLc_limit = 3045 
rwq = 0 
CCDLc_limit_alone = 2462 
WTRc_limit_alone = 6086 
RTWc_limit_alone = 6321 

Commands details: 
total_CMD = 137414 
n_nop = 124012 
Read = 2422 
Write = 0 
L2_Alloc = 0 
L2_WB = 3754 
n_act = 4115 
n_pre = 4099 
n_ref = 0 
n_req = 4635 
total_req = 6176 

Dual Bus Interface Util: 
issued_total_row = 8214 
issued_total_col = 6176 
Row_Bus_Util =  0.059776 
CoL_Bus_Util = 0.044944 
Either_Row_CoL_Bus_Util = 0.097530 
Issued_on_Two_Bus_Simul_Util = 0.007190 
issued_two_Eff = 0.073720 
queue_avg = 0.296185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.296185
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 183153 -   mf: uid=1595310, sid4294967295:w4294967295, part=30, addr=0xe7703e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182553), 
Ready @ 183164 -   mf: uid=1595353, sid4294967295:w4294967295, part=30, addr=0xe4b67e80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182564), 
Ready @ 183363 -   mf: uid=1595982, sid4294967295:w4294967295, part=30, addr=0xe0dc7e80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182763), 
Ready @ 183375 -   mf: uid=1596025, sid4294967295:w4294967295, part=30, addr=0xd141de00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182775), 
Ready @ 183379 -   mf: uid=1596034, sid4294967295:w4294967295, part=30, addr=0xe4851e80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182779), 
Ready @ 183412 -   mf: uid=1596100, sid4294967295:w4294967295, part=30, addr=0xd4021e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182812), 
Ready @ 183446 -   mf: uid=1596138, sid4294967295:w4294967295, part=30, addr=0xd004de80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182846), 
Ready @ 183488 -   mf: uid=1596172, sid4294967295:w4294967295, part=30, addr=0xd7047e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182888), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=124271 n_act=4050 n_pre=4034 n_ref_event=0 n_req=4593 n_rd=2390 n_rd_L2_A=0 n_write=0 n_wr_bk=3713 bw_util=0.04441
n_activity=64854 dram_eff=0.0941
bk0: 151a 129502i bk1: 137a 130764i bk2: 168a 129181i bk3: 147a 130723i bk4: 151a 130420i bk5: 186a 127793i bk6: 145a 130162i bk7: 171a 128182i bk8: 157a 129485i bk9: 133a 131243i bk10: 159a 129533i bk11: 151a 131194i bk12: 131a 129177i bk13: 134a 129331i bk14: 132a 130240i bk15: 137a 129128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.118223
Row_Buffer_Locality_read = 0.110460
Row_Buffer_Locality_write = 0.126645
Bank_Level_Parallism = 2.623729
Bank_Level_Parallism_Col = 1.711283
Bank_Level_Parallism_Ready = 1.043094
write_to_read_ratio_blp_rw_average = 0.557851
GrpLevelPara = 1.502896 

BW Util details:
bwutil = 0.044413 
total_CMD = 137414 
util_bw = 6103 
Wasted_Col = 26076 
Wasted_Row = 16286 
Idle = 88949 

BW Util Bottlenecks: 
RCDc_limit = 21050 
RCDWRc_limit = 15731 
WTRc_limit = 5876 
RTWc_limit = 5966 
CCDLc_limit = 3041 
rwq = 0 
CCDLc_limit_alone = 2541 
WTRc_limit_alone = 5545 
RTWc_limit_alone = 5797 

Commands details: 
total_CMD = 137414 
n_nop = 124271 
Read = 2390 
Write = 0 
L2_Alloc = 0 
L2_WB = 3713 
n_act = 4050 
n_pre = 4034 
n_ref = 0 
n_req = 4593 
total_req = 6103 

Dual Bus Interface Util: 
issued_total_row = 8084 
issued_total_col = 6103 
Row_Bus_Util =  0.058830 
CoL_Bus_Util = 0.044413 
Either_Row_CoL_Bus_Util = 0.095645 
Issued_on_Two_Bus_Simul_Util = 0.007597 
issued_two_Eff = 0.079434 
queue_avg = 0.308040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.30804
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 183173 -   mf: uid=1595392, sid4294967295:w4294967295, part=31, addr=0xe3ac7f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182573), 
Ready @ 183280 -   mf: uid=1595740, sid4294967295:w4294967295, part=31, addr=0xe2bf1f80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182680), 
Ready @ 183327 -   mf: uid=1595861, sid4294967295:w4294967295, part=31, addr=0xd69dbf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (182727), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137414 n_nop=123965 n_act=4139 n_pre=4123 n_ref_event=0 n_req=4664 n_rd=2438 n_rd_L2_A=0 n_write=0 n_wr_bk=3773 bw_util=0.0452
n_activity=66089 dram_eff=0.09398
bk0: 151a 130197i bk1: 175a 128642i bk2: 161a 129427i bk3: 166a 129160i bk4: 170a 128609i bk5: 144a 130456i bk6: 159a 129099i bk7: 159a 129441i bk8: 161a 129156i bk9: 153a 129877i bk10: 163a 129681i bk11: 177a 128991i bk12: 119a 130368i bk13: 126a 130335i bk14: 131a 129552i bk15: 123a 130531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.112564
Row_Buffer_Locality_read = 0.125103
Row_Buffer_Locality_write = 0.098832
Bank_Level_Parallism = 2.632170
Bank_Level_Parallism_Col = 1.718035
Bank_Level_Parallism_Ready = 1.050877
write_to_read_ratio_blp_rw_average = 0.554313
GrpLevelPara = 1.510873 

BW Util details:
bwutil = 0.045199 
total_CMD = 137414 
util_bw = 6211 
Wasted_Col = 26644 
Wasted_Row = 16445 
Idle = 88114 

BW Util Bottlenecks: 
RCDc_limit = 21201 
RCDWRc_limit = 16266 
WTRc_limit = 6186 
RTWc_limit = 6268 
CCDLc_limit = 3075 
rwq = 0 
CCDLc_limit_alone = 2507 
WTRc_limit_alone = 5841 
RTWc_limit_alone = 6045 

Commands details: 
total_CMD = 137414 
n_nop = 123965 
Read = 2438 
Write = 0 
L2_Alloc = 0 
L2_WB = 3773 
n_act = 4139 
n_pre = 4123 
n_ref = 0 
n_req = 4664 
total_req = 6211 

Dual Bus Interface Util: 
issued_total_row = 8262 
issued_total_col = 6211 
Row_Bus_Util =  0.060125 
CoL_Bus_Util = 0.045199 
Either_Row_CoL_Bus_Util = 0.097872 
Issued_on_Two_Bus_Simul_Util = 0.007452 
issued_two_Eff = 0.076139 
queue_avg = 0.307050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.30705

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6806, Miss = 3223, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6903, Miss = 3285, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6752, Miss = 3163, Miss_rate = 0.468, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6356, Miss = 3009, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6848, Miss = 3258, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6979, Miss = 3339, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6560, Miss = 3077, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6492, Miss = 3068, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6326, Miss = 2947, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6330, Miss = 2993, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6934, Miss = 3265, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6938, Miss = 3302, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6609, Miss = 3088, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6510, Miss = 3076, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6585, Miss = 3093, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6761, Miss = 3195, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6610, Miss = 3097, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6518, Miss = 3092, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6764, Miss = 3195, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6827, Miss = 3239, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6774, Miss = 3192, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6756, Miss = 3181, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6635, Miss = 3111, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7092, Miss = 3379, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7075, Miss = 3344, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 7231, Miss = 3445, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6876, Miss = 3245, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6507, Miss = 3083, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6755, Miss = 3207, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6596, Miss = 3172, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6862, Miss = 3241, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6641, Miss = 3156, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6833, Miss = 3221, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 7213, Miss = 3441, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6683, Miss = 3167, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 7068, Miss = 3384, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6347, Miss = 2965, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6606, Miss = 3175, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6412, Miss = 3017, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7067, Miss = 3379, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 6685, Miss = 3174, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 6743, Miss = 3216, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6701, Miss = 3169, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 6653, Miss = 3190, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6751, Miss = 3214, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6714, Miss = 3185, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6929, Miss = 3285, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6940, Miss = 3324, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6635, Miss = 3157, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 7140, Miss = 3433, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6927, Miss = 3306, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6706, Miss = 3187, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6608, Miss = 3135, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6959, Miss = 3346, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6940, Miss = 3288, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6527, Miss = 3117, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 7177, Miss = 3399, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 7339, Miss = 3543, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 6995, Miss = 3315, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 6846, Miss = 3289, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6919, Miss = 3283, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 6879, Miss = 3269, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6935, Miss = 3309, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 6883, Miss = 3298, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 433968
L2_total_cache_misses = 205940
L2_total_cache_miss_rate = 0.4746
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7288
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 130966
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 171824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=433968
icnt_total_pkts_simt_to_mem=433968
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 433968
Req_Network_cycles = 183004
Req_Network_injected_packets_per_cycle =       2.3714 
Req_Network_conflicts_per_cycle =       0.0734
Req_Network_conflicts_per_cycle_util =       0.0915
Req_Bank_Level_Parallism =       2.9554
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0103
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0371

Reply_Network_injected_packets_num = 433968
Reply_Network_cycles = 183004
Reply_Network_injected_packets_per_cycle =        2.3714
Reply_Network_conflicts_per_cycle =        3.8575
Reply_Network_conflicts_per_cycle_util =       4.6632
Reply_Bank_Level_Parallism =       2.8667
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0887
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0296
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 9 sec (249 sec)
gpgpu_simulation_rate = 131828 (inst/sec)
gpgpu_simulation_rate = 734 (cycle/sec)
gpgpu_silicon_slowdown = 1542234x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 225346585 us


gen_hists: 1 laps, 225346585.000000 us/lap, 28168323.125000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
