{
    "BENCHMARKS": {
        "10_100m_ethernet-fifo_convertor": {
            "status": "active",
            "top": "EthernetModule",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/10_100m_ethernet-fifo_convertor/verilog/EthernetModule.v ",
           "CLOCK_DATA": {
            "Clock1": "clk_10K",
            "Clock2": "ff_clk",
            "Clock3": "phy_rxclk",
            "Clock4": "phy_txclk"
            }
        },
        "1000base-x": {
            "status": "active",
            "top": "ge_1000baseX",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/1000base-x/trunk/rtl/verilog/ge_1000baseX.v",
           "CLOCK_DATA": {
            "Clock1": "rx_ck",
            "Clock2": "tx_ck"
            }
        },
        "a429_receiver": {
            "status": "active",
            "top": "a429_rx_iface",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/a429_transmitter_receiver/trunk/rtl/Reciever/a429_rx_iface.v",
           "CLOCK_DATA": {
            "Clock1": "clk2M"
            }
        },
        "a429_transmitter": {
            "status": "active",
            "top": "a429_tx_iface",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/a429_transmitter_receiver/trunk/rtl/Transmitter/a429_tx_iface.v",
           "CLOCK_DATA": {
            "Clock1": "clk2M"
            }
        },
        "aic1106_avalon_ip": {
            "status": "active",
            "top": "AIC1106_PCM",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/aic1106_avalon_ip/trunk/AIC1106_PCM.v",
           "CLOCK_DATA": {
            "Clock1": "csi_avalon_clk"
            }
        },
        "apb2spi": {
            "status": "active",
            "top": "APB_SPI_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/apb2spi/trunk/rtl/APB_SPI_Top.v",
           "CLOCK_DATA": {
            "Clock1": "PCLK"
            }
        },
        "apbi2c": {
            "status": "active",
            "top": "module_i2c",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/apbi2c/trunk/rtl/module_i2c.v",
           "CLOCK_DATA": {
            "Clock1": "PCLK"
            }
        },
        "asynchronous_master_spi": {
            "status": "active",
            "top": "spi_master",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/asynchronous_master_spi/trunk/rtl/spi_master.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "auto_baud": {
            "status": "active",
            "top": "auto_baud",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/auto_baud/trunk/auto_baud/auto_baud.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i",
                "Clock2": "baud_clk_o"
            }
        },
        "auto_baud_with_tracking": {
            "status": "active",
            "top": "auto_baud_with_tracking",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/auto_baud/trunk/auto_baud_with_tracking/auto_baud_with_tracking.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i",
            "Clock2": "auto_baud_locked_o"
            }
        },
        "b13_safe_09_17_02": {
            "status": "active",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/auto_baud/trunk/b13_safe_09_17_02/top.v",
           "CLOCK_DATA": {
            "Clock1": "sys_clk_0",
            "Clock2": "sys_clk_1"
            }
        },
        "bit_gpio": {
            "status": "active",
            "top": "gpio",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/bit_gpio/trunk/sopc/hdl/gpio.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "can": {
            "status": "active",
            "top": "can_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/can/trunk/rtl/verilog/can_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i",
            "Clock2": "clk_i",
            "Clock3": "clkout_o"
            }
        },
        "cheap_ethernet_RX": {
            "status": "active",
            "top": "EthernetRX",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/cheap_ethernet/trunk/Ethernet_test/EthernetRX.v",
           "CLOCK_DATA": {
            "Clock1": "clk50"
            }
        },
        "cheap_ethernet_TX": {
            "status": "active",
            "top": "EthernetTX",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/cheap_ethernet/trunk/Ethernet_test/EthernetTX.v",
           "CLOCK_DATA": {
            "Clock1": "clk20"
            }
        },
        "cxd9731": {
            "status": "active",
            "top": "Top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/cxd9731/Top.v",
           "CLOCK_DATA": {
            "Clock1": "clk4"
            }
        },
        "dmt_const_encoder": {
            "status": "active",
            "top": "const_enc",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/dmt_tx/trunk/const_encoder/rtl/const_enc.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "dmx512_rx": {
            "status": "active",
            "top": "dmx_rx",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/dmx512/trunk/dmx/rtl/dmx512_rx/dmx_rx.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "dmx512_tx": {
            "status": "active",
            "top": "dmx_tx",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/dmx512/trunk/dmx/rtl/dmx512_tx/dmx_tx.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "ethernet_tri_mode": {
            "status": "active",
            "top": "MAC_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ethernet_tri_mode/trunk/rtl/verilog/MAC_top.v",
           "CLOCK_DATA": {
            "Clock1": "Clk_125M",
                "Clock2": "Clk_user",
                "Clock3": "Clk_reg",
                "Clock4": "Gtx_clk",
                "Clock5": "Rx_clk",
                "Clock6": "Tx_clk"
            }
        },
        "ethmac": {
            "status": "active",
            "top": "ethmac",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ethmac/trunk/rtl/verilog/ethmac.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i",
                "Clock2": "mtx_clk_pad_i",
                "Clock3": "mrx_clk_pad_i"
            }
        },
        "ethmac_eth_cop": {
            "status": "active",
            "top": "eth_cop",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ethmac/trunk/rtl/verilog/eth_cop.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i",
                "Clock2": "mtx_clk_pad_i",
                "Clock3": "mrx_clk_pad_i"
            }
        },
        "ethmac_eth_top": {
            "status": "active",
            "top": "eth_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ethmac/trunk/rtl/verilog/eth_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i",
                "Clock2": "mtx_clk_pad_i",
                "Clock3": "mrx_clk_pad_i"
            }
        },
        "ethmac10g_mgmt": {
            "status": "active",
            "top": "management_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ethmac10g/trunk/rtl/verilog/mgmt/management_top.v",
           "CLOCK_DATA": {
            "Clock1": "mgmt_clk",
            "Clock2": "rxclk",
            "Clock3": "txclk"
            }
        },
        "ethmac10g_rx_engine": {
            "status": "active",
            "top": "rxReceiveEngine",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ethmac10g/trunk/rtl/verilog/rx_engine/rxReceiveEngine.v",
           "CLOCK_DATA": {
            "Clock1": "xgmii_rxclk",
            "Clock2": "rxclk_2x"
            }
        },
        "ethmac10g_tx_engine": {
            "status": "active",
            "top": "TRANSMIT_TOP",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ethmac10g/trunk/rtl/verilog/tx_engine/TransmitTop.v",
           "CLOCK_DATA": {
            "Clock1": "TX_CLK"
            }
        },
        "ezusb_io": {
            "status": "active",
            "top": "ezusb_io",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ezusb_io/trunk/ezusb_io.v",
           "CLOCK_DATA": {
            "Clock1": "ifclk",
                "Clock2": "ifclk_in"
            }
        },
        "firewire_fifo_beh": {
            "status": "active",
            "top": "fifo_beh",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/firewire/trunk/bench/verilog/fifo_beh/fifo_beh.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        
        "fpga-cf_md5": {
            "status": "active",
            "top": "md5",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/fpga-cf/trunk/hdl/md5/md5.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "fpga-cf_PATLPP": {
            "status": "active",
            "top": "patlpp",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/fpga-cf/trunk/hdl/PATLPP/patlpp.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "fpga-cf_port_register": {
            "status": "active",
            "top": "port_register",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/fpga-cf/trunk/hdl/port_register/port_register.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "fpga-cf_sha1": {
            "status": "active",
            "top": "port_sha1",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/fpga-cf/trunk/hdl/sha1/port_sha1.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "fpga-cf_top4": {
            "status": "active",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/fpga-cf/trunk/hdl/top_4/topv4.v",
           "CLOCK_DATA": {
            "Clock1": "MII_TX_CLK_0",
                "Clock2": "MII_RX_CLK_0"
            }
        },
        "fpga-cf_top5": {
            "status": "active",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/fpga-cf/trunk/hdl/top_5/topv5.v",
           "CLOCK_DATA": {
            "Clock1": "MGTCLK_N",
                "Clock2": "MGTCLK_P"
            }
        },
        "ftdi_wb_bridge": {
            "status": "active",
            "top": "ftdi_if",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ftdi_wb_bridge/trunk/rtl/ftdi_if.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i"
            }
        },
        "gpio": {
            "status": "active",
            "top": "gpio_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/gpio/trunk/rtl/verilog/gpio_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i"
            }
        },
        "ha1588": {
            "status": "active",
            "top": "ha1588",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ha1588/trunk/rtl/top/ha1588.v",
           "CLOCK_DATA": {
            "Clock1": "clk",
            "Clock2": "rtc_clk",
            "Clock3": "rx_gmii_clk",
            "Clock4": "tx_gmii_clk"
            }
        },
        "i2c": {
            "status": "active",
            "top": "i2c_master_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/i2c/trunk/rtl/verilog/i2c_master_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i"
            }
        },
        "i2c_master_slave": {
            "status": "active",
            "top": "i2c_core_v02",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Communication_Controller/i2c_master_slave/web_uploads/i2c_core_v02.vhd",
           "CLOCK_DATA": {
            "Clock1": "sys_clk"
            }
        },
        "i2c_master_slave_core": {
            "status": "active",
            "top": "block",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/i2c_master_slave_core/trunk/i2c_master_slave_core/i2c_master_slave_core/verilog/rtl/i2c_block.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "i2c_to_wb": {
            "status": "active",
            "top": "i2c_to_wb_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/i2c_to_wb/trunk/src/i2c_to_wb_top.v",
           "CLOCK_DATA": {
            "Clock1": "i2c_clk_in",
            "Clock2": "i2c_clk_out",
            "Clock3": "i2c_clk_oe",
            "Clock4": "wb_clk_i"
            }
        },
        "i2cgpio": {
            "status": "active",
            "top": "i2c_gpio",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/i2cgpio/trunk/rtl/verilog/i2cgpio.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "i2clog": {
            "status": "active",
            "top": "I2CLog",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/i2clog/web_uploads/I2C_TrafficLogger.v",
           "CLOCK_DATA": {
            "Clock1": "Clk"
            }
        },
        "i2crepeater": {
            "status": "active",
            "top": "i2crepeater",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/i2crepeater/trunk/i2crepeater.v",
           "CLOCK_DATA": {
            "Clock1": "system_clk"
            }
        },
        "i2cSlaveTop": {
            "status": "active",
            "top": "i2cSlaveTop",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/i2cslave/trunk/rtl/i2cSlaveTop.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "i2s_to_wb_top": {
            "status": "active",
            "top": "i2s_to_wb_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/i2s_to_wb/trunk/src/i2s_to_wb_top.v",
           "CLOCK_DATA": {
            "Clock1": "i2s_clk_i"
            }
        },
        "i8255": {
            "status": "active",
            "top": "i8255",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/i8255/trunk/i8255.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "irda": {
            "status": "active",
            "top": "irda_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/irda/trunk/rtl/verilog/irda_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i"
            }
        },
        "iso7816-3": {
            "status": "active",
            "top": "iso7816",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/iso7816-3/web_uploads/iso7816-3/iso7816.v",
           "CLOCK_DATA": {
            "Clock1": "P_CK",
            "Clock2": "SC_CLK"
            }
        },
        "Iso7816_3_Master-3": {
            "status": "active",
            "top": "Iso7816_3_Master",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/iso7816_3_master/trunk/sources/Iso7816_3_Master.v",
           "CLOCK_DATA": {
            "Clock1": "clk",
            "Clock2": "clkPerCycle",
            "Clock3": "isoClk"
            }
        },
        "mac_layer_switch_eth_top": {
            "status": "active",
            "top": "eth_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/mac_layer_switch/trunk/rtl/verilog/eth_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i"
            }
        },
        "mac_layer_switch_ethmac": {
            "status": "active",
            "top": "ethmac",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/mac_layer_switch/trunk/rtl/verilog/ethmac.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i"
            }
        },
        "mac_layer_switch_Switch": {
            "status": "active",
            "top": "switch",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/mac_layer_switch/trunk/rtl/verilog/switch.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "minimac": {
            "status": "active",
            "top": "minimac",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/minimac/trunk/minimac/rtl/minimac.v",
           "CLOCK_DATA": {
            "Clock1": "sys_clk",
            "Clock2": "phy_tx_clk",
            "Clock3": "phy_rx_clk",
            "Clock4": "phy_mii_clk"
            }
        },
        "mmuart": {
            "status": "active",
            "top": "uart",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/mmuart/trunk/mmuart/uart/rtl/uart.v",
           "CLOCK_DATA": {
            "Clock1": "sys_clk"
            }
        },
        "nec_ir_decoder": {
            "status": "active",
            "top": "nec",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/nec_ir_decoder/trunk/rtl/nec.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "neopixel_fpga_ws2812_ctl": {
            "status": "active",
            "top": "ws2812_ctl",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/neopixel_fpga/trunk/rtl/ws2812_ctl.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "neopixel_fpga_ram_sync": {
            "status": "active",
            "top": "ram_sync",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/neopixel_fpga/trunk/rtl/ram_sync.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "neopixel_fpga_spi_slave": {
            "status": "active",
            "top": "spi_slave",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/neopixel_fpga/trunk/rtl/simple_spi_slave.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "nescontroller": {
            "status": "active",
            "top": "nescontroller",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/nescontroller/trunk/nescontroller.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "nysa_sata": {
            "status": "active",
            "top": "sata_stack",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/nysa_sata/trunk/rtl/sata_stack.v",
           "CLOCK_DATA": {
            "Clock1": "clk",
            "Clock2": "data_in_clk",
            "Clock3": "data_in_clk_valid",
            "Clock4": "data_out_clk",
            "Clock5": "data_out_clk_valid"
            }
        },
        "osdvu_uart": {
            "status": "active",
            "top": "uart",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/osdvu/trunk/uart.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "parallel_io_through_fiber_rx": {
            "status": "active",
            "top": "main",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/parallel_io_through_fiber/trunk/parport_rx/main.vhd",
           "CLOCK_DATA": {
            "Clock1": "iCLK"
            }
        },
        "parallel_io_through_fiber_tx": {
            "status": "active",
            "top": "main",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/parallel_io_through_fiber/trunk/parport_tx/main.vhd",
           "CLOCK_DATA": {
            "Clock1": "iCLK"
            }
        },
        "plb2wbbridge": {
            "status": "active",
            "top": "wb_conbus_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/plb2wbbridge/trunk/systems/EDK_Libs/WishboneIPLib/pcores/wb_conbus_v1_00_a/hdl/verilog/wb_conbus_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i",
            "Clock2": "ps2_clk"
            }
        },
        "ps2_host_controller": {
            "status": "active",
            "top": "ps2_host",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ps2_host_controller/trunk/hdl/ps2_host.v",
           "CLOCK_DATA": {
            "Clock1": "sys_clk",
            "Clock2": "ps2_clk"
            }
        },
        "qspiflash": {
            "status": "active",
            "top": "eqspiflash",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/qspiflash/trunk/rtl/eqspiflash.v",
           "CLOCK_DATA": {
            "Clock1": "i_clk_82mhz"
            }
        },
        "rtfsimpleuart": {
            "status": "active",
            "top": "rtfSimpleUart",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/rtfsimpleuart/trunk/rtl/verilog/rtfSimpleUart.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i"
            }
        },
        "rxaui_interface_and_xaui_to_rxaui_interface_adapter": {
            "status": "active",
            "top": "sip_rxaui_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/rxaui_interface_and_xaui_to_rxaui_interface_adapter/Top/sip_rxaui_top.v",
           "CLOCK_DATA": {
            "Clock1": "txclk_out",
            "Clock2": "rx_clk0",
            "Clock3": "rx_clk1"
            }
        },
        "sasc": {
            "status": "active",
            "top": "sasc_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/sasc/trunk/rtl/verilog/sasc_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "sata_controller_core": {
            "status": "active",
            "top": "SATA_GTX_DUAL",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/sata_controller_core/trunk/sata2_fifo_v1_00_a/hdl/verilog/sata_gtx_dual.v",
           "CLOCK_DATA": {
            "Clock1": "DCLK"
            }
        },
        "scan_based_serial_communication": {
            "status": "active",
            "top": "scan",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/scan_based_serial_communication/trunk/scan_perl.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "sd_card_controller_verilog": {
            "status": "active",
            "top": "sdc_controller",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/rtl/verilog/sdc_controller.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i"
            }
        },
        "sd_card_controller_VHDL": {
            "status": "active",
            "top": "sdc_controller",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/rtl/VHDL/sd_host_pack.vhd",
           "CLOCK_DATA": {
            "Clock1": "sd_clk"
            }
        },
        "sdcard_mass_storage_controller_dma": {
            "status": "active",
            "top": "sdc_controller",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/sdcard_mass_storage_controller/trunk/rtl/sdc_dma/verilog/sdc_controller.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i",
            "Clock2": "sd_clk_o_pad",
            "Clock3": "sd_clk_i_pad"
            }
        },
        "sdcard_mass_storage_controller_fifo": {
            "status": "active",
            "top": "sd_fifo",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/sdcard_mass_storage_controller/trunk/rtl/sdc_fifo/verilog/sd_fifo.v",
           "CLOCK_DATA": {
            "Clock1": "sd_clk"
            }
        },
        "sdspi": {
            "status": "active",
            "top": "sdspi",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/sdspi/trunk/rtl/sdspi.v",
           "CLOCK_DATA": {
            "Clock1": "i_clk"
            }
        },
        "sgmii": {
            "status": "active",
            "top": "mSGMII",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/sgmii/trunk/src/mSGMII.v",
           "CLOCK_DATA": {
            "Clock1": "i_CalClk",
            "Clock2": "o_TxClk",
            "Clock3": "o_RxClk",
            "Clock4": "o_GMIIClk",
            "Clock5": "o_MIIClk"
            }
        },
        "simple_spi": {
            "status": "active",
            "top": "simple_spi_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/simple_spi/trunk/rtl/verilog/simple_spi_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i"
            }
        },
        "smii": {
            "status": "active",
            "top": "smii_txrx",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/smii/trunk/rtl/verilog/smii.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "sockit_owm": {
            "status": "active",
            "top": "sockit_owm",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/sockit_owm/trunk/hdl/sockit_owm.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
            }
        },
        "softusb": {
            "status": "active",
            "top": "softusb",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/softusb/trunk/softusb/rtl/softusb.v",
           "CLOCK_DATA": {
            "Clock1": "sys_clk",
            "Clock2": "usb_clk"
            }
        },
        "SWR_vlogcore": {
            "status": "active",
            "top": "SWR_vlogcore",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/spacewire/trunk/rtl/SWR_vlogcore.v",
           "CLOCK_DATA": {
            "Clock1": "gclk"
            }
        },
        "spdif_transmitter": {
            "status": "active",
            "top": "spdif",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/spdif_transmitter/trunk/rtl/spdif.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i",
            "Clock2": "audio_clk_i"
           }
        },
        "spi": {
            "status": "active",
            "top": "spi_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/spi/trunk/rtl/verilog/spi_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i",
            "Clock2": "sclk_pad_o"
           }
        },
        "spi_core_dsp_s3ean_kits": {
            "status": "active",
            "top": "spi_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/spi_core_dsp_s3ean_kits/trunk/rtl/verilog/spi_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "spi_verilog_master_slave_master": {
            "status": "active",
            "top": "spi_master",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/spi_verilog_master_slave/trunk/rtl/spi_master.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "spi_verilog_master_slave_slave": {
            "status": "active",
            "top": "spi_master",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/spi_verilog_master_slave/trunk/rtl/spi_slave.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "spicxif": {
            "status": "active",
            "top": "SPIxIF",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/spicxif/trunk/RTL/SPIxIF.v",
           "CLOCK_DATA": {
            "Clock1": "Clk"
           }
        },
        "spigpio": {
            "status": "active",
            "top": "spigpio",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/spigpio/trunk/rtl/verilog/spigpio.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "spimaster": {
            "status": "active",
            "top": "spiMaster",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/spimaster/trunk/RTL/spiMaster.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i",
            "Clock2": "spiClkOut"
           }
        },
        "spislave": {
            "status": "active",
            "top": "spigpio",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/spislave/trunk/spislave/rtl/verilog/spigpio.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "sport": {
            "status": "active",
            "top": "sport_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/sport/trunk/rtl/verilog/sport_top.v",
           "CLOCK_DATA": {
            "Clock1": "TSCLKx",
            "Clock2": "RSCLKx",
            "Clock3": "rxclk",
            "Clock4": "txclk",
            "Clock5": "wb_clk_i"
           }
        },
        "ss_pcm": {
            "status": "active",
            "top": "pcm_slv_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ss_pcm/trunk/rtl/verilog/pcm_slv_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk",
            "Clock2": "pcm_clk_i"
           }
        },
        "ssp_slv": {
            "status": "active",
            "top": "SSPx_Slv",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ssp_slv/trunk/RTL/SSPx_Slv.v",
           "CLOCK_DATA": {
            "Clock1": "SCK"
           }
        },
        "ssp_uart": {
            "status": "active",
            "top": "SSP_UART",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ssp_uart/trunk/RTL/SSP_UART.v",
           "CLOCK_DATA": {
            "Clock1": "Clk",
            "Clock2": "SSP_SCK"
           }
        },
        "tdm_switch": {
            "status": "active",
            "top": "tdm_switch_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/tdm_switch/web_uploads/tdm_switch_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk_in",
            "Clock2": "clk_out",
            "Clock3": "mpi_clk"
           }
        },
        "tiny_spi": {
            "status": "active",
            "top": "tiny_spi",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/tiny_spi/trunk/rtl/verilog/tiny_spi.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i",
            "Clock2": "SCLK"
           }
        },
        "uart2bus": {
            "status": "active",
            "top": "uart_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/uart2bus/trunk/verilog/rtl/uart_top.v",
           "CLOCK_DATA": {
            "Clock1": "clock",
            "Clock2": "baud_clk"
           }
        },
        "uart2spi": {
            "status": "active",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/uart2spi/trunk/rtl/top/top.v",
           "CLOCK_DATA": {
            "Clock1": "line_clk",
            "Clock2": "baud_clk_16x"
           }
        },
        "uart8systemc": {
            "status": "active",
            "top": "UART",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/uart8systemc/trunk/rtl/UART.v",
           "CLOCK_DATA": {
            "Clock1": "CLK"
           }
        },
        "uart6551": {
            "status": "active",
            "top": "uart6551",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/uart6551/trunk/trunk/rtl/uart6551.sv",
           "CLOCK_DATA": {
            "Clock1": "clk_i",
            "Clock2": "xclk_i"
           }
        },
        "uart16550": {
            "status": "active",
            "top": "uart_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/uart16550/trunk/rtl/verilog/uart_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i"
           }
        },
        "ulpi_wrapper": {
            "status": "active",
            "top": "ulpi_wrapper",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/ulpi_wrapper/trunk/rtl/ulpi_wrapper.v",
           "CLOCK_DATA": {
            "Clock1": "ulpi_clk60_i"
           }
        },
        "usbf_top": {
            "status": "active",
            "top": "usbf_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/usb/trunk/rtl/verilog/usbf_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i",
            "Clock2": "dma_ack_i"
           }
        },
        "usb1_funct": {
            "status": "active",
            "top": "usb1_core",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/usb1_funct/trunk/rtl/verilog/usb1_core.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i"
           }
        },
        "usb2uart": {
            "status": "active",
            "top": "core",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/usb2uart/trunk/rtl/core/core.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i"
           }
        },
        "usb_device_core": {
            "status": "active",
            "top": "usbf_device_core",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/usb_device_core/trunk/src_v/usbf_device_core.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i"
           }
        },
        "usb_host_core": {
            "status": "active",
            "top": "usbh_host",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/usb_host_core/trunk/src_v/usbh_host.v",
           "CLOCK_DATA": {
            "Clock1": "clk_i"
           }
        },
        "usb_phy": {
            "status": "active",
            "top": "usb_phy",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/usb_phy/trunk/rtl/verilog/usb_phy.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        }, 
        "via6522": {
            "status": "active",
            "top": "via6522_x12",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/via6522/trunk/rtl/via6522_x12.sv",
           "CLOCK_DATA": {
            "Clock1": "clk_i",
            "Clock2": "wc_clk_i"
           }
        }, 
        "vspi_spiifc": {
            "status": "active",
            "top": "spiifc",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/vspi/trunk/src/spi_base/spiifc.v",
           "CLOCK_DATA": {
            "Clock1": "SysClk",
            "Clock2": "SPI_CLK"
           }
        }, 
        "vspi_spiifc_twoclock": {
            "status": "active",
            "top": "spiifc",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/vspi/trunk/src/spi_base/spiifc_twoclock.v",
           "CLOCK_DATA": {
            "Clock1": "SysClk",
            "Clock2": "SPI_CLK"
           }
        }, 
        "vspi_spiloop": {
            "status": "active",
            "top": "spiloop",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/vspi/trunk/src/spi_base/spiloop.v",
           "CLOCK_DATA": {
            "Clock1": "SysClk",
            "Clock2": "spi_clk"
           }
        }, 
        "vspi_spiwrap": {
            "status": "active",
            "top": "spiwrap",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/vspi/trunk/src/spi_base/spiwrap.v",
           "CLOCK_DATA": {
            "Clock1": "SysClk",
            "Clock2": "spi_miso"
           }
        },
        "wb2axip": {
            "status": "active",
            "top": "wbm2axisp",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/wb2axi4/trunk/rtl/wbm2axisp.v",
           "CLOCK_DATA": {
            "Clock1": "axi_clk",
            "Clock2": "wb_clk"
           }
        },
        "wiegand_ctl_rx": {
            "status": "active",
            "top": "wiegand_rx_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/wiegand_ctl/trunk/rtl/verilog/wiegand_rx_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i"
           }
        },
        "wiegand_ctl_tx": {
            "status": "active",
            "top": "wiegand_tx_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/wiegand_ctl/trunk/rtl/verilog/wiegand_tx_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i"
           }
        },
        "wbuart32": {
            "status": "active",
            "top": "wbuart",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/wbuart.v",
           "CLOCK_DATA": {
            "Clock1": "o_wb_ack"
           }
        },
        "xspi": {
            "status": "active",
            "top": "xspi_core",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/xspi/trunk/rtl/xspi/xspi_core.v",
           "CLOCK_DATA": {
            "Clock1": "clk",
            "Clock2": "sck"
           }
        },
        "xge_mac": {
            "status": "active",
            "top": "xge_mac",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Communication_Controller/xge_mac/trunk/rtl/verilog/xge_mac.v",
           "CLOCK_DATA": {
            "Clock1": "clk_156m25",
            "Clock2": "clk_xgmii_rx",
            "Clock3": "clk_xgmii_tx",
            "Clock4": "wb_clk_i"
           }
        }
    }
}