#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Apr 16 23:14:25 2022
# Process ID: 355947
# Current directory: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1
# Command line: vivado -log soc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc.tcl -notrace
# Log file: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc.vdi
# Journal file: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source soc.tcl -notrace
Command: link_design -top soc -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/call_stack_1/call_stack.dcp' for cell 'call_stk'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/frame_buffer/frame_buffer.dcp' for cell 'frame_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/main_memory/main_memory.dcp' for cell 'main_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/program_memory/program_memory.dcp' for cell 'prog_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'sys_clk_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen.dcp' for cell 'vga_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2547.570 ; gain = 0.000 ; free physical = 1340 ; free virtual = 24500
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vga_clk_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen_board.xdc] for cell 'vga_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen_board.xdc] for cell 'vga_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen.xdc] for cell 'vga_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2732.465 ; gain = 130.844 ; free physical = 920 ; free virtual = 24080
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen.xdc] for cell 'vga_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'sys_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'sys_clk_gen/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc:57]
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'sys_clk_gen/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen_late.xdc] for cell 'vga_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen_late.xdc] for cell 'vga_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_late.xdc] for cell 'sys_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_late.xdc] for cell 'sys_clk_gen/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.465 ; gain = 0.000 ; free physical = 917 ; free virtual = 24077
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2732.465 ; gain = 184.895 ; free physical = 917 ; free virtual = 24077
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2796.496 ; gain = 64.031 ; free physical = 902 ; free virtual = 24062

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1e586ca36

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2796.496 ; gain = 0.000 ; free physical = 901 ; free virtual = 24061

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 193697256

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2947.293 ; gain = 0.000 ; free physical = 733 ; free virtual = 23893
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 59 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12fc39a52

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2947.293 ; gain = 0.000 ; free physical = 733 ; free virtual = 23893
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 3 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 174f3597a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2947.293 ; gain = 0.000 ; free physical = 733 ; free virtual = 23893
INFO: [Opt 31-389] Phase Sweep created 24 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10062bfbf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2947.293 ; gain = 0.000 ; free physical = 733 ; free virtual = 23893
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10062bfbf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2947.293 ; gain = 0.000 ; free physical = 733 ; free virtual = 23893
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 121f2bedd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2947.293 ; gain = 0.000 ; free physical = 733 ; free virtual = 23893
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              59  |                                              1  |
|  Constant propagation         |               1  |               3  |                                              0  |
|  Sweep                        |              24  |               4  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2947.293 ; gain = 0.000 ; free physical = 733 ; free virtual = 23893
Ending Logic Optimization Task | Checksum: 1eebb71ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2947.293 ; gain = 0.000 ; free physical = 733 ; free virtual = 23893

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 42 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 84
Ending PowerOpt Patch Enables Task | Checksum: 2413a1ad4

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 713 ; free virtual = 23872
Ending Power Optimization Task | Checksum: 2413a1ad4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3250.254 ; gain = 302.961 ; free physical = 722 ; free virtual = 23882

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2413a1ad4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 722 ; free virtual = 23882

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 722 ; free virtual = 23882
Ending Netlist Obfuscation Task | Checksum: 24eac9218

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 722 ; free virtual = 23882
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3250.254 ; gain = 517.789 ; free physical = 722 ; free virtual = 23882
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 718 ; free virtual = 23879
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
Command: report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 646 ; free virtual = 23807
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18fb4cb92

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 646 ; free virtual = 23807
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 646 ; free virtual = 23807

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'vga/horizontal_cntr/row_done_INST_0' is driving clock pin of 12 registers. This could lead to large hold time violations. First few involved registers are:
	vga/vertical_cnter/value_reg[4] {FDRE}
	vga/vertical_cnter/vsync_reg {FDSE}
	vga/vertical_cnter/vblank_reg {FDRE}
	vga/vertical_cnter/value_reg[5] {FDRE}
	vga/vertical_cnter/value_reg[6] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff9e733f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 675 ; free virtual = 23836

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 150f1c1d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 686 ; free virtual = 23847

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 150f1c1d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 686 ; free virtual = 23847
Phase 1 Placer Initialization | Checksum: 150f1c1d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 686 ; free virtual = 23847

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16cd8bc54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 686 ; free virtual = 23847

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1eb0f96d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 685 ; free virtual = 23846

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a843d925

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 685 ; free virtual = 23846

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 133 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 59 nets or LUTs. Breaked 0 LUT, combined 59 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 13 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[11]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 13 nets. Created 26 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 26 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 639 ; free virtual = 23800
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 639 ; free virtual = 23800

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             59  |                    59  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |           26  |              0  |                    13  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           26  |             59  |                    72  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 12f9f5104

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 636 ; free virtual = 23797
Phase 2.4 Global Placement Core | Checksum: 2421ca35e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 620 ; free virtual = 23781
Phase 2 Global Placement | Checksum: 2421ca35e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 620 ; free virtual = 23781

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 205be3a59

Time (s): cpu = 00:00:38 ; elapsed = 00:00:10 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 620 ; free virtual = 23781

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 238e5bd36

Time (s): cpu = 00:00:39 ; elapsed = 00:00:10 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 619 ; free virtual = 23780

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22cbd78b5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 619 ; free virtual = 23780

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ae7c6efc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 619 ; free virtual = 23780

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 208897ce4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:10 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 619 ; free virtual = 23780

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 266354218

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 615 ; free virtual = 23776

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2a1030cd3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 615 ; free virtual = 23776

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f33d3810

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 629 ; free virtual = 23790

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19ccd04a0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 649 ; free virtual = 23810
Phase 3 Detail Placement | Checksum: 19ccd04a0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 649 ; free virtual = 23810

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ecefe0dc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.496 | TNS=-326.248 |
Phase 1 Physical Synthesis Initialization | Checksum: 190ee2f59

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 648 ; free virtual = 23809
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 197018654

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 648 ; free virtual = 23809
Phase 4.1.1.1 BUFG Insertion | Checksum: ecefe0dc

Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 648 ; free virtual = 23809

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.319. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19f602dd9

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 652 ; free virtual = 23813

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 652 ; free virtual = 23813
Phase 4.1 Post Commit Optimization | Checksum: 19f602dd9

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 652 ; free virtual = 23813

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19f602dd9

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 652 ; free virtual = 23813

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19f602dd9

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 652 ; free virtual = 23813
Phase 4.3 Placer Reporting | Checksum: 19f602dd9

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 652 ; free virtual = 23813

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 652 ; free virtual = 23813

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 652 ; free virtual = 23813
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b5127a8f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 652 ; free virtual = 23813
Ending Placer Task | Checksum: f1974a02

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 652 ; free virtual = 23813
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:47 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 665 ; free virtual = 23826
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 657 ; free virtual = 23822
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file soc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 665 ; free virtual = 23827
INFO: [runtcl-4] Executing : report_utilization -file soc_utilization_placed.rpt -pb soc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 667 ; free virtual = 23830
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.11s |  WALL: 0.84s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 633 ; free virtual = 23796

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.319 | TNS=-315.946 |
Phase 1 Physical Synthesis Initialization | Checksum: 10033d67e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 631 ; free virtual = 23794
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.319 | TNS=-315.946 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 10033d67e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 630 ; free virtual = 23793

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.319 | TNS=-315.946 |
INFO: [Physopt 32-702] Processed net vga/pixel[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DOBDO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.271 | TNS=-315.751 |
INFO: [Physopt 32-702] Processed net vga/pixel[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.267 | TNS=-315.565 |
INFO: [Physopt 32-702] Processed net vga/pixel[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DOBDO[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.259 | TNS=-315.356 |
INFO: [Physopt 32-702] Processed net vga/pixel[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DOBDO[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.258 | TNS=-315.186 |
INFO: [Physopt 32-702] Processed net vga/pixel[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DOBDO[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.256 | TNS=-314.973 |
INFO: [Physopt 32-702] Processed net vga/pixel[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.230 | TNS=-314.928 |
INFO: [Physopt 32-702] Processed net vga/pixel[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.211 | TNS=-314.762 |
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13].  Did not re-place instance vga/memory_addr_reg[13]
INFO: [Physopt 32-81] Processed net vga/pixel_addr[13]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga/pixel_addr[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.211 | TNS=-314.694 |
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13].  Did not re-place instance vga/memory_addr_reg[13]
INFO: [Physopt 32-702] Processed net vga/pixel_addr[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0
INFO: [Physopt 32-81] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1. Replicated 2 times.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.211 | TNS=-314.455 |
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN.  Did not re-place instance vga/memory_addr_reg[12]_replica
INFO: [Physopt 32-81] Processed net vga/pixel_addr[12]_repN. Replicated 4 times.
INFO: [Physopt 32-735] Processed net vga/pixel_addr[12]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.211 | TNS=-312.067 |
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14].  Did not re-place instance vga/memory_addr_reg[14]
INFO: [Physopt 32-81] Processed net vga/pixel_addr[14]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net vga/pixel_addr[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.211 | TNS=-311.612 |
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN.  Did not re-place instance vga/memory_addr_reg[12]_replica
INFO: [Physopt 32-572] Net vga/pixel_addr[12]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net vga/pixel_addr[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2
INFO: [Physopt 32-572] Net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/pixel[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN.  Did not re-place instance vga/memory_addr_reg[12]_replica
INFO: [Physopt 32-702] Processed net vga/pixel_addr[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.211 | TNS=-311.612 |
Phase 3 Critical Path Optimization | Checksum: 10033d67e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 628 ; free virtual = 23790

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.211 | TNS=-311.612 |
INFO: [Physopt 32-702] Processed net vga/pixel[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN.  Did not re-place instance vga/memory_addr_reg[12]_replica
INFO: [Physopt 32-572] Net vga/pixel_addr[12]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net vga/pixel_addr[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2
INFO: [Physopt 32-572] Net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/pixel[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN.  Did not re-place instance vga/memory_addr_reg[12]_replica
INFO: [Physopt 32-702] Processed net vga/pixel_addr[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.211 | TNS=-311.612 |
Phase 4 Critical Path Optimization | Checksum: 10033d67e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 629 ; free virtual = 23791
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 629 ; free virtual = 23791
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.211 | TNS=-311.612 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.108  |          4.334  |           12  |              0  |                    11  |           0  |           2  |  00:00:06  |
|  Total          |          0.108  |          4.334  |           12  |              0  |                    11  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 629 ; free virtual = 23791
Ending Physical Synthesis Task | Checksum: e71c3453

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 629 ; free virtual = 23791
INFO: [Common 17-83] Releasing license: Implementation
196 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 631 ; free virtual = 23793
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 626 ; free virtual = 23793
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7b295e4b ConstDB: 0 ShapeSum: 1e783776 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 61c7426a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 529 ; free virtual = 23693
Post Restoration Checksum: NetGraph: 5c9654d7 NumContArr: 530ed93 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 61c7426a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 532 ; free virtual = 23695

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 61c7426a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 499 ; free virtual = 23662

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 61c7426a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 499 ; free virtual = 23662
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17cac0af5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 488 ; free virtual = 23651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.208 | TNS=-307.856| WHS=-0.641 | THS=-144.844|

Phase 2 Router Initialization | Checksum: f8886447

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 488 ; free virtual = 23651

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000956709 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2845
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2835
  Number of Partially Routed Nets     = 10
  Number of Node Overlaps             = 8


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f8886447

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3250.254 ; gain = 0.000 ; free physical = 486 ; free virtual = 23650
Phase 3 Initial Routing | Checksum: dad28ec8

Time (s): cpu = 00:05:23 ; elapsed = 00:01:57 . Memory (MB): peak = 3588.230 ; gain = 337.977 ; free physical = 518 ; free virtual = 23586
INFO: [Route 35-580] Design has 138 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|  vga_clk_vga_pix_clk_gen |vga_mem_clk_vga_pix_clk_gen |frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN|
| vga_mem_clk_vga_pix_clk_gen |  vga_clk_vga_pix_clk_gen |                                                                                        vga/pixel_reg[5]/D|
| vga_mem_clk_vga_pix_clk_gen |  vga_clk_vga_pix_clk_gen |                                                                                        vga/pixel_reg[6]/D|
| vga_mem_clk_vga_pix_clk_gen |  vga_clk_vga_pix_clk_gen |                                                                                        vga/pixel_reg[7]/D|
| vga_mem_clk_vga_pix_clk_gen |  vga_clk_vga_pix_clk_gen |                                                                                        vga/pixel_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 391
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.015 | TNS=-471.314| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28a9d5405

Time (s): cpu = 00:29:46 ; elapsed = 00:20:57 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 583 ; free virtual = 23406

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.800 | TNS=-471.327| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 77539485

Time (s): cpu = 00:52:55 ; elapsed = 00:41:42 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 554 ; free virtual = 23372

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 21
Phase 4.3 Global Iteration 2 | Checksum: eb892586

Time (s): cpu = 00:55:46 ; elapsed = 00:43:53 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 548 ; free virtual = 23367
Phase 4 Rip-up And Reroute | Checksum: eb892586

Time (s): cpu = 00:55:46 ; elapsed = 00:43:53 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 548 ; free virtual = 23367

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 193008b96

Time (s): cpu = 00:55:47 ; elapsed = 00:43:53 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 548 ; free virtual = 23367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.800 | TNS=-471.327| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b62c595b

Time (s): cpu = 00:55:47 ; elapsed = 00:43:53 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 549 ; free virtual = 23367

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b62c595b

Time (s): cpu = 00:55:47 ; elapsed = 00:43:53 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 549 ; free virtual = 23367
Phase 5 Delay and Skew Optimization | Checksum: 1b62c595b

Time (s): cpu = 00:55:47 ; elapsed = 00:43:53 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 549 ; free virtual = 23367

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cb72b72d

Time (s): cpu = 00:55:48 ; elapsed = 00:43:53 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 547 ; free virtual = 23365
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.800 | TNS=-471.327| WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 188295671

Time (s): cpu = 00:55:48 ; elapsed = 00:43:53 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 546 ; free virtual = 23365
Phase 6 Post Hold Fix | Checksum: 188295671

Time (s): cpu = 00:55:48 ; elapsed = 00:43:53 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 546 ; free virtual = 23365

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.70087 %
  Global Horizontal Routing Utilization  = 1.75117 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: ecdf6f5d

Time (s): cpu = 00:55:48 ; elapsed = 00:43:53 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 546 ; free virtual = 23365

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ecdf6f5d

Time (s): cpu = 00:55:48 ; elapsed = 00:43:53 . Memory (MB): peak = 3755.230 ; gain = 504.977 ; free physical = 546 ; free virtual = 23365

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 96ec044a

Time (s): cpu = 00:55:49 ; elapsed = 00:43:54 . Memory (MB): peak = 3787.246 ; gain = 536.992 ; free physical = 545 ; free virtual = 23364

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.800 | TNS=-471.327| WHS=0.032  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 96ec044a

Time (s): cpu = 00:55:50 ; elapsed = 00:43:54 . Memory (MB): peak = 3787.246 ; gain = 536.992 ; free physical = 546 ; free virtual = 23364
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:55:50 ; elapsed = 00:43:54 . Memory (MB): peak = 3787.246 ; gain = 536.992 ; free physical = 695 ; free virtual = 23513

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
215 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:55:55 ; elapsed = 00:43:55 . Memory (MB): peak = 3787.246 ; gain = 536.992 ; free physical = 695 ; free virtual = 23513
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3787.246 ; gain = 0.000 ; free physical = 692 ; free virtual = 23516
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
Command: report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
Command: report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
Command: report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
227 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file soc_route_status.rpt -pb soc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_bus_skew_routed.rpt -pb soc_bus_skew_routed.pb -rpx soc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 00:00:22 2022...
#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Apr 17 00:00:53 2022
# Process ID: 390541
# Current directory: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1
# Command line: vivado -log soc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc.tcl -notrace
# Log file: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc.vdi
# Journal file: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source soc.tcl -notrace
Command: open_checkpoint soc_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2547.574 ; gain = 0.000 ; free physical = 1841 ; free virtual = 24670
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2547.574 ; gain = 0.000 ; free physical = 1540 ; free virtual = 24370
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2637.379 ; gain = 5.938 ; free physical = 1058 ; free virtual = 23886
Restored from archive | CPU: 0.370000 secs | Memory: 5.301079 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2637.379 ; gain = 5.938 ; free physical = 1058 ; free virtual = 23886
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.379 ; gain = 0.000 ; free physical = 1058 ; free virtual = 23886
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2637.379 ; gain = 89.805 ; free physical = 1058 ; free virtual = 23886
Command: write_bitstream -force soc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net vga/horizontal_cntr/row_done is a gated clock net sourced by a combinational pin vga/horizontal_cntr/row_done_INST_0/O, cell vga/horizontal_cntr/row_done_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT vga/horizontal_cntr/row_done_INST_0 is driving clock pin of 12 cells. This could lead to large hold time violations. Involved cells are:
vga/vertical_cnter/value_reg[0], vga/vertical_cnter/value_reg[1], vga/vertical_cnter/value_reg[2], vga/vertical_cnter/value_reg[3], vga/vertical_cnter/value_reg[4], vga/vertical_cnter/value_reg[5], vga/vertical_cnter/value_reg[6], vga/vertical_cnter/value_reg[7], vga/vertical_cnter/value_reg[8], vga/vertical_cnter/value_reg[9], vga/vertical_cnter/vblank_reg, and vga/vertical_cnter/vsync_reg
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./soc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Apr 17 00:01:45 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3117.203 ; gain = 479.824 ; free physical = 987 ; free virtual = 23817
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 00:01:45 2022...
