Loading db file '/home/IC/Projects/System_diploma/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : register_file
Version: K-2015.06
Date   : Sat Apr 22 12:12:19 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/System_diploma/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
register_file                          4.07e-02    0.217 7.55e+06    0.265 100.0
  m2 (MUX_1)                           1.70e-02 2.45e-03 1.52e+06 2.10e-02   7.9
  m1 (MUX_0)                           1.68e-02 2.41e-03 1.52e+06 2.07e-02   7.8
  set (REG_SET)                        5.88e-03    0.211 4.41e+06    0.222  83.6
    R7 (REG_32_1)                      6.83e-04 2.64e-02 5.49e+05 2.76e-02  10.4
    R6 (REG_32_2)                      6.86e-04 2.61e-02 5.49e+05 2.73e-02  10.3
    R5 (REG_32_3)                      7.38e-04 2.67e-02 5.49e+05 2.80e-02  10.5
    R4 (REG_32_4)                      7.21e-04 2.66e-02 5.50e+05 2.78e-02  10.5
    R3 (REG_32_5)                      7.33e-04 2.66e-02 5.52e+05 2.79e-02  10.5
    R2 (REG_32_6)                      7.22e-04 2.63e-02 5.52e+05 2.76e-02  10.4
    R1 (REG_32_7)                      7.47e-04 2.64e-02 5.52e+05 2.77e-02  10.5
    R0 (REG_32_0)                      6.22e-04 2.63e-02 5.49e+05 2.74e-02  10.3
  decoder (DECODER)                    2.78e-04 3.35e-04 5.11e+04 6.64e-04   0.3
1
