
brake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b37c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000061c  0800b438  0800b438  0001b438  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba54  0800ba54  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba54  0800ba54  0001ba54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba5c  0800ba5c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba5c  0800ba5c  0001ba5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba60  0800ba60  0001ba60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ba64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000036c  200001e0  0800bc44  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000054c  0800bc44  0002054c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b4c9  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000051e2  00000000  00000000  0004b6d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00020b73  00000000  00000000  000508b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001228  00000000  00000000  00071428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003800  00000000  00000000  00072650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c053  00000000  00000000  00075e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002d6e8  00000000  00000000  00091ea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a36ad  00000000  00000000  000bf58b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00162c38  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004eac  00000000  00000000  00162c88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001e0 	.word	0x200001e0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800b420 	.word	0x0800b420

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001e4 	.word	0x200001e4
 8000100:	0800b420 	.word	0x0800b420

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 fca7 	bl	8001d8c <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fbf7 	bl	8001c3c <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 fc99 	bl	8001d8c <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 fc8f 	bl	8001d8c <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 fc1f 	bl	8001cc0 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 fc15 	bl	8001cc0 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_cfrcmple>:
 80004a4:	4684      	mov	ip, r0
 80004a6:	0008      	movs	r0, r1
 80004a8:	4661      	mov	r1, ip
 80004aa:	e7ff      	b.n	80004ac <__aeabi_cfcmpeq>

080004ac <__aeabi_cfcmpeq>:
 80004ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ae:	f000 fb99 	bl	8000be4 <__lesf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d401      	bmi.n	80004ba <__aeabi_cfcmpeq+0xe>
 80004b6:	2100      	movs	r1, #0
 80004b8:	42c8      	cmn	r0, r1
 80004ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004bc <__aeabi_fcmpeq>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fb25 	bl	8000b0c <__eqsf2>
 80004c2:	4240      	negs	r0, r0
 80004c4:	3001      	adds	r0, #1
 80004c6:	bd10      	pop	{r4, pc}

080004c8 <__aeabi_fcmplt>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fb8b 	bl	8000be4 <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	db01      	blt.n	80004d6 <__aeabi_fcmplt+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_fcmple>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fb81 	bl	8000be4 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	dd01      	ble.n	80004ea <__aeabi_fcmple+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			; (mov r8, r8)

080004f0 <__aeabi_fcmpgt>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fb31 	bl	8000b58 <__gesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dc01      	bgt.n	80004fe <__aeabi_fcmpgt+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			; (mov r8, r8)

08000504 <__aeabi_fcmpge>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fb27 	bl	8000b58 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	da01      	bge.n	8000512 <__aeabi_fcmpge+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			; (mov r8, r8)

08000518 <__aeabi_uldivmod>:
 8000518:	2b00      	cmp	r3, #0
 800051a:	d111      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 800051c:	2a00      	cmp	r2, #0
 800051e:	d10f      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 8000520:	2900      	cmp	r1, #0
 8000522:	d100      	bne.n	8000526 <__aeabi_uldivmod+0xe>
 8000524:	2800      	cmp	r0, #0
 8000526:	d002      	beq.n	800052e <__aeabi_uldivmod+0x16>
 8000528:	2100      	movs	r1, #0
 800052a:	43c9      	mvns	r1, r1
 800052c:	0008      	movs	r0, r1
 800052e:	b407      	push	{r0, r1, r2}
 8000530:	4802      	ldr	r0, [pc, #8]	; (800053c <__aeabi_uldivmod+0x24>)
 8000532:	a102      	add	r1, pc, #8	; (adr r1, 800053c <__aeabi_uldivmod+0x24>)
 8000534:	1840      	adds	r0, r0, r1
 8000536:	9002      	str	r0, [sp, #8]
 8000538:	bd03      	pop	{r0, r1, pc}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	fffffee9 	.word	0xfffffee9
 8000540:	b403      	push	{r0, r1}
 8000542:	4668      	mov	r0, sp
 8000544:	b501      	push	{r0, lr}
 8000546:	9802      	ldr	r0, [sp, #8]
 8000548:	f000 f876 	bl	8000638 <__udivmoddi4>
 800054c:	9b01      	ldr	r3, [sp, #4]
 800054e:	469e      	mov	lr, r3
 8000550:	b002      	add	sp, #8
 8000552:	bc0c      	pop	{r2, r3}
 8000554:	4770      	bx	lr
 8000556:	46c0      	nop			; (mov r8, r8)

08000558 <__aeabi_d2uiz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	2200      	movs	r2, #0
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <__aeabi_d2uiz+0x38>)
 800055e:	0004      	movs	r4, r0
 8000560:	000d      	movs	r5, r1
 8000562:	f7ff ff95 	bl	8000490 <__aeabi_dcmpge>
 8000566:	2800      	cmp	r0, #0
 8000568:	d104      	bne.n	8000574 <__aeabi_d2uiz+0x1c>
 800056a:	0020      	movs	r0, r4
 800056c:	0029      	movs	r1, r5
 800056e:	f002 fa8d 	bl	8002a8c <__aeabi_d2iz>
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <__aeabi_d2uiz+0x38>)
 8000576:	2200      	movs	r2, #0
 8000578:	0020      	movs	r0, r4
 800057a:	0029      	movs	r1, r5
 800057c:	f001 fed6 	bl	800232c <__aeabi_dsub>
 8000580:	f002 fa84 	bl	8002a8c <__aeabi_d2iz>
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	061b      	lsls	r3, r3, #24
 8000588:	469c      	mov	ip, r3
 800058a:	4460      	add	r0, ip
 800058c:	e7f1      	b.n	8000572 <__aeabi_d2uiz+0x1a>
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	41e00000 	.word	0x41e00000

08000594 <__aeabi_d2lz>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	0005      	movs	r5, r0
 8000598:	000c      	movs	r4, r1
 800059a:	2200      	movs	r2, #0
 800059c:	2300      	movs	r3, #0
 800059e:	0028      	movs	r0, r5
 80005a0:	0021      	movs	r1, r4
 80005a2:	f7ff ff57 	bl	8000454 <__aeabi_dcmplt>
 80005a6:	2800      	cmp	r0, #0
 80005a8:	d108      	bne.n	80005bc <__aeabi_d2lz+0x28>
 80005aa:	0028      	movs	r0, r5
 80005ac:	0021      	movs	r1, r4
 80005ae:	f000 f80f 	bl	80005d0 <__aeabi_d2ulz>
 80005b2:	0002      	movs	r2, r0
 80005b4:	000b      	movs	r3, r1
 80005b6:	0010      	movs	r0, r2
 80005b8:	0019      	movs	r1, r3
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	2380      	movs	r3, #128	; 0x80
 80005be:	061b      	lsls	r3, r3, #24
 80005c0:	18e1      	adds	r1, r4, r3
 80005c2:	0028      	movs	r0, r5
 80005c4:	f000 f804 	bl	80005d0 <__aeabi_d2ulz>
 80005c8:	2300      	movs	r3, #0
 80005ca:	4242      	negs	r2, r0
 80005cc:	418b      	sbcs	r3, r1
 80005ce:	e7f2      	b.n	80005b6 <__aeabi_d2lz+0x22>

080005d0 <__aeabi_d2ulz>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	2200      	movs	r2, #0
 80005d4:	4b0b      	ldr	r3, [pc, #44]	; (8000604 <__aeabi_d2ulz+0x34>)
 80005d6:	000d      	movs	r5, r1
 80005d8:	0004      	movs	r4, r0
 80005da:	f001 fc3b 	bl	8001e54 <__aeabi_dmul>
 80005de:	f7ff ffbb 	bl	8000558 <__aeabi_d2uiz>
 80005e2:	0006      	movs	r6, r0
 80005e4:	f002 fab8 	bl	8002b58 <__aeabi_ui2d>
 80005e8:	2200      	movs	r2, #0
 80005ea:	4b07      	ldr	r3, [pc, #28]	; (8000608 <__aeabi_d2ulz+0x38>)
 80005ec:	f001 fc32 	bl	8001e54 <__aeabi_dmul>
 80005f0:	0002      	movs	r2, r0
 80005f2:	000b      	movs	r3, r1
 80005f4:	0020      	movs	r0, r4
 80005f6:	0029      	movs	r1, r5
 80005f8:	f001 fe98 	bl	800232c <__aeabi_dsub>
 80005fc:	f7ff ffac 	bl	8000558 <__aeabi_d2uiz>
 8000600:	0031      	movs	r1, r6
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	3df00000 	.word	0x3df00000
 8000608:	41f00000 	.word	0x41f00000

0800060c <__aeabi_l2d>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	0006      	movs	r6, r0
 8000610:	0008      	movs	r0, r1
 8000612:	f002 fa71 	bl	8002af8 <__aeabi_i2d>
 8000616:	2200      	movs	r2, #0
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <__aeabi_l2d+0x28>)
 800061a:	f001 fc1b 	bl	8001e54 <__aeabi_dmul>
 800061e:	000d      	movs	r5, r1
 8000620:	0004      	movs	r4, r0
 8000622:	0030      	movs	r0, r6
 8000624:	f002 fa98 	bl	8002b58 <__aeabi_ui2d>
 8000628:	002b      	movs	r3, r5
 800062a:	0022      	movs	r2, r4
 800062c:	f000 fcd4 	bl	8000fd8 <__aeabi_dadd>
 8000630:	bd70      	pop	{r4, r5, r6, pc}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	41f00000 	.word	0x41f00000

08000638 <__udivmoddi4>:
 8000638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800063a:	4657      	mov	r7, sl
 800063c:	464e      	mov	r6, r9
 800063e:	4645      	mov	r5, r8
 8000640:	46de      	mov	lr, fp
 8000642:	b5e0      	push	{r5, r6, r7, lr}
 8000644:	0004      	movs	r4, r0
 8000646:	000d      	movs	r5, r1
 8000648:	4692      	mov	sl, r2
 800064a:	4699      	mov	r9, r3
 800064c:	b083      	sub	sp, #12
 800064e:	428b      	cmp	r3, r1
 8000650:	d830      	bhi.n	80006b4 <__udivmoddi4+0x7c>
 8000652:	d02d      	beq.n	80006b0 <__udivmoddi4+0x78>
 8000654:	4649      	mov	r1, r9
 8000656:	4650      	mov	r0, sl
 8000658:	f002 fb4a 	bl	8002cf0 <__clzdi2>
 800065c:	0029      	movs	r1, r5
 800065e:	0006      	movs	r6, r0
 8000660:	0020      	movs	r0, r4
 8000662:	f002 fb45 	bl	8002cf0 <__clzdi2>
 8000666:	1a33      	subs	r3, r6, r0
 8000668:	4698      	mov	r8, r3
 800066a:	3b20      	subs	r3, #32
 800066c:	469b      	mov	fp, r3
 800066e:	d433      	bmi.n	80006d8 <__udivmoddi4+0xa0>
 8000670:	465a      	mov	r2, fp
 8000672:	4653      	mov	r3, sl
 8000674:	4093      	lsls	r3, r2
 8000676:	4642      	mov	r2, r8
 8000678:	001f      	movs	r7, r3
 800067a:	4653      	mov	r3, sl
 800067c:	4093      	lsls	r3, r2
 800067e:	001e      	movs	r6, r3
 8000680:	42af      	cmp	r7, r5
 8000682:	d83a      	bhi.n	80006fa <__udivmoddi4+0xc2>
 8000684:	42af      	cmp	r7, r5
 8000686:	d100      	bne.n	800068a <__udivmoddi4+0x52>
 8000688:	e078      	b.n	800077c <__udivmoddi4+0x144>
 800068a:	465b      	mov	r3, fp
 800068c:	1ba4      	subs	r4, r4, r6
 800068e:	41bd      	sbcs	r5, r7
 8000690:	2b00      	cmp	r3, #0
 8000692:	da00      	bge.n	8000696 <__udivmoddi4+0x5e>
 8000694:	e075      	b.n	8000782 <__udivmoddi4+0x14a>
 8000696:	2200      	movs	r2, #0
 8000698:	2300      	movs	r3, #0
 800069a:	9200      	str	r2, [sp, #0]
 800069c:	9301      	str	r3, [sp, #4]
 800069e:	2301      	movs	r3, #1
 80006a0:	465a      	mov	r2, fp
 80006a2:	4093      	lsls	r3, r2
 80006a4:	9301      	str	r3, [sp, #4]
 80006a6:	2301      	movs	r3, #1
 80006a8:	4642      	mov	r2, r8
 80006aa:	4093      	lsls	r3, r2
 80006ac:	9300      	str	r3, [sp, #0]
 80006ae:	e028      	b.n	8000702 <__udivmoddi4+0xca>
 80006b0:	4282      	cmp	r2, r0
 80006b2:	d9cf      	bls.n	8000654 <__udivmoddi4+0x1c>
 80006b4:	2200      	movs	r2, #0
 80006b6:	2300      	movs	r3, #0
 80006b8:	9200      	str	r2, [sp, #0]
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <__udivmoddi4+0x8e>
 80006c2:	601c      	str	r4, [r3, #0]
 80006c4:	605d      	str	r5, [r3, #4]
 80006c6:	9800      	ldr	r0, [sp, #0]
 80006c8:	9901      	ldr	r1, [sp, #4]
 80006ca:	b003      	add	sp, #12
 80006cc:	bcf0      	pop	{r4, r5, r6, r7}
 80006ce:	46bb      	mov	fp, r7
 80006d0:	46b2      	mov	sl, r6
 80006d2:	46a9      	mov	r9, r5
 80006d4:	46a0      	mov	r8, r4
 80006d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d8:	4642      	mov	r2, r8
 80006da:	2320      	movs	r3, #32
 80006dc:	1a9b      	subs	r3, r3, r2
 80006de:	4652      	mov	r2, sl
 80006e0:	40da      	lsrs	r2, r3
 80006e2:	4641      	mov	r1, r8
 80006e4:	0013      	movs	r3, r2
 80006e6:	464a      	mov	r2, r9
 80006e8:	408a      	lsls	r2, r1
 80006ea:	0017      	movs	r7, r2
 80006ec:	4642      	mov	r2, r8
 80006ee:	431f      	orrs	r7, r3
 80006f0:	4653      	mov	r3, sl
 80006f2:	4093      	lsls	r3, r2
 80006f4:	001e      	movs	r6, r3
 80006f6:	42af      	cmp	r7, r5
 80006f8:	d9c4      	bls.n	8000684 <__udivmoddi4+0x4c>
 80006fa:	2200      	movs	r2, #0
 80006fc:	2300      	movs	r3, #0
 80006fe:	9200      	str	r2, [sp, #0]
 8000700:	9301      	str	r3, [sp, #4]
 8000702:	4643      	mov	r3, r8
 8000704:	2b00      	cmp	r3, #0
 8000706:	d0d9      	beq.n	80006bc <__udivmoddi4+0x84>
 8000708:	07fb      	lsls	r3, r7, #31
 800070a:	0872      	lsrs	r2, r6, #1
 800070c:	431a      	orrs	r2, r3
 800070e:	4646      	mov	r6, r8
 8000710:	087b      	lsrs	r3, r7, #1
 8000712:	e00e      	b.n	8000732 <__udivmoddi4+0xfa>
 8000714:	42ab      	cmp	r3, r5
 8000716:	d101      	bne.n	800071c <__udivmoddi4+0xe4>
 8000718:	42a2      	cmp	r2, r4
 800071a:	d80c      	bhi.n	8000736 <__udivmoddi4+0xfe>
 800071c:	1aa4      	subs	r4, r4, r2
 800071e:	419d      	sbcs	r5, r3
 8000720:	2001      	movs	r0, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2100      	movs	r1, #0
 8000728:	3e01      	subs	r6, #1
 800072a:	1824      	adds	r4, r4, r0
 800072c:	414d      	adcs	r5, r1
 800072e:	2e00      	cmp	r6, #0
 8000730:	d006      	beq.n	8000740 <__udivmoddi4+0x108>
 8000732:	42ab      	cmp	r3, r5
 8000734:	d9ee      	bls.n	8000714 <__udivmoddi4+0xdc>
 8000736:	3e01      	subs	r6, #1
 8000738:	1924      	adds	r4, r4, r4
 800073a:	416d      	adcs	r5, r5
 800073c:	2e00      	cmp	r6, #0
 800073e:	d1f8      	bne.n	8000732 <__udivmoddi4+0xfa>
 8000740:	9800      	ldr	r0, [sp, #0]
 8000742:	9901      	ldr	r1, [sp, #4]
 8000744:	465b      	mov	r3, fp
 8000746:	1900      	adds	r0, r0, r4
 8000748:	4169      	adcs	r1, r5
 800074a:	2b00      	cmp	r3, #0
 800074c:	db24      	blt.n	8000798 <__udivmoddi4+0x160>
 800074e:	002b      	movs	r3, r5
 8000750:	465a      	mov	r2, fp
 8000752:	4644      	mov	r4, r8
 8000754:	40d3      	lsrs	r3, r2
 8000756:	002a      	movs	r2, r5
 8000758:	40e2      	lsrs	r2, r4
 800075a:	001c      	movs	r4, r3
 800075c:	465b      	mov	r3, fp
 800075e:	0015      	movs	r5, r2
 8000760:	2b00      	cmp	r3, #0
 8000762:	db2a      	blt.n	80007ba <__udivmoddi4+0x182>
 8000764:	0026      	movs	r6, r4
 8000766:	409e      	lsls	r6, r3
 8000768:	0033      	movs	r3, r6
 800076a:	0026      	movs	r6, r4
 800076c:	4647      	mov	r7, r8
 800076e:	40be      	lsls	r6, r7
 8000770:	0032      	movs	r2, r6
 8000772:	1a80      	subs	r0, r0, r2
 8000774:	4199      	sbcs	r1, r3
 8000776:	9000      	str	r0, [sp, #0]
 8000778:	9101      	str	r1, [sp, #4]
 800077a:	e79f      	b.n	80006bc <__udivmoddi4+0x84>
 800077c:	42a3      	cmp	r3, r4
 800077e:	d8bc      	bhi.n	80006fa <__udivmoddi4+0xc2>
 8000780:	e783      	b.n	800068a <__udivmoddi4+0x52>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	2100      	movs	r1, #0
 8000788:	1a9b      	subs	r3, r3, r2
 800078a:	2200      	movs	r2, #0
 800078c:	9100      	str	r1, [sp, #0]
 800078e:	9201      	str	r2, [sp, #4]
 8000790:	2201      	movs	r2, #1
 8000792:	40da      	lsrs	r2, r3
 8000794:	9201      	str	r2, [sp, #4]
 8000796:	e786      	b.n	80006a6 <__udivmoddi4+0x6e>
 8000798:	4642      	mov	r2, r8
 800079a:	2320      	movs	r3, #32
 800079c:	1a9b      	subs	r3, r3, r2
 800079e:	002a      	movs	r2, r5
 80007a0:	4646      	mov	r6, r8
 80007a2:	409a      	lsls	r2, r3
 80007a4:	0023      	movs	r3, r4
 80007a6:	40f3      	lsrs	r3, r6
 80007a8:	4644      	mov	r4, r8
 80007aa:	4313      	orrs	r3, r2
 80007ac:	002a      	movs	r2, r5
 80007ae:	40e2      	lsrs	r2, r4
 80007b0:	001c      	movs	r4, r3
 80007b2:	465b      	mov	r3, fp
 80007b4:	0015      	movs	r5, r2
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	dad4      	bge.n	8000764 <__udivmoddi4+0x12c>
 80007ba:	4642      	mov	r2, r8
 80007bc:	002f      	movs	r7, r5
 80007be:	2320      	movs	r3, #32
 80007c0:	0026      	movs	r6, r4
 80007c2:	4097      	lsls	r7, r2
 80007c4:	1a9b      	subs	r3, r3, r2
 80007c6:	40de      	lsrs	r6, r3
 80007c8:	003b      	movs	r3, r7
 80007ca:	4333      	orrs	r3, r6
 80007cc:	e7cd      	b.n	800076a <__udivmoddi4+0x132>
 80007ce:	46c0      	nop			; (mov r8, r8)

080007d0 <__aeabi_fadd>:
 80007d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007d2:	46c6      	mov	lr, r8
 80007d4:	0243      	lsls	r3, r0, #9
 80007d6:	0a5b      	lsrs	r3, r3, #9
 80007d8:	024e      	lsls	r6, r1, #9
 80007da:	0045      	lsls	r5, r0, #1
 80007dc:	004f      	lsls	r7, r1, #1
 80007de:	00da      	lsls	r2, r3, #3
 80007e0:	0fc4      	lsrs	r4, r0, #31
 80007e2:	469c      	mov	ip, r3
 80007e4:	0a70      	lsrs	r0, r6, #9
 80007e6:	4690      	mov	r8, r2
 80007e8:	b500      	push	{lr}
 80007ea:	0e2d      	lsrs	r5, r5, #24
 80007ec:	0e3f      	lsrs	r7, r7, #24
 80007ee:	0fc9      	lsrs	r1, r1, #31
 80007f0:	09b6      	lsrs	r6, r6, #6
 80007f2:	428c      	cmp	r4, r1
 80007f4:	d04b      	beq.n	800088e <__aeabi_fadd+0xbe>
 80007f6:	1bea      	subs	r2, r5, r7
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	dd36      	ble.n	800086a <__aeabi_fadd+0x9a>
 80007fc:	2f00      	cmp	r7, #0
 80007fe:	d061      	beq.n	80008c4 <__aeabi_fadd+0xf4>
 8000800:	2dff      	cmp	r5, #255	; 0xff
 8000802:	d100      	bne.n	8000806 <__aeabi_fadd+0x36>
 8000804:	e0ad      	b.n	8000962 <__aeabi_fadd+0x192>
 8000806:	2380      	movs	r3, #128	; 0x80
 8000808:	04db      	lsls	r3, r3, #19
 800080a:	431e      	orrs	r6, r3
 800080c:	2a1b      	cmp	r2, #27
 800080e:	dc00      	bgt.n	8000812 <__aeabi_fadd+0x42>
 8000810:	e0d3      	b.n	80009ba <__aeabi_fadd+0x1ea>
 8000812:	2001      	movs	r0, #1
 8000814:	4643      	mov	r3, r8
 8000816:	1a18      	subs	r0, r3, r0
 8000818:	0143      	lsls	r3, r0, #5
 800081a:	d400      	bmi.n	800081e <__aeabi_fadd+0x4e>
 800081c:	e08c      	b.n	8000938 <__aeabi_fadd+0x168>
 800081e:	0180      	lsls	r0, r0, #6
 8000820:	0987      	lsrs	r7, r0, #6
 8000822:	0038      	movs	r0, r7
 8000824:	f002 fa46 	bl	8002cb4 <__clzsi2>
 8000828:	3805      	subs	r0, #5
 800082a:	4087      	lsls	r7, r0
 800082c:	4285      	cmp	r5, r0
 800082e:	dc00      	bgt.n	8000832 <__aeabi_fadd+0x62>
 8000830:	e0b6      	b.n	80009a0 <__aeabi_fadd+0x1d0>
 8000832:	1a2d      	subs	r5, r5, r0
 8000834:	48b3      	ldr	r0, [pc, #716]	; (8000b04 <__aeabi_fadd+0x334>)
 8000836:	4038      	ands	r0, r7
 8000838:	0743      	lsls	r3, r0, #29
 800083a:	d004      	beq.n	8000846 <__aeabi_fadd+0x76>
 800083c:	230f      	movs	r3, #15
 800083e:	4003      	ands	r3, r0
 8000840:	2b04      	cmp	r3, #4
 8000842:	d000      	beq.n	8000846 <__aeabi_fadd+0x76>
 8000844:	3004      	adds	r0, #4
 8000846:	0143      	lsls	r3, r0, #5
 8000848:	d400      	bmi.n	800084c <__aeabi_fadd+0x7c>
 800084a:	e078      	b.n	800093e <__aeabi_fadd+0x16e>
 800084c:	1c6a      	adds	r2, r5, #1
 800084e:	2dfe      	cmp	r5, #254	; 0xfe
 8000850:	d065      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000852:	0180      	lsls	r0, r0, #6
 8000854:	0a43      	lsrs	r3, r0, #9
 8000856:	469c      	mov	ip, r3
 8000858:	b2d2      	uxtb	r2, r2
 800085a:	4663      	mov	r3, ip
 800085c:	05d0      	lsls	r0, r2, #23
 800085e:	4318      	orrs	r0, r3
 8000860:	07e4      	lsls	r4, r4, #31
 8000862:	4320      	orrs	r0, r4
 8000864:	bc80      	pop	{r7}
 8000866:	46b8      	mov	r8, r7
 8000868:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800086a:	2a00      	cmp	r2, #0
 800086c:	d035      	beq.n	80008da <__aeabi_fadd+0x10a>
 800086e:	1b7a      	subs	r2, r7, r5
 8000870:	2d00      	cmp	r5, #0
 8000872:	d000      	beq.n	8000876 <__aeabi_fadd+0xa6>
 8000874:	e0af      	b.n	80009d6 <__aeabi_fadd+0x206>
 8000876:	4643      	mov	r3, r8
 8000878:	2b00      	cmp	r3, #0
 800087a:	d100      	bne.n	800087e <__aeabi_fadd+0xae>
 800087c:	e0a7      	b.n	80009ce <__aeabi_fadd+0x1fe>
 800087e:	1e53      	subs	r3, r2, #1
 8000880:	2a01      	cmp	r2, #1
 8000882:	d100      	bne.n	8000886 <__aeabi_fadd+0xb6>
 8000884:	e12f      	b.n	8000ae6 <__aeabi_fadd+0x316>
 8000886:	2aff      	cmp	r2, #255	; 0xff
 8000888:	d069      	beq.n	800095e <__aeabi_fadd+0x18e>
 800088a:	001a      	movs	r2, r3
 800088c:	e0aa      	b.n	80009e4 <__aeabi_fadd+0x214>
 800088e:	1be9      	subs	r1, r5, r7
 8000890:	2900      	cmp	r1, #0
 8000892:	dd70      	ble.n	8000976 <__aeabi_fadd+0x1a6>
 8000894:	2f00      	cmp	r7, #0
 8000896:	d037      	beq.n	8000908 <__aeabi_fadd+0x138>
 8000898:	2dff      	cmp	r5, #255	; 0xff
 800089a:	d062      	beq.n	8000962 <__aeabi_fadd+0x192>
 800089c:	2380      	movs	r3, #128	; 0x80
 800089e:	04db      	lsls	r3, r3, #19
 80008a0:	431e      	orrs	r6, r3
 80008a2:	291b      	cmp	r1, #27
 80008a4:	dc00      	bgt.n	80008a8 <__aeabi_fadd+0xd8>
 80008a6:	e0b0      	b.n	8000a0a <__aeabi_fadd+0x23a>
 80008a8:	2001      	movs	r0, #1
 80008aa:	4440      	add	r0, r8
 80008ac:	0143      	lsls	r3, r0, #5
 80008ae:	d543      	bpl.n	8000938 <__aeabi_fadd+0x168>
 80008b0:	3501      	adds	r5, #1
 80008b2:	2dff      	cmp	r5, #255	; 0xff
 80008b4:	d033      	beq.n	800091e <__aeabi_fadd+0x14e>
 80008b6:	2301      	movs	r3, #1
 80008b8:	4a93      	ldr	r2, [pc, #588]	; (8000b08 <__aeabi_fadd+0x338>)
 80008ba:	4003      	ands	r3, r0
 80008bc:	0840      	lsrs	r0, r0, #1
 80008be:	4010      	ands	r0, r2
 80008c0:	4318      	orrs	r0, r3
 80008c2:	e7b9      	b.n	8000838 <__aeabi_fadd+0x68>
 80008c4:	2e00      	cmp	r6, #0
 80008c6:	d100      	bne.n	80008ca <__aeabi_fadd+0xfa>
 80008c8:	e083      	b.n	80009d2 <__aeabi_fadd+0x202>
 80008ca:	1e51      	subs	r1, r2, #1
 80008cc:	2a01      	cmp	r2, #1
 80008ce:	d100      	bne.n	80008d2 <__aeabi_fadd+0x102>
 80008d0:	e0d8      	b.n	8000a84 <__aeabi_fadd+0x2b4>
 80008d2:	2aff      	cmp	r2, #255	; 0xff
 80008d4:	d045      	beq.n	8000962 <__aeabi_fadd+0x192>
 80008d6:	000a      	movs	r2, r1
 80008d8:	e798      	b.n	800080c <__aeabi_fadd+0x3c>
 80008da:	27fe      	movs	r7, #254	; 0xfe
 80008dc:	1c6a      	adds	r2, r5, #1
 80008de:	4217      	tst	r7, r2
 80008e0:	d000      	beq.n	80008e4 <__aeabi_fadd+0x114>
 80008e2:	e086      	b.n	80009f2 <__aeabi_fadd+0x222>
 80008e4:	2d00      	cmp	r5, #0
 80008e6:	d000      	beq.n	80008ea <__aeabi_fadd+0x11a>
 80008e8:	e0b7      	b.n	8000a5a <__aeabi_fadd+0x28a>
 80008ea:	4643      	mov	r3, r8
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d100      	bne.n	80008f2 <__aeabi_fadd+0x122>
 80008f0:	e0f3      	b.n	8000ada <__aeabi_fadd+0x30a>
 80008f2:	2200      	movs	r2, #0
 80008f4:	2e00      	cmp	r6, #0
 80008f6:	d0b0      	beq.n	800085a <__aeabi_fadd+0x8a>
 80008f8:	1b98      	subs	r0, r3, r6
 80008fa:	0143      	lsls	r3, r0, #5
 80008fc:	d400      	bmi.n	8000900 <__aeabi_fadd+0x130>
 80008fe:	e0fa      	b.n	8000af6 <__aeabi_fadd+0x326>
 8000900:	4643      	mov	r3, r8
 8000902:	000c      	movs	r4, r1
 8000904:	1af0      	subs	r0, r6, r3
 8000906:	e797      	b.n	8000838 <__aeabi_fadd+0x68>
 8000908:	2e00      	cmp	r6, #0
 800090a:	d100      	bne.n	800090e <__aeabi_fadd+0x13e>
 800090c:	e0c8      	b.n	8000aa0 <__aeabi_fadd+0x2d0>
 800090e:	1e4a      	subs	r2, r1, #1
 8000910:	2901      	cmp	r1, #1
 8000912:	d100      	bne.n	8000916 <__aeabi_fadd+0x146>
 8000914:	e0ae      	b.n	8000a74 <__aeabi_fadd+0x2a4>
 8000916:	29ff      	cmp	r1, #255	; 0xff
 8000918:	d023      	beq.n	8000962 <__aeabi_fadd+0x192>
 800091a:	0011      	movs	r1, r2
 800091c:	e7c1      	b.n	80008a2 <__aeabi_fadd+0xd2>
 800091e:	2300      	movs	r3, #0
 8000920:	22ff      	movs	r2, #255	; 0xff
 8000922:	469c      	mov	ip, r3
 8000924:	e799      	b.n	800085a <__aeabi_fadd+0x8a>
 8000926:	21fe      	movs	r1, #254	; 0xfe
 8000928:	1c6a      	adds	r2, r5, #1
 800092a:	4211      	tst	r1, r2
 800092c:	d077      	beq.n	8000a1e <__aeabi_fadd+0x24e>
 800092e:	2aff      	cmp	r2, #255	; 0xff
 8000930:	d0f5      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000932:	0015      	movs	r5, r2
 8000934:	4446      	add	r6, r8
 8000936:	0870      	lsrs	r0, r6, #1
 8000938:	0743      	lsls	r3, r0, #29
 800093a:	d000      	beq.n	800093e <__aeabi_fadd+0x16e>
 800093c:	e77e      	b.n	800083c <__aeabi_fadd+0x6c>
 800093e:	08c3      	lsrs	r3, r0, #3
 8000940:	2dff      	cmp	r5, #255	; 0xff
 8000942:	d00e      	beq.n	8000962 <__aeabi_fadd+0x192>
 8000944:	025b      	lsls	r3, r3, #9
 8000946:	0a5b      	lsrs	r3, r3, #9
 8000948:	469c      	mov	ip, r3
 800094a:	b2ea      	uxtb	r2, r5
 800094c:	e785      	b.n	800085a <__aeabi_fadd+0x8a>
 800094e:	2e00      	cmp	r6, #0
 8000950:	d007      	beq.n	8000962 <__aeabi_fadd+0x192>
 8000952:	2280      	movs	r2, #128	; 0x80
 8000954:	03d2      	lsls	r2, r2, #15
 8000956:	4213      	tst	r3, r2
 8000958:	d003      	beq.n	8000962 <__aeabi_fadd+0x192>
 800095a:	4210      	tst	r0, r2
 800095c:	d101      	bne.n	8000962 <__aeabi_fadd+0x192>
 800095e:	000c      	movs	r4, r1
 8000960:	0003      	movs	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d0db      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000966:	2080      	movs	r0, #128	; 0x80
 8000968:	03c0      	lsls	r0, r0, #15
 800096a:	4318      	orrs	r0, r3
 800096c:	0240      	lsls	r0, r0, #9
 800096e:	0a43      	lsrs	r3, r0, #9
 8000970:	469c      	mov	ip, r3
 8000972:	22ff      	movs	r2, #255	; 0xff
 8000974:	e771      	b.n	800085a <__aeabi_fadd+0x8a>
 8000976:	2900      	cmp	r1, #0
 8000978:	d0d5      	beq.n	8000926 <__aeabi_fadd+0x156>
 800097a:	1b7a      	subs	r2, r7, r5
 800097c:	2d00      	cmp	r5, #0
 800097e:	d160      	bne.n	8000a42 <__aeabi_fadd+0x272>
 8000980:	4643      	mov	r3, r8
 8000982:	2b00      	cmp	r3, #0
 8000984:	d024      	beq.n	80009d0 <__aeabi_fadd+0x200>
 8000986:	1e53      	subs	r3, r2, #1
 8000988:	2a01      	cmp	r2, #1
 800098a:	d073      	beq.n	8000a74 <__aeabi_fadd+0x2a4>
 800098c:	2aff      	cmp	r2, #255	; 0xff
 800098e:	d0e7      	beq.n	8000960 <__aeabi_fadd+0x190>
 8000990:	001a      	movs	r2, r3
 8000992:	2a1b      	cmp	r2, #27
 8000994:	dc00      	bgt.n	8000998 <__aeabi_fadd+0x1c8>
 8000996:	e085      	b.n	8000aa4 <__aeabi_fadd+0x2d4>
 8000998:	2001      	movs	r0, #1
 800099a:	003d      	movs	r5, r7
 800099c:	1980      	adds	r0, r0, r6
 800099e:	e785      	b.n	80008ac <__aeabi_fadd+0xdc>
 80009a0:	2320      	movs	r3, #32
 80009a2:	003a      	movs	r2, r7
 80009a4:	1b45      	subs	r5, r0, r5
 80009a6:	0038      	movs	r0, r7
 80009a8:	3501      	adds	r5, #1
 80009aa:	40ea      	lsrs	r2, r5
 80009ac:	1b5d      	subs	r5, r3, r5
 80009ae:	40a8      	lsls	r0, r5
 80009b0:	1e43      	subs	r3, r0, #1
 80009b2:	4198      	sbcs	r0, r3
 80009b4:	2500      	movs	r5, #0
 80009b6:	4310      	orrs	r0, r2
 80009b8:	e73e      	b.n	8000838 <__aeabi_fadd+0x68>
 80009ba:	2320      	movs	r3, #32
 80009bc:	0030      	movs	r0, r6
 80009be:	1a9b      	subs	r3, r3, r2
 80009c0:	0031      	movs	r1, r6
 80009c2:	4098      	lsls	r0, r3
 80009c4:	40d1      	lsrs	r1, r2
 80009c6:	1e43      	subs	r3, r0, #1
 80009c8:	4198      	sbcs	r0, r3
 80009ca:	4308      	orrs	r0, r1
 80009cc:	e722      	b.n	8000814 <__aeabi_fadd+0x44>
 80009ce:	000c      	movs	r4, r1
 80009d0:	0003      	movs	r3, r0
 80009d2:	0015      	movs	r5, r2
 80009d4:	e7b4      	b.n	8000940 <__aeabi_fadd+0x170>
 80009d6:	2fff      	cmp	r7, #255	; 0xff
 80009d8:	d0c1      	beq.n	800095e <__aeabi_fadd+0x18e>
 80009da:	2380      	movs	r3, #128	; 0x80
 80009dc:	4640      	mov	r0, r8
 80009de:	04db      	lsls	r3, r3, #19
 80009e0:	4318      	orrs	r0, r3
 80009e2:	4680      	mov	r8, r0
 80009e4:	2a1b      	cmp	r2, #27
 80009e6:	dd51      	ble.n	8000a8c <__aeabi_fadd+0x2bc>
 80009e8:	2001      	movs	r0, #1
 80009ea:	000c      	movs	r4, r1
 80009ec:	003d      	movs	r5, r7
 80009ee:	1a30      	subs	r0, r6, r0
 80009f0:	e712      	b.n	8000818 <__aeabi_fadd+0x48>
 80009f2:	4643      	mov	r3, r8
 80009f4:	1b9f      	subs	r7, r3, r6
 80009f6:	017b      	lsls	r3, r7, #5
 80009f8:	d42b      	bmi.n	8000a52 <__aeabi_fadd+0x282>
 80009fa:	2f00      	cmp	r7, #0
 80009fc:	d000      	beq.n	8000a00 <__aeabi_fadd+0x230>
 80009fe:	e710      	b.n	8000822 <__aeabi_fadd+0x52>
 8000a00:	2300      	movs	r3, #0
 8000a02:	2400      	movs	r4, #0
 8000a04:	2200      	movs	r2, #0
 8000a06:	469c      	mov	ip, r3
 8000a08:	e727      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a0a:	2320      	movs	r3, #32
 8000a0c:	0032      	movs	r2, r6
 8000a0e:	0030      	movs	r0, r6
 8000a10:	40ca      	lsrs	r2, r1
 8000a12:	1a59      	subs	r1, r3, r1
 8000a14:	4088      	lsls	r0, r1
 8000a16:	1e43      	subs	r3, r0, #1
 8000a18:	4198      	sbcs	r0, r3
 8000a1a:	4310      	orrs	r0, r2
 8000a1c:	e745      	b.n	80008aa <__aeabi_fadd+0xda>
 8000a1e:	2d00      	cmp	r5, #0
 8000a20:	d14a      	bne.n	8000ab8 <__aeabi_fadd+0x2e8>
 8000a22:	4643      	mov	r3, r8
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d063      	beq.n	8000af0 <__aeabi_fadd+0x320>
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2e00      	cmp	r6, #0
 8000a2c:	d100      	bne.n	8000a30 <__aeabi_fadd+0x260>
 8000a2e:	e714      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a30:	0030      	movs	r0, r6
 8000a32:	4440      	add	r0, r8
 8000a34:	0143      	lsls	r3, r0, #5
 8000a36:	d400      	bmi.n	8000a3a <__aeabi_fadd+0x26a>
 8000a38:	e77e      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a3a:	4b32      	ldr	r3, [pc, #200]	; (8000b04 <__aeabi_fadd+0x334>)
 8000a3c:	3501      	adds	r5, #1
 8000a3e:	4018      	ands	r0, r3
 8000a40:	e77a      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a42:	2fff      	cmp	r7, #255	; 0xff
 8000a44:	d08c      	beq.n	8000960 <__aeabi_fadd+0x190>
 8000a46:	2380      	movs	r3, #128	; 0x80
 8000a48:	4641      	mov	r1, r8
 8000a4a:	04db      	lsls	r3, r3, #19
 8000a4c:	4319      	orrs	r1, r3
 8000a4e:	4688      	mov	r8, r1
 8000a50:	e79f      	b.n	8000992 <__aeabi_fadd+0x1c2>
 8000a52:	4643      	mov	r3, r8
 8000a54:	000c      	movs	r4, r1
 8000a56:	1af7      	subs	r7, r6, r3
 8000a58:	e6e3      	b.n	8000822 <__aeabi_fadd+0x52>
 8000a5a:	4642      	mov	r2, r8
 8000a5c:	2a00      	cmp	r2, #0
 8000a5e:	d000      	beq.n	8000a62 <__aeabi_fadd+0x292>
 8000a60:	e775      	b.n	800094e <__aeabi_fadd+0x17e>
 8000a62:	2e00      	cmp	r6, #0
 8000a64:	d000      	beq.n	8000a68 <__aeabi_fadd+0x298>
 8000a66:	e77a      	b.n	800095e <__aeabi_fadd+0x18e>
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	03db      	lsls	r3, r3, #15
 8000a6c:	2400      	movs	r4, #0
 8000a6e:	469c      	mov	ip, r3
 8000a70:	22ff      	movs	r2, #255	; 0xff
 8000a72:	e6f2      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a74:	0030      	movs	r0, r6
 8000a76:	4440      	add	r0, r8
 8000a78:	2501      	movs	r5, #1
 8000a7a:	0143      	lsls	r3, r0, #5
 8000a7c:	d400      	bmi.n	8000a80 <__aeabi_fadd+0x2b0>
 8000a7e:	e75b      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a80:	2502      	movs	r5, #2
 8000a82:	e718      	b.n	80008b6 <__aeabi_fadd+0xe6>
 8000a84:	4643      	mov	r3, r8
 8000a86:	2501      	movs	r5, #1
 8000a88:	1b98      	subs	r0, r3, r6
 8000a8a:	e6c5      	b.n	8000818 <__aeabi_fadd+0x48>
 8000a8c:	2320      	movs	r3, #32
 8000a8e:	4644      	mov	r4, r8
 8000a90:	4640      	mov	r0, r8
 8000a92:	40d4      	lsrs	r4, r2
 8000a94:	1a9a      	subs	r2, r3, r2
 8000a96:	4090      	lsls	r0, r2
 8000a98:	1e43      	subs	r3, r0, #1
 8000a9a:	4198      	sbcs	r0, r3
 8000a9c:	4320      	orrs	r0, r4
 8000a9e:	e7a4      	b.n	80009ea <__aeabi_fadd+0x21a>
 8000aa0:	000d      	movs	r5, r1
 8000aa2:	e74d      	b.n	8000940 <__aeabi_fadd+0x170>
 8000aa4:	2320      	movs	r3, #32
 8000aa6:	4641      	mov	r1, r8
 8000aa8:	4640      	mov	r0, r8
 8000aaa:	40d1      	lsrs	r1, r2
 8000aac:	1a9a      	subs	r2, r3, r2
 8000aae:	4090      	lsls	r0, r2
 8000ab0:	1e43      	subs	r3, r0, #1
 8000ab2:	4198      	sbcs	r0, r3
 8000ab4:	4308      	orrs	r0, r1
 8000ab6:	e770      	b.n	800099a <__aeabi_fadd+0x1ca>
 8000ab8:	4642      	mov	r2, r8
 8000aba:	2a00      	cmp	r2, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fadd+0x2f0>
 8000abe:	e74f      	b.n	8000960 <__aeabi_fadd+0x190>
 8000ac0:	2e00      	cmp	r6, #0
 8000ac2:	d100      	bne.n	8000ac6 <__aeabi_fadd+0x2f6>
 8000ac4:	e74d      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ac6:	2280      	movs	r2, #128	; 0x80
 8000ac8:	03d2      	lsls	r2, r2, #15
 8000aca:	4213      	tst	r3, r2
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fadd+0x300>
 8000ace:	e748      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ad0:	4210      	tst	r0, r2
 8000ad2:	d000      	beq.n	8000ad6 <__aeabi_fadd+0x306>
 8000ad4:	e745      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ad6:	0003      	movs	r3, r0
 8000ad8:	e743      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ada:	2e00      	cmp	r6, #0
 8000adc:	d090      	beq.n	8000a00 <__aeabi_fadd+0x230>
 8000ade:	000c      	movs	r4, r1
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	e6b9      	b.n	800085a <__aeabi_fadd+0x8a>
 8000ae6:	4643      	mov	r3, r8
 8000ae8:	000c      	movs	r4, r1
 8000aea:	1af0      	subs	r0, r6, r3
 8000aec:	3501      	adds	r5, #1
 8000aee:	e693      	b.n	8000818 <__aeabi_fadd+0x48>
 8000af0:	4684      	mov	ip, r0
 8000af2:	2200      	movs	r2, #0
 8000af4:	e6b1      	b.n	800085a <__aeabi_fadd+0x8a>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	d000      	beq.n	8000afc <__aeabi_fadd+0x32c>
 8000afa:	e71d      	b.n	8000938 <__aeabi_fadd+0x168>
 8000afc:	2300      	movs	r3, #0
 8000afe:	2400      	movs	r4, #0
 8000b00:	469c      	mov	ip, r3
 8000b02:	e6aa      	b.n	800085a <__aeabi_fadd+0x8a>
 8000b04:	fbffffff 	.word	0xfbffffff
 8000b08:	7dffffff 	.word	0x7dffffff

08000b0c <__eqsf2>:
 8000b0c:	b570      	push	{r4, r5, r6, lr}
 8000b0e:	0042      	lsls	r2, r0, #1
 8000b10:	0245      	lsls	r5, r0, #9
 8000b12:	024e      	lsls	r6, r1, #9
 8000b14:	004c      	lsls	r4, r1, #1
 8000b16:	0fc3      	lsrs	r3, r0, #31
 8000b18:	0a6d      	lsrs	r5, r5, #9
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	0e12      	lsrs	r2, r2, #24
 8000b1e:	0a76      	lsrs	r6, r6, #9
 8000b20:	0e24      	lsrs	r4, r4, #24
 8000b22:	0fc9      	lsrs	r1, r1, #31
 8000b24:	2aff      	cmp	r2, #255	; 0xff
 8000b26:	d006      	beq.n	8000b36 <__eqsf2+0x2a>
 8000b28:	2cff      	cmp	r4, #255	; 0xff
 8000b2a:	d003      	beq.n	8000b34 <__eqsf2+0x28>
 8000b2c:	42a2      	cmp	r2, r4
 8000b2e:	d101      	bne.n	8000b34 <__eqsf2+0x28>
 8000b30:	42b5      	cmp	r5, r6
 8000b32:	d006      	beq.n	8000b42 <__eqsf2+0x36>
 8000b34:	bd70      	pop	{r4, r5, r6, pc}
 8000b36:	2d00      	cmp	r5, #0
 8000b38:	d1fc      	bne.n	8000b34 <__eqsf2+0x28>
 8000b3a:	2cff      	cmp	r4, #255	; 0xff
 8000b3c:	d1fa      	bne.n	8000b34 <__eqsf2+0x28>
 8000b3e:	2e00      	cmp	r6, #0
 8000b40:	d1f8      	bne.n	8000b34 <__eqsf2+0x28>
 8000b42:	428b      	cmp	r3, r1
 8000b44:	d006      	beq.n	8000b54 <__eqsf2+0x48>
 8000b46:	2001      	movs	r0, #1
 8000b48:	2a00      	cmp	r2, #0
 8000b4a:	d1f3      	bne.n	8000b34 <__eqsf2+0x28>
 8000b4c:	0028      	movs	r0, r5
 8000b4e:	1e43      	subs	r3, r0, #1
 8000b50:	4198      	sbcs	r0, r3
 8000b52:	e7ef      	b.n	8000b34 <__eqsf2+0x28>
 8000b54:	2000      	movs	r0, #0
 8000b56:	e7ed      	b.n	8000b34 <__eqsf2+0x28>

08000b58 <__gesf2>:
 8000b58:	b570      	push	{r4, r5, r6, lr}
 8000b5a:	0042      	lsls	r2, r0, #1
 8000b5c:	0245      	lsls	r5, r0, #9
 8000b5e:	024e      	lsls	r6, r1, #9
 8000b60:	004c      	lsls	r4, r1, #1
 8000b62:	0fc3      	lsrs	r3, r0, #31
 8000b64:	0a6d      	lsrs	r5, r5, #9
 8000b66:	0e12      	lsrs	r2, r2, #24
 8000b68:	0a76      	lsrs	r6, r6, #9
 8000b6a:	0e24      	lsrs	r4, r4, #24
 8000b6c:	0fc8      	lsrs	r0, r1, #31
 8000b6e:	2aff      	cmp	r2, #255	; 0xff
 8000b70:	d01b      	beq.n	8000baa <__gesf2+0x52>
 8000b72:	2cff      	cmp	r4, #255	; 0xff
 8000b74:	d00e      	beq.n	8000b94 <__gesf2+0x3c>
 8000b76:	2a00      	cmp	r2, #0
 8000b78:	d11b      	bne.n	8000bb2 <__gesf2+0x5a>
 8000b7a:	2c00      	cmp	r4, #0
 8000b7c:	d101      	bne.n	8000b82 <__gesf2+0x2a>
 8000b7e:	2e00      	cmp	r6, #0
 8000b80:	d01c      	beq.n	8000bbc <__gesf2+0x64>
 8000b82:	2d00      	cmp	r5, #0
 8000b84:	d00c      	beq.n	8000ba0 <__gesf2+0x48>
 8000b86:	4283      	cmp	r3, r0
 8000b88:	d01c      	beq.n	8000bc4 <__gesf2+0x6c>
 8000b8a:	2102      	movs	r1, #2
 8000b8c:	1e58      	subs	r0, r3, #1
 8000b8e:	4008      	ands	r0, r1
 8000b90:	3801      	subs	r0, #1
 8000b92:	bd70      	pop	{r4, r5, r6, pc}
 8000b94:	2e00      	cmp	r6, #0
 8000b96:	d122      	bne.n	8000bde <__gesf2+0x86>
 8000b98:	2a00      	cmp	r2, #0
 8000b9a:	d1f4      	bne.n	8000b86 <__gesf2+0x2e>
 8000b9c:	2d00      	cmp	r5, #0
 8000b9e:	d1f2      	bne.n	8000b86 <__gesf2+0x2e>
 8000ba0:	2800      	cmp	r0, #0
 8000ba2:	d1f6      	bne.n	8000b92 <__gesf2+0x3a>
 8000ba4:	2001      	movs	r0, #1
 8000ba6:	4240      	negs	r0, r0
 8000ba8:	e7f3      	b.n	8000b92 <__gesf2+0x3a>
 8000baa:	2d00      	cmp	r5, #0
 8000bac:	d117      	bne.n	8000bde <__gesf2+0x86>
 8000bae:	2cff      	cmp	r4, #255	; 0xff
 8000bb0:	d0f0      	beq.n	8000b94 <__gesf2+0x3c>
 8000bb2:	2c00      	cmp	r4, #0
 8000bb4:	d1e7      	bne.n	8000b86 <__gesf2+0x2e>
 8000bb6:	2e00      	cmp	r6, #0
 8000bb8:	d1e5      	bne.n	8000b86 <__gesf2+0x2e>
 8000bba:	e7e6      	b.n	8000b8a <__gesf2+0x32>
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	2d00      	cmp	r5, #0
 8000bc0:	d0e7      	beq.n	8000b92 <__gesf2+0x3a>
 8000bc2:	e7e2      	b.n	8000b8a <__gesf2+0x32>
 8000bc4:	42a2      	cmp	r2, r4
 8000bc6:	dc05      	bgt.n	8000bd4 <__gesf2+0x7c>
 8000bc8:	dbea      	blt.n	8000ba0 <__gesf2+0x48>
 8000bca:	42b5      	cmp	r5, r6
 8000bcc:	d802      	bhi.n	8000bd4 <__gesf2+0x7c>
 8000bce:	d3e7      	bcc.n	8000ba0 <__gesf2+0x48>
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	e7de      	b.n	8000b92 <__gesf2+0x3a>
 8000bd4:	4243      	negs	r3, r0
 8000bd6:	4158      	adcs	r0, r3
 8000bd8:	0040      	lsls	r0, r0, #1
 8000bda:	3801      	subs	r0, #1
 8000bdc:	e7d9      	b.n	8000b92 <__gesf2+0x3a>
 8000bde:	2002      	movs	r0, #2
 8000be0:	4240      	negs	r0, r0
 8000be2:	e7d6      	b.n	8000b92 <__gesf2+0x3a>

08000be4 <__lesf2>:
 8000be4:	b570      	push	{r4, r5, r6, lr}
 8000be6:	0042      	lsls	r2, r0, #1
 8000be8:	0245      	lsls	r5, r0, #9
 8000bea:	024e      	lsls	r6, r1, #9
 8000bec:	004c      	lsls	r4, r1, #1
 8000bee:	0fc3      	lsrs	r3, r0, #31
 8000bf0:	0a6d      	lsrs	r5, r5, #9
 8000bf2:	0e12      	lsrs	r2, r2, #24
 8000bf4:	0a76      	lsrs	r6, r6, #9
 8000bf6:	0e24      	lsrs	r4, r4, #24
 8000bf8:	0fc8      	lsrs	r0, r1, #31
 8000bfa:	2aff      	cmp	r2, #255	; 0xff
 8000bfc:	d00b      	beq.n	8000c16 <__lesf2+0x32>
 8000bfe:	2cff      	cmp	r4, #255	; 0xff
 8000c00:	d00d      	beq.n	8000c1e <__lesf2+0x3a>
 8000c02:	2a00      	cmp	r2, #0
 8000c04:	d11f      	bne.n	8000c46 <__lesf2+0x62>
 8000c06:	2c00      	cmp	r4, #0
 8000c08:	d116      	bne.n	8000c38 <__lesf2+0x54>
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d114      	bne.n	8000c38 <__lesf2+0x54>
 8000c0e:	2000      	movs	r0, #0
 8000c10:	2d00      	cmp	r5, #0
 8000c12:	d010      	beq.n	8000c36 <__lesf2+0x52>
 8000c14:	e009      	b.n	8000c2a <__lesf2+0x46>
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	d10c      	bne.n	8000c34 <__lesf2+0x50>
 8000c1a:	2cff      	cmp	r4, #255	; 0xff
 8000c1c:	d113      	bne.n	8000c46 <__lesf2+0x62>
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d108      	bne.n	8000c34 <__lesf2+0x50>
 8000c22:	2a00      	cmp	r2, #0
 8000c24:	d008      	beq.n	8000c38 <__lesf2+0x54>
 8000c26:	4283      	cmp	r3, r0
 8000c28:	d012      	beq.n	8000c50 <__lesf2+0x6c>
 8000c2a:	2102      	movs	r1, #2
 8000c2c:	1e58      	subs	r0, r3, #1
 8000c2e:	4008      	ands	r0, r1
 8000c30:	3801      	subs	r0, #1
 8000c32:	e000      	b.n	8000c36 <__lesf2+0x52>
 8000c34:	2002      	movs	r0, #2
 8000c36:	bd70      	pop	{r4, r5, r6, pc}
 8000c38:	2d00      	cmp	r5, #0
 8000c3a:	d1f4      	bne.n	8000c26 <__lesf2+0x42>
 8000c3c:	2800      	cmp	r0, #0
 8000c3e:	d1fa      	bne.n	8000c36 <__lesf2+0x52>
 8000c40:	2001      	movs	r0, #1
 8000c42:	4240      	negs	r0, r0
 8000c44:	e7f7      	b.n	8000c36 <__lesf2+0x52>
 8000c46:	2c00      	cmp	r4, #0
 8000c48:	d1ed      	bne.n	8000c26 <__lesf2+0x42>
 8000c4a:	2e00      	cmp	r6, #0
 8000c4c:	d1eb      	bne.n	8000c26 <__lesf2+0x42>
 8000c4e:	e7ec      	b.n	8000c2a <__lesf2+0x46>
 8000c50:	42a2      	cmp	r2, r4
 8000c52:	dc05      	bgt.n	8000c60 <__lesf2+0x7c>
 8000c54:	dbf2      	blt.n	8000c3c <__lesf2+0x58>
 8000c56:	42b5      	cmp	r5, r6
 8000c58:	d802      	bhi.n	8000c60 <__lesf2+0x7c>
 8000c5a:	d3ef      	bcc.n	8000c3c <__lesf2+0x58>
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	e7ea      	b.n	8000c36 <__lesf2+0x52>
 8000c60:	4243      	negs	r3, r0
 8000c62:	4158      	adcs	r0, r3
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	3801      	subs	r0, #1
 8000c68:	e7e5      	b.n	8000c36 <__lesf2+0x52>
 8000c6a:	46c0      	nop			; (mov r8, r8)

08000c6c <__aeabi_fmul>:
 8000c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c6e:	464f      	mov	r7, r9
 8000c70:	4646      	mov	r6, r8
 8000c72:	46d6      	mov	lr, sl
 8000c74:	0244      	lsls	r4, r0, #9
 8000c76:	0045      	lsls	r5, r0, #1
 8000c78:	b5c0      	push	{r6, r7, lr}
 8000c7a:	0a64      	lsrs	r4, r4, #9
 8000c7c:	1c0f      	adds	r7, r1, #0
 8000c7e:	0e2d      	lsrs	r5, r5, #24
 8000c80:	0fc6      	lsrs	r6, r0, #31
 8000c82:	2d00      	cmp	r5, #0
 8000c84:	d100      	bne.n	8000c88 <__aeabi_fmul+0x1c>
 8000c86:	e08d      	b.n	8000da4 <__aeabi_fmul+0x138>
 8000c88:	2dff      	cmp	r5, #255	; 0xff
 8000c8a:	d100      	bne.n	8000c8e <__aeabi_fmul+0x22>
 8000c8c:	e092      	b.n	8000db4 <__aeabi_fmul+0x148>
 8000c8e:	2300      	movs	r3, #0
 8000c90:	2080      	movs	r0, #128	; 0x80
 8000c92:	4699      	mov	r9, r3
 8000c94:	469a      	mov	sl, r3
 8000c96:	00e4      	lsls	r4, r4, #3
 8000c98:	04c0      	lsls	r0, r0, #19
 8000c9a:	4304      	orrs	r4, r0
 8000c9c:	3d7f      	subs	r5, #127	; 0x7f
 8000c9e:	0278      	lsls	r0, r7, #9
 8000ca0:	0a43      	lsrs	r3, r0, #9
 8000ca2:	4698      	mov	r8, r3
 8000ca4:	007b      	lsls	r3, r7, #1
 8000ca6:	0e1b      	lsrs	r3, r3, #24
 8000ca8:	0fff      	lsrs	r7, r7, #31
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d100      	bne.n	8000cb0 <__aeabi_fmul+0x44>
 8000cae:	e070      	b.n	8000d92 <__aeabi_fmul+0x126>
 8000cb0:	2bff      	cmp	r3, #255	; 0xff
 8000cb2:	d100      	bne.n	8000cb6 <__aeabi_fmul+0x4a>
 8000cb4:	e086      	b.n	8000dc4 <__aeabi_fmul+0x158>
 8000cb6:	4642      	mov	r2, r8
 8000cb8:	00d0      	lsls	r0, r2, #3
 8000cba:	2280      	movs	r2, #128	; 0x80
 8000cbc:	3b7f      	subs	r3, #127	; 0x7f
 8000cbe:	18ed      	adds	r5, r5, r3
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	04d2      	lsls	r2, r2, #19
 8000cc4:	4302      	orrs	r2, r0
 8000cc6:	4690      	mov	r8, r2
 8000cc8:	469c      	mov	ip, r3
 8000cca:	0031      	movs	r1, r6
 8000ccc:	464b      	mov	r3, r9
 8000cce:	4079      	eors	r1, r7
 8000cd0:	1c68      	adds	r0, r5, #1
 8000cd2:	2b0f      	cmp	r3, #15
 8000cd4:	d81c      	bhi.n	8000d10 <__aeabi_fmul+0xa4>
 8000cd6:	4a76      	ldr	r2, [pc, #472]	; (8000eb0 <__aeabi_fmul+0x244>)
 8000cd8:	009b      	lsls	r3, r3, #2
 8000cda:	58d3      	ldr	r3, [r2, r3]
 8000cdc:	469f      	mov	pc, r3
 8000cde:	0039      	movs	r1, r7
 8000ce0:	4644      	mov	r4, r8
 8000ce2:	46e2      	mov	sl, ip
 8000ce4:	4653      	mov	r3, sl
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	d00f      	beq.n	8000d0a <__aeabi_fmul+0x9e>
 8000cea:	2b03      	cmp	r3, #3
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_fmul+0x84>
 8000cee:	e0d7      	b.n	8000ea0 <__aeabi_fmul+0x234>
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d137      	bne.n	8000d64 <__aeabi_fmul+0xf8>
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	2400      	movs	r4, #0
 8000cf8:	05c0      	lsls	r0, r0, #23
 8000cfa:	4320      	orrs	r0, r4
 8000cfc:	07c9      	lsls	r1, r1, #31
 8000cfe:	4308      	orrs	r0, r1
 8000d00:	bce0      	pop	{r5, r6, r7}
 8000d02:	46ba      	mov	sl, r7
 8000d04:	46b1      	mov	r9, r6
 8000d06:	46a8      	mov	r8, r5
 8000d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d0a:	20ff      	movs	r0, #255	; 0xff
 8000d0c:	2400      	movs	r4, #0
 8000d0e:	e7f3      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000d10:	0c26      	lsrs	r6, r4, #16
 8000d12:	0424      	lsls	r4, r4, #16
 8000d14:	0c22      	lsrs	r2, r4, #16
 8000d16:	4644      	mov	r4, r8
 8000d18:	0424      	lsls	r4, r4, #16
 8000d1a:	0c24      	lsrs	r4, r4, #16
 8000d1c:	4643      	mov	r3, r8
 8000d1e:	0027      	movs	r7, r4
 8000d20:	0c1b      	lsrs	r3, r3, #16
 8000d22:	4357      	muls	r7, r2
 8000d24:	4374      	muls	r4, r6
 8000d26:	435a      	muls	r2, r3
 8000d28:	435e      	muls	r6, r3
 8000d2a:	1912      	adds	r2, r2, r4
 8000d2c:	0c3b      	lsrs	r3, r7, #16
 8000d2e:	189b      	adds	r3, r3, r2
 8000d30:	429c      	cmp	r4, r3
 8000d32:	d903      	bls.n	8000d3c <__aeabi_fmul+0xd0>
 8000d34:	2280      	movs	r2, #128	; 0x80
 8000d36:	0252      	lsls	r2, r2, #9
 8000d38:	4694      	mov	ip, r2
 8000d3a:	4466      	add	r6, ip
 8000d3c:	043f      	lsls	r7, r7, #16
 8000d3e:	041a      	lsls	r2, r3, #16
 8000d40:	0c3f      	lsrs	r7, r7, #16
 8000d42:	19d2      	adds	r2, r2, r7
 8000d44:	0194      	lsls	r4, r2, #6
 8000d46:	1e67      	subs	r7, r4, #1
 8000d48:	41bc      	sbcs	r4, r7
 8000d4a:	0c1b      	lsrs	r3, r3, #16
 8000d4c:	0e92      	lsrs	r2, r2, #26
 8000d4e:	199b      	adds	r3, r3, r6
 8000d50:	4314      	orrs	r4, r2
 8000d52:	019b      	lsls	r3, r3, #6
 8000d54:	431c      	orrs	r4, r3
 8000d56:	011b      	lsls	r3, r3, #4
 8000d58:	d400      	bmi.n	8000d5c <__aeabi_fmul+0xf0>
 8000d5a:	e09b      	b.n	8000e94 <__aeabi_fmul+0x228>
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	0862      	lsrs	r2, r4, #1
 8000d60:	401c      	ands	r4, r3
 8000d62:	4314      	orrs	r4, r2
 8000d64:	0002      	movs	r2, r0
 8000d66:	327f      	adds	r2, #127	; 0x7f
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	dd64      	ble.n	8000e36 <__aeabi_fmul+0x1ca>
 8000d6c:	0763      	lsls	r3, r4, #29
 8000d6e:	d004      	beq.n	8000d7a <__aeabi_fmul+0x10e>
 8000d70:	230f      	movs	r3, #15
 8000d72:	4023      	ands	r3, r4
 8000d74:	2b04      	cmp	r3, #4
 8000d76:	d000      	beq.n	8000d7a <__aeabi_fmul+0x10e>
 8000d78:	3404      	adds	r4, #4
 8000d7a:	0123      	lsls	r3, r4, #4
 8000d7c:	d503      	bpl.n	8000d86 <__aeabi_fmul+0x11a>
 8000d7e:	0002      	movs	r2, r0
 8000d80:	4b4c      	ldr	r3, [pc, #304]	; (8000eb4 <__aeabi_fmul+0x248>)
 8000d82:	3280      	adds	r2, #128	; 0x80
 8000d84:	401c      	ands	r4, r3
 8000d86:	2afe      	cmp	r2, #254	; 0xfe
 8000d88:	dcbf      	bgt.n	8000d0a <__aeabi_fmul+0x9e>
 8000d8a:	01a4      	lsls	r4, r4, #6
 8000d8c:	0a64      	lsrs	r4, r4, #9
 8000d8e:	b2d0      	uxtb	r0, r2
 8000d90:	e7b2      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000d92:	4643      	mov	r3, r8
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d13d      	bne.n	8000e14 <__aeabi_fmul+0x1a8>
 8000d98:	464a      	mov	r2, r9
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	431a      	orrs	r2, r3
 8000d9e:	4691      	mov	r9, r2
 8000da0:	469c      	mov	ip, r3
 8000da2:	e792      	b.n	8000cca <__aeabi_fmul+0x5e>
 8000da4:	2c00      	cmp	r4, #0
 8000da6:	d129      	bne.n	8000dfc <__aeabi_fmul+0x190>
 8000da8:	2304      	movs	r3, #4
 8000daa:	4699      	mov	r9, r3
 8000dac:	3b03      	subs	r3, #3
 8000dae:	2500      	movs	r5, #0
 8000db0:	469a      	mov	sl, r3
 8000db2:	e774      	b.n	8000c9e <__aeabi_fmul+0x32>
 8000db4:	2c00      	cmp	r4, #0
 8000db6:	d11b      	bne.n	8000df0 <__aeabi_fmul+0x184>
 8000db8:	2308      	movs	r3, #8
 8000dba:	4699      	mov	r9, r3
 8000dbc:	3b06      	subs	r3, #6
 8000dbe:	25ff      	movs	r5, #255	; 0xff
 8000dc0:	469a      	mov	sl, r3
 8000dc2:	e76c      	b.n	8000c9e <__aeabi_fmul+0x32>
 8000dc4:	4643      	mov	r3, r8
 8000dc6:	35ff      	adds	r5, #255	; 0xff
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d10b      	bne.n	8000de4 <__aeabi_fmul+0x178>
 8000dcc:	2302      	movs	r3, #2
 8000dce:	464a      	mov	r2, r9
 8000dd0:	431a      	orrs	r2, r3
 8000dd2:	4691      	mov	r9, r2
 8000dd4:	469c      	mov	ip, r3
 8000dd6:	e778      	b.n	8000cca <__aeabi_fmul+0x5e>
 8000dd8:	4653      	mov	r3, sl
 8000dda:	0031      	movs	r1, r6
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d000      	beq.n	8000de2 <__aeabi_fmul+0x176>
 8000de0:	e783      	b.n	8000cea <__aeabi_fmul+0x7e>
 8000de2:	e792      	b.n	8000d0a <__aeabi_fmul+0x9e>
 8000de4:	2303      	movs	r3, #3
 8000de6:	464a      	mov	r2, r9
 8000de8:	431a      	orrs	r2, r3
 8000dea:	4691      	mov	r9, r2
 8000dec:	469c      	mov	ip, r3
 8000dee:	e76c      	b.n	8000cca <__aeabi_fmul+0x5e>
 8000df0:	230c      	movs	r3, #12
 8000df2:	4699      	mov	r9, r3
 8000df4:	3b09      	subs	r3, #9
 8000df6:	25ff      	movs	r5, #255	; 0xff
 8000df8:	469a      	mov	sl, r3
 8000dfa:	e750      	b.n	8000c9e <__aeabi_fmul+0x32>
 8000dfc:	0020      	movs	r0, r4
 8000dfe:	f001 ff59 	bl	8002cb4 <__clzsi2>
 8000e02:	2576      	movs	r5, #118	; 0x76
 8000e04:	1f43      	subs	r3, r0, #5
 8000e06:	409c      	lsls	r4, r3
 8000e08:	2300      	movs	r3, #0
 8000e0a:	426d      	negs	r5, r5
 8000e0c:	4699      	mov	r9, r3
 8000e0e:	469a      	mov	sl, r3
 8000e10:	1a2d      	subs	r5, r5, r0
 8000e12:	e744      	b.n	8000c9e <__aeabi_fmul+0x32>
 8000e14:	4640      	mov	r0, r8
 8000e16:	f001 ff4d 	bl	8002cb4 <__clzsi2>
 8000e1a:	4642      	mov	r2, r8
 8000e1c:	1f43      	subs	r3, r0, #5
 8000e1e:	409a      	lsls	r2, r3
 8000e20:	2300      	movs	r3, #0
 8000e22:	1a2d      	subs	r5, r5, r0
 8000e24:	4690      	mov	r8, r2
 8000e26:	469c      	mov	ip, r3
 8000e28:	3d76      	subs	r5, #118	; 0x76
 8000e2a:	e74e      	b.n	8000cca <__aeabi_fmul+0x5e>
 8000e2c:	2480      	movs	r4, #128	; 0x80
 8000e2e:	2100      	movs	r1, #0
 8000e30:	20ff      	movs	r0, #255	; 0xff
 8000e32:	03e4      	lsls	r4, r4, #15
 8000e34:	e760      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000e36:	2301      	movs	r3, #1
 8000e38:	1a9b      	subs	r3, r3, r2
 8000e3a:	2b1b      	cmp	r3, #27
 8000e3c:	dd00      	ble.n	8000e40 <__aeabi_fmul+0x1d4>
 8000e3e:	e759      	b.n	8000cf4 <__aeabi_fmul+0x88>
 8000e40:	0022      	movs	r2, r4
 8000e42:	309e      	adds	r0, #158	; 0x9e
 8000e44:	40da      	lsrs	r2, r3
 8000e46:	4084      	lsls	r4, r0
 8000e48:	0013      	movs	r3, r2
 8000e4a:	1e62      	subs	r2, r4, #1
 8000e4c:	4194      	sbcs	r4, r2
 8000e4e:	431c      	orrs	r4, r3
 8000e50:	0763      	lsls	r3, r4, #29
 8000e52:	d004      	beq.n	8000e5e <__aeabi_fmul+0x1f2>
 8000e54:	230f      	movs	r3, #15
 8000e56:	4023      	ands	r3, r4
 8000e58:	2b04      	cmp	r3, #4
 8000e5a:	d000      	beq.n	8000e5e <__aeabi_fmul+0x1f2>
 8000e5c:	3404      	adds	r4, #4
 8000e5e:	0163      	lsls	r3, r4, #5
 8000e60:	d51a      	bpl.n	8000e98 <__aeabi_fmul+0x22c>
 8000e62:	2001      	movs	r0, #1
 8000e64:	2400      	movs	r4, #0
 8000e66:	e747      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000e68:	2080      	movs	r0, #128	; 0x80
 8000e6a:	03c0      	lsls	r0, r0, #15
 8000e6c:	4204      	tst	r4, r0
 8000e6e:	d009      	beq.n	8000e84 <__aeabi_fmul+0x218>
 8000e70:	4643      	mov	r3, r8
 8000e72:	4203      	tst	r3, r0
 8000e74:	d106      	bne.n	8000e84 <__aeabi_fmul+0x218>
 8000e76:	4644      	mov	r4, r8
 8000e78:	4304      	orrs	r4, r0
 8000e7a:	0264      	lsls	r4, r4, #9
 8000e7c:	0039      	movs	r1, r7
 8000e7e:	20ff      	movs	r0, #255	; 0xff
 8000e80:	0a64      	lsrs	r4, r4, #9
 8000e82:	e739      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000e84:	2080      	movs	r0, #128	; 0x80
 8000e86:	03c0      	lsls	r0, r0, #15
 8000e88:	4304      	orrs	r4, r0
 8000e8a:	0264      	lsls	r4, r4, #9
 8000e8c:	0031      	movs	r1, r6
 8000e8e:	20ff      	movs	r0, #255	; 0xff
 8000e90:	0a64      	lsrs	r4, r4, #9
 8000e92:	e731      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000e94:	0028      	movs	r0, r5
 8000e96:	e765      	b.n	8000d64 <__aeabi_fmul+0xf8>
 8000e98:	01a4      	lsls	r4, r4, #6
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	0a64      	lsrs	r4, r4, #9
 8000e9e:	e72b      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000ea0:	2080      	movs	r0, #128	; 0x80
 8000ea2:	03c0      	lsls	r0, r0, #15
 8000ea4:	4304      	orrs	r4, r0
 8000ea6:	0264      	lsls	r4, r4, #9
 8000ea8:	20ff      	movs	r0, #255	; 0xff
 8000eaa:	0a64      	lsrs	r4, r4, #9
 8000eac:	e724      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	0800b438 	.word	0x0800b438
 8000eb4:	f7ffffff 	.word	0xf7ffffff

08000eb8 <__aeabi_i2f>:
 8000eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eba:	2800      	cmp	r0, #0
 8000ebc:	d013      	beq.n	8000ee6 <__aeabi_i2f+0x2e>
 8000ebe:	17c3      	asrs	r3, r0, #31
 8000ec0:	18c6      	adds	r6, r0, r3
 8000ec2:	405e      	eors	r6, r3
 8000ec4:	0fc4      	lsrs	r4, r0, #31
 8000ec6:	0030      	movs	r0, r6
 8000ec8:	f001 fef4 	bl	8002cb4 <__clzsi2>
 8000ecc:	239e      	movs	r3, #158	; 0x9e
 8000ece:	0005      	movs	r5, r0
 8000ed0:	1a1b      	subs	r3, r3, r0
 8000ed2:	2b96      	cmp	r3, #150	; 0x96
 8000ed4:	dc0f      	bgt.n	8000ef6 <__aeabi_i2f+0x3e>
 8000ed6:	2808      	cmp	r0, #8
 8000ed8:	dd01      	ble.n	8000ede <__aeabi_i2f+0x26>
 8000eda:	3d08      	subs	r5, #8
 8000edc:	40ae      	lsls	r6, r5
 8000ede:	0276      	lsls	r6, r6, #9
 8000ee0:	0a76      	lsrs	r6, r6, #9
 8000ee2:	b2d8      	uxtb	r0, r3
 8000ee4:	e002      	b.n	8000eec <__aeabi_i2f+0x34>
 8000ee6:	2400      	movs	r4, #0
 8000ee8:	2000      	movs	r0, #0
 8000eea:	2600      	movs	r6, #0
 8000eec:	05c0      	lsls	r0, r0, #23
 8000eee:	4330      	orrs	r0, r6
 8000ef0:	07e4      	lsls	r4, r4, #31
 8000ef2:	4320      	orrs	r0, r4
 8000ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ef6:	2b99      	cmp	r3, #153	; 0x99
 8000ef8:	dd0c      	ble.n	8000f14 <__aeabi_i2f+0x5c>
 8000efa:	2205      	movs	r2, #5
 8000efc:	0031      	movs	r1, r6
 8000efe:	1a12      	subs	r2, r2, r0
 8000f00:	40d1      	lsrs	r1, r2
 8000f02:	000a      	movs	r2, r1
 8000f04:	0001      	movs	r1, r0
 8000f06:	0030      	movs	r0, r6
 8000f08:	311b      	adds	r1, #27
 8000f0a:	4088      	lsls	r0, r1
 8000f0c:	1e41      	subs	r1, r0, #1
 8000f0e:	4188      	sbcs	r0, r1
 8000f10:	4302      	orrs	r2, r0
 8000f12:	0016      	movs	r6, r2
 8000f14:	2d05      	cmp	r5, #5
 8000f16:	dc12      	bgt.n	8000f3e <__aeabi_i2f+0x86>
 8000f18:	0031      	movs	r1, r6
 8000f1a:	4f0d      	ldr	r7, [pc, #52]	; (8000f50 <__aeabi_i2f+0x98>)
 8000f1c:	4039      	ands	r1, r7
 8000f1e:	0772      	lsls	r2, r6, #29
 8000f20:	d009      	beq.n	8000f36 <__aeabi_i2f+0x7e>
 8000f22:	200f      	movs	r0, #15
 8000f24:	4030      	ands	r0, r6
 8000f26:	2804      	cmp	r0, #4
 8000f28:	d005      	beq.n	8000f36 <__aeabi_i2f+0x7e>
 8000f2a:	3104      	adds	r1, #4
 8000f2c:	014a      	lsls	r2, r1, #5
 8000f2e:	d502      	bpl.n	8000f36 <__aeabi_i2f+0x7e>
 8000f30:	239f      	movs	r3, #159	; 0x9f
 8000f32:	4039      	ands	r1, r7
 8000f34:	1b5b      	subs	r3, r3, r5
 8000f36:	0189      	lsls	r1, r1, #6
 8000f38:	0a4e      	lsrs	r6, r1, #9
 8000f3a:	b2d8      	uxtb	r0, r3
 8000f3c:	e7d6      	b.n	8000eec <__aeabi_i2f+0x34>
 8000f3e:	1f6a      	subs	r2, r5, #5
 8000f40:	4096      	lsls	r6, r2
 8000f42:	0031      	movs	r1, r6
 8000f44:	4f02      	ldr	r7, [pc, #8]	; (8000f50 <__aeabi_i2f+0x98>)
 8000f46:	4039      	ands	r1, r7
 8000f48:	0772      	lsls	r2, r6, #29
 8000f4a:	d0f4      	beq.n	8000f36 <__aeabi_i2f+0x7e>
 8000f4c:	e7e9      	b.n	8000f22 <__aeabi_i2f+0x6a>
 8000f4e:	46c0      	nop			; (mov r8, r8)
 8000f50:	fbffffff 	.word	0xfbffffff

08000f54 <__aeabi_ui2f>:
 8000f54:	b570      	push	{r4, r5, r6, lr}
 8000f56:	1e05      	subs	r5, r0, #0
 8000f58:	d00e      	beq.n	8000f78 <__aeabi_ui2f+0x24>
 8000f5a:	f001 feab 	bl	8002cb4 <__clzsi2>
 8000f5e:	239e      	movs	r3, #158	; 0x9e
 8000f60:	0004      	movs	r4, r0
 8000f62:	1a1b      	subs	r3, r3, r0
 8000f64:	2b96      	cmp	r3, #150	; 0x96
 8000f66:	dc0c      	bgt.n	8000f82 <__aeabi_ui2f+0x2e>
 8000f68:	2808      	cmp	r0, #8
 8000f6a:	dd01      	ble.n	8000f70 <__aeabi_ui2f+0x1c>
 8000f6c:	3c08      	subs	r4, #8
 8000f6e:	40a5      	lsls	r5, r4
 8000f70:	026d      	lsls	r5, r5, #9
 8000f72:	0a6d      	lsrs	r5, r5, #9
 8000f74:	b2d8      	uxtb	r0, r3
 8000f76:	e001      	b.n	8000f7c <__aeabi_ui2f+0x28>
 8000f78:	2000      	movs	r0, #0
 8000f7a:	2500      	movs	r5, #0
 8000f7c:	05c0      	lsls	r0, r0, #23
 8000f7e:	4328      	orrs	r0, r5
 8000f80:	bd70      	pop	{r4, r5, r6, pc}
 8000f82:	2b99      	cmp	r3, #153	; 0x99
 8000f84:	dd09      	ble.n	8000f9a <__aeabi_ui2f+0x46>
 8000f86:	0002      	movs	r2, r0
 8000f88:	0029      	movs	r1, r5
 8000f8a:	321b      	adds	r2, #27
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	1e4a      	subs	r2, r1, #1
 8000f90:	4191      	sbcs	r1, r2
 8000f92:	2205      	movs	r2, #5
 8000f94:	1a12      	subs	r2, r2, r0
 8000f96:	40d5      	lsrs	r5, r2
 8000f98:	430d      	orrs	r5, r1
 8000f9a:	2c05      	cmp	r4, #5
 8000f9c:	dc12      	bgt.n	8000fc4 <__aeabi_ui2f+0x70>
 8000f9e:	0029      	movs	r1, r5
 8000fa0:	4e0c      	ldr	r6, [pc, #48]	; (8000fd4 <__aeabi_ui2f+0x80>)
 8000fa2:	4031      	ands	r1, r6
 8000fa4:	076a      	lsls	r2, r5, #29
 8000fa6:	d009      	beq.n	8000fbc <__aeabi_ui2f+0x68>
 8000fa8:	200f      	movs	r0, #15
 8000faa:	4028      	ands	r0, r5
 8000fac:	2804      	cmp	r0, #4
 8000fae:	d005      	beq.n	8000fbc <__aeabi_ui2f+0x68>
 8000fb0:	3104      	adds	r1, #4
 8000fb2:	014a      	lsls	r2, r1, #5
 8000fb4:	d502      	bpl.n	8000fbc <__aeabi_ui2f+0x68>
 8000fb6:	239f      	movs	r3, #159	; 0x9f
 8000fb8:	4031      	ands	r1, r6
 8000fba:	1b1b      	subs	r3, r3, r4
 8000fbc:	0189      	lsls	r1, r1, #6
 8000fbe:	0a4d      	lsrs	r5, r1, #9
 8000fc0:	b2d8      	uxtb	r0, r3
 8000fc2:	e7db      	b.n	8000f7c <__aeabi_ui2f+0x28>
 8000fc4:	1f62      	subs	r2, r4, #5
 8000fc6:	4095      	lsls	r5, r2
 8000fc8:	0029      	movs	r1, r5
 8000fca:	4e02      	ldr	r6, [pc, #8]	; (8000fd4 <__aeabi_ui2f+0x80>)
 8000fcc:	4031      	ands	r1, r6
 8000fce:	076a      	lsls	r2, r5, #29
 8000fd0:	d0f4      	beq.n	8000fbc <__aeabi_ui2f+0x68>
 8000fd2:	e7e9      	b.n	8000fa8 <__aeabi_ui2f+0x54>
 8000fd4:	fbffffff 	.word	0xfbffffff

08000fd8 <__aeabi_dadd>:
 8000fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fda:	464f      	mov	r7, r9
 8000fdc:	4646      	mov	r6, r8
 8000fde:	46d6      	mov	lr, sl
 8000fe0:	000d      	movs	r5, r1
 8000fe2:	0004      	movs	r4, r0
 8000fe4:	b5c0      	push	{r6, r7, lr}
 8000fe6:	001f      	movs	r7, r3
 8000fe8:	0011      	movs	r1, r2
 8000fea:	0328      	lsls	r0, r5, #12
 8000fec:	0f62      	lsrs	r2, r4, #29
 8000fee:	0a40      	lsrs	r0, r0, #9
 8000ff0:	4310      	orrs	r0, r2
 8000ff2:	007a      	lsls	r2, r7, #1
 8000ff4:	0d52      	lsrs	r2, r2, #21
 8000ff6:	00e3      	lsls	r3, r4, #3
 8000ff8:	033c      	lsls	r4, r7, #12
 8000ffa:	4691      	mov	r9, r2
 8000ffc:	0a64      	lsrs	r4, r4, #9
 8000ffe:	0ffa      	lsrs	r2, r7, #31
 8001000:	0f4f      	lsrs	r7, r1, #29
 8001002:	006e      	lsls	r6, r5, #1
 8001004:	4327      	orrs	r7, r4
 8001006:	4692      	mov	sl, r2
 8001008:	46b8      	mov	r8, r7
 800100a:	0d76      	lsrs	r6, r6, #21
 800100c:	0fed      	lsrs	r5, r5, #31
 800100e:	00c9      	lsls	r1, r1, #3
 8001010:	4295      	cmp	r5, r2
 8001012:	d100      	bne.n	8001016 <__aeabi_dadd+0x3e>
 8001014:	e099      	b.n	800114a <__aeabi_dadd+0x172>
 8001016:	464c      	mov	r4, r9
 8001018:	1b34      	subs	r4, r6, r4
 800101a:	46a4      	mov	ip, r4
 800101c:	2c00      	cmp	r4, #0
 800101e:	dc00      	bgt.n	8001022 <__aeabi_dadd+0x4a>
 8001020:	e07c      	b.n	800111c <__aeabi_dadd+0x144>
 8001022:	464a      	mov	r2, r9
 8001024:	2a00      	cmp	r2, #0
 8001026:	d100      	bne.n	800102a <__aeabi_dadd+0x52>
 8001028:	e0b8      	b.n	800119c <__aeabi_dadd+0x1c4>
 800102a:	4ac5      	ldr	r2, [pc, #788]	; (8001340 <__aeabi_dadd+0x368>)
 800102c:	4296      	cmp	r6, r2
 800102e:	d100      	bne.n	8001032 <__aeabi_dadd+0x5a>
 8001030:	e11c      	b.n	800126c <__aeabi_dadd+0x294>
 8001032:	2280      	movs	r2, #128	; 0x80
 8001034:	003c      	movs	r4, r7
 8001036:	0412      	lsls	r2, r2, #16
 8001038:	4314      	orrs	r4, r2
 800103a:	46a0      	mov	r8, r4
 800103c:	4662      	mov	r2, ip
 800103e:	2a38      	cmp	r2, #56	; 0x38
 8001040:	dd00      	ble.n	8001044 <__aeabi_dadd+0x6c>
 8001042:	e161      	b.n	8001308 <__aeabi_dadd+0x330>
 8001044:	2a1f      	cmp	r2, #31
 8001046:	dd00      	ble.n	800104a <__aeabi_dadd+0x72>
 8001048:	e1cc      	b.n	80013e4 <__aeabi_dadd+0x40c>
 800104a:	4664      	mov	r4, ip
 800104c:	2220      	movs	r2, #32
 800104e:	1b12      	subs	r2, r2, r4
 8001050:	4644      	mov	r4, r8
 8001052:	4094      	lsls	r4, r2
 8001054:	000f      	movs	r7, r1
 8001056:	46a1      	mov	r9, r4
 8001058:	4664      	mov	r4, ip
 800105a:	4091      	lsls	r1, r2
 800105c:	40e7      	lsrs	r7, r4
 800105e:	464c      	mov	r4, r9
 8001060:	1e4a      	subs	r2, r1, #1
 8001062:	4191      	sbcs	r1, r2
 8001064:	433c      	orrs	r4, r7
 8001066:	4642      	mov	r2, r8
 8001068:	4321      	orrs	r1, r4
 800106a:	4664      	mov	r4, ip
 800106c:	40e2      	lsrs	r2, r4
 800106e:	1a80      	subs	r0, r0, r2
 8001070:	1a5c      	subs	r4, r3, r1
 8001072:	42a3      	cmp	r3, r4
 8001074:	419b      	sbcs	r3, r3
 8001076:	425f      	negs	r7, r3
 8001078:	1bc7      	subs	r7, r0, r7
 800107a:	023b      	lsls	r3, r7, #8
 800107c:	d400      	bmi.n	8001080 <__aeabi_dadd+0xa8>
 800107e:	e0d0      	b.n	8001222 <__aeabi_dadd+0x24a>
 8001080:	027f      	lsls	r7, r7, #9
 8001082:	0a7f      	lsrs	r7, r7, #9
 8001084:	2f00      	cmp	r7, #0
 8001086:	d100      	bne.n	800108a <__aeabi_dadd+0xb2>
 8001088:	e0ff      	b.n	800128a <__aeabi_dadd+0x2b2>
 800108a:	0038      	movs	r0, r7
 800108c:	f001 fe12 	bl	8002cb4 <__clzsi2>
 8001090:	0001      	movs	r1, r0
 8001092:	3908      	subs	r1, #8
 8001094:	2320      	movs	r3, #32
 8001096:	0022      	movs	r2, r4
 8001098:	1a5b      	subs	r3, r3, r1
 800109a:	408f      	lsls	r7, r1
 800109c:	40da      	lsrs	r2, r3
 800109e:	408c      	lsls	r4, r1
 80010a0:	4317      	orrs	r7, r2
 80010a2:	42b1      	cmp	r1, r6
 80010a4:	da00      	bge.n	80010a8 <__aeabi_dadd+0xd0>
 80010a6:	e0ff      	b.n	80012a8 <__aeabi_dadd+0x2d0>
 80010a8:	1b89      	subs	r1, r1, r6
 80010aa:	1c4b      	adds	r3, r1, #1
 80010ac:	2b1f      	cmp	r3, #31
 80010ae:	dd00      	ble.n	80010b2 <__aeabi_dadd+0xda>
 80010b0:	e0a8      	b.n	8001204 <__aeabi_dadd+0x22c>
 80010b2:	2220      	movs	r2, #32
 80010b4:	0039      	movs	r1, r7
 80010b6:	1ad2      	subs	r2, r2, r3
 80010b8:	0020      	movs	r0, r4
 80010ba:	4094      	lsls	r4, r2
 80010bc:	4091      	lsls	r1, r2
 80010be:	40d8      	lsrs	r0, r3
 80010c0:	1e62      	subs	r2, r4, #1
 80010c2:	4194      	sbcs	r4, r2
 80010c4:	40df      	lsrs	r7, r3
 80010c6:	2600      	movs	r6, #0
 80010c8:	4301      	orrs	r1, r0
 80010ca:	430c      	orrs	r4, r1
 80010cc:	0763      	lsls	r3, r4, #29
 80010ce:	d009      	beq.n	80010e4 <__aeabi_dadd+0x10c>
 80010d0:	230f      	movs	r3, #15
 80010d2:	4023      	ands	r3, r4
 80010d4:	2b04      	cmp	r3, #4
 80010d6:	d005      	beq.n	80010e4 <__aeabi_dadd+0x10c>
 80010d8:	1d23      	adds	r3, r4, #4
 80010da:	42a3      	cmp	r3, r4
 80010dc:	41a4      	sbcs	r4, r4
 80010de:	4264      	negs	r4, r4
 80010e0:	193f      	adds	r7, r7, r4
 80010e2:	001c      	movs	r4, r3
 80010e4:	023b      	lsls	r3, r7, #8
 80010e6:	d400      	bmi.n	80010ea <__aeabi_dadd+0x112>
 80010e8:	e09e      	b.n	8001228 <__aeabi_dadd+0x250>
 80010ea:	4b95      	ldr	r3, [pc, #596]	; (8001340 <__aeabi_dadd+0x368>)
 80010ec:	3601      	adds	r6, #1
 80010ee:	429e      	cmp	r6, r3
 80010f0:	d100      	bne.n	80010f4 <__aeabi_dadd+0x11c>
 80010f2:	e0b7      	b.n	8001264 <__aeabi_dadd+0x28c>
 80010f4:	4a93      	ldr	r2, [pc, #588]	; (8001344 <__aeabi_dadd+0x36c>)
 80010f6:	08e4      	lsrs	r4, r4, #3
 80010f8:	4017      	ands	r7, r2
 80010fa:	077b      	lsls	r3, r7, #29
 80010fc:	0571      	lsls	r1, r6, #21
 80010fe:	027f      	lsls	r7, r7, #9
 8001100:	4323      	orrs	r3, r4
 8001102:	0b3f      	lsrs	r7, r7, #12
 8001104:	0d4a      	lsrs	r2, r1, #21
 8001106:	0512      	lsls	r2, r2, #20
 8001108:	433a      	orrs	r2, r7
 800110a:	07ed      	lsls	r5, r5, #31
 800110c:	432a      	orrs	r2, r5
 800110e:	0018      	movs	r0, r3
 8001110:	0011      	movs	r1, r2
 8001112:	bce0      	pop	{r5, r6, r7}
 8001114:	46ba      	mov	sl, r7
 8001116:	46b1      	mov	r9, r6
 8001118:	46a8      	mov	r8, r5
 800111a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800111c:	2c00      	cmp	r4, #0
 800111e:	d04b      	beq.n	80011b8 <__aeabi_dadd+0x1e0>
 8001120:	464c      	mov	r4, r9
 8001122:	1ba4      	subs	r4, r4, r6
 8001124:	46a4      	mov	ip, r4
 8001126:	2e00      	cmp	r6, #0
 8001128:	d000      	beq.n	800112c <__aeabi_dadd+0x154>
 800112a:	e123      	b.n	8001374 <__aeabi_dadd+0x39c>
 800112c:	0004      	movs	r4, r0
 800112e:	431c      	orrs	r4, r3
 8001130:	d100      	bne.n	8001134 <__aeabi_dadd+0x15c>
 8001132:	e1af      	b.n	8001494 <__aeabi_dadd+0x4bc>
 8001134:	4662      	mov	r2, ip
 8001136:	1e54      	subs	r4, r2, #1
 8001138:	2a01      	cmp	r2, #1
 800113a:	d100      	bne.n	800113e <__aeabi_dadd+0x166>
 800113c:	e215      	b.n	800156a <__aeabi_dadd+0x592>
 800113e:	4d80      	ldr	r5, [pc, #512]	; (8001340 <__aeabi_dadd+0x368>)
 8001140:	45ac      	cmp	ip, r5
 8001142:	d100      	bne.n	8001146 <__aeabi_dadd+0x16e>
 8001144:	e1c8      	b.n	80014d8 <__aeabi_dadd+0x500>
 8001146:	46a4      	mov	ip, r4
 8001148:	e11b      	b.n	8001382 <__aeabi_dadd+0x3aa>
 800114a:	464a      	mov	r2, r9
 800114c:	1ab2      	subs	r2, r6, r2
 800114e:	4694      	mov	ip, r2
 8001150:	2a00      	cmp	r2, #0
 8001152:	dc00      	bgt.n	8001156 <__aeabi_dadd+0x17e>
 8001154:	e0ac      	b.n	80012b0 <__aeabi_dadd+0x2d8>
 8001156:	464a      	mov	r2, r9
 8001158:	2a00      	cmp	r2, #0
 800115a:	d043      	beq.n	80011e4 <__aeabi_dadd+0x20c>
 800115c:	4a78      	ldr	r2, [pc, #480]	; (8001340 <__aeabi_dadd+0x368>)
 800115e:	4296      	cmp	r6, r2
 8001160:	d100      	bne.n	8001164 <__aeabi_dadd+0x18c>
 8001162:	e1af      	b.n	80014c4 <__aeabi_dadd+0x4ec>
 8001164:	2280      	movs	r2, #128	; 0x80
 8001166:	003c      	movs	r4, r7
 8001168:	0412      	lsls	r2, r2, #16
 800116a:	4314      	orrs	r4, r2
 800116c:	46a0      	mov	r8, r4
 800116e:	4662      	mov	r2, ip
 8001170:	2a38      	cmp	r2, #56	; 0x38
 8001172:	dc67      	bgt.n	8001244 <__aeabi_dadd+0x26c>
 8001174:	2a1f      	cmp	r2, #31
 8001176:	dc00      	bgt.n	800117a <__aeabi_dadd+0x1a2>
 8001178:	e15f      	b.n	800143a <__aeabi_dadd+0x462>
 800117a:	4647      	mov	r7, r8
 800117c:	3a20      	subs	r2, #32
 800117e:	40d7      	lsrs	r7, r2
 8001180:	4662      	mov	r2, ip
 8001182:	2a20      	cmp	r2, #32
 8001184:	d005      	beq.n	8001192 <__aeabi_dadd+0x1ba>
 8001186:	4664      	mov	r4, ip
 8001188:	2240      	movs	r2, #64	; 0x40
 800118a:	1b12      	subs	r2, r2, r4
 800118c:	4644      	mov	r4, r8
 800118e:	4094      	lsls	r4, r2
 8001190:	4321      	orrs	r1, r4
 8001192:	1e4a      	subs	r2, r1, #1
 8001194:	4191      	sbcs	r1, r2
 8001196:	000c      	movs	r4, r1
 8001198:	433c      	orrs	r4, r7
 800119a:	e057      	b.n	800124c <__aeabi_dadd+0x274>
 800119c:	003a      	movs	r2, r7
 800119e:	430a      	orrs	r2, r1
 80011a0:	d100      	bne.n	80011a4 <__aeabi_dadd+0x1cc>
 80011a2:	e105      	b.n	80013b0 <__aeabi_dadd+0x3d8>
 80011a4:	0022      	movs	r2, r4
 80011a6:	3a01      	subs	r2, #1
 80011a8:	2c01      	cmp	r4, #1
 80011aa:	d100      	bne.n	80011ae <__aeabi_dadd+0x1d6>
 80011ac:	e182      	b.n	80014b4 <__aeabi_dadd+0x4dc>
 80011ae:	4c64      	ldr	r4, [pc, #400]	; (8001340 <__aeabi_dadd+0x368>)
 80011b0:	45a4      	cmp	ip, r4
 80011b2:	d05b      	beq.n	800126c <__aeabi_dadd+0x294>
 80011b4:	4694      	mov	ip, r2
 80011b6:	e741      	b.n	800103c <__aeabi_dadd+0x64>
 80011b8:	4c63      	ldr	r4, [pc, #396]	; (8001348 <__aeabi_dadd+0x370>)
 80011ba:	1c77      	adds	r7, r6, #1
 80011bc:	4227      	tst	r7, r4
 80011be:	d000      	beq.n	80011c2 <__aeabi_dadd+0x1ea>
 80011c0:	e0c4      	b.n	800134c <__aeabi_dadd+0x374>
 80011c2:	0004      	movs	r4, r0
 80011c4:	431c      	orrs	r4, r3
 80011c6:	2e00      	cmp	r6, #0
 80011c8:	d000      	beq.n	80011cc <__aeabi_dadd+0x1f4>
 80011ca:	e169      	b.n	80014a0 <__aeabi_dadd+0x4c8>
 80011cc:	2c00      	cmp	r4, #0
 80011ce:	d100      	bne.n	80011d2 <__aeabi_dadd+0x1fa>
 80011d0:	e1bf      	b.n	8001552 <__aeabi_dadd+0x57a>
 80011d2:	4644      	mov	r4, r8
 80011d4:	430c      	orrs	r4, r1
 80011d6:	d000      	beq.n	80011da <__aeabi_dadd+0x202>
 80011d8:	e1d0      	b.n	800157c <__aeabi_dadd+0x5a4>
 80011da:	0742      	lsls	r2, r0, #29
 80011dc:	08db      	lsrs	r3, r3, #3
 80011de:	4313      	orrs	r3, r2
 80011e0:	08c0      	lsrs	r0, r0, #3
 80011e2:	e029      	b.n	8001238 <__aeabi_dadd+0x260>
 80011e4:	003a      	movs	r2, r7
 80011e6:	430a      	orrs	r2, r1
 80011e8:	d100      	bne.n	80011ec <__aeabi_dadd+0x214>
 80011ea:	e170      	b.n	80014ce <__aeabi_dadd+0x4f6>
 80011ec:	4662      	mov	r2, ip
 80011ee:	4664      	mov	r4, ip
 80011f0:	3a01      	subs	r2, #1
 80011f2:	2c01      	cmp	r4, #1
 80011f4:	d100      	bne.n	80011f8 <__aeabi_dadd+0x220>
 80011f6:	e0e0      	b.n	80013ba <__aeabi_dadd+0x3e2>
 80011f8:	4c51      	ldr	r4, [pc, #324]	; (8001340 <__aeabi_dadd+0x368>)
 80011fa:	45a4      	cmp	ip, r4
 80011fc:	d100      	bne.n	8001200 <__aeabi_dadd+0x228>
 80011fe:	e161      	b.n	80014c4 <__aeabi_dadd+0x4ec>
 8001200:	4694      	mov	ip, r2
 8001202:	e7b4      	b.n	800116e <__aeabi_dadd+0x196>
 8001204:	003a      	movs	r2, r7
 8001206:	391f      	subs	r1, #31
 8001208:	40ca      	lsrs	r2, r1
 800120a:	0011      	movs	r1, r2
 800120c:	2b20      	cmp	r3, #32
 800120e:	d003      	beq.n	8001218 <__aeabi_dadd+0x240>
 8001210:	2240      	movs	r2, #64	; 0x40
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	409f      	lsls	r7, r3
 8001216:	433c      	orrs	r4, r7
 8001218:	1e63      	subs	r3, r4, #1
 800121a:	419c      	sbcs	r4, r3
 800121c:	2700      	movs	r7, #0
 800121e:	2600      	movs	r6, #0
 8001220:	430c      	orrs	r4, r1
 8001222:	0763      	lsls	r3, r4, #29
 8001224:	d000      	beq.n	8001228 <__aeabi_dadd+0x250>
 8001226:	e753      	b.n	80010d0 <__aeabi_dadd+0xf8>
 8001228:	46b4      	mov	ip, r6
 800122a:	08e4      	lsrs	r4, r4, #3
 800122c:	077b      	lsls	r3, r7, #29
 800122e:	4323      	orrs	r3, r4
 8001230:	08f8      	lsrs	r0, r7, #3
 8001232:	4a43      	ldr	r2, [pc, #268]	; (8001340 <__aeabi_dadd+0x368>)
 8001234:	4594      	cmp	ip, r2
 8001236:	d01d      	beq.n	8001274 <__aeabi_dadd+0x29c>
 8001238:	4662      	mov	r2, ip
 800123a:	0307      	lsls	r7, r0, #12
 800123c:	0552      	lsls	r2, r2, #21
 800123e:	0b3f      	lsrs	r7, r7, #12
 8001240:	0d52      	lsrs	r2, r2, #21
 8001242:	e760      	b.n	8001106 <__aeabi_dadd+0x12e>
 8001244:	4644      	mov	r4, r8
 8001246:	430c      	orrs	r4, r1
 8001248:	1e62      	subs	r2, r4, #1
 800124a:	4194      	sbcs	r4, r2
 800124c:	18e4      	adds	r4, r4, r3
 800124e:	429c      	cmp	r4, r3
 8001250:	419b      	sbcs	r3, r3
 8001252:	425f      	negs	r7, r3
 8001254:	183f      	adds	r7, r7, r0
 8001256:	023b      	lsls	r3, r7, #8
 8001258:	d5e3      	bpl.n	8001222 <__aeabi_dadd+0x24a>
 800125a:	4b39      	ldr	r3, [pc, #228]	; (8001340 <__aeabi_dadd+0x368>)
 800125c:	3601      	adds	r6, #1
 800125e:	429e      	cmp	r6, r3
 8001260:	d000      	beq.n	8001264 <__aeabi_dadd+0x28c>
 8001262:	e0b5      	b.n	80013d0 <__aeabi_dadd+0x3f8>
 8001264:	0032      	movs	r2, r6
 8001266:	2700      	movs	r7, #0
 8001268:	2300      	movs	r3, #0
 800126a:	e74c      	b.n	8001106 <__aeabi_dadd+0x12e>
 800126c:	0742      	lsls	r2, r0, #29
 800126e:	08db      	lsrs	r3, r3, #3
 8001270:	4313      	orrs	r3, r2
 8001272:	08c0      	lsrs	r0, r0, #3
 8001274:	001a      	movs	r2, r3
 8001276:	4302      	orrs	r2, r0
 8001278:	d100      	bne.n	800127c <__aeabi_dadd+0x2a4>
 800127a:	e1e1      	b.n	8001640 <__aeabi_dadd+0x668>
 800127c:	2780      	movs	r7, #128	; 0x80
 800127e:	033f      	lsls	r7, r7, #12
 8001280:	4307      	orrs	r7, r0
 8001282:	033f      	lsls	r7, r7, #12
 8001284:	4a2e      	ldr	r2, [pc, #184]	; (8001340 <__aeabi_dadd+0x368>)
 8001286:	0b3f      	lsrs	r7, r7, #12
 8001288:	e73d      	b.n	8001106 <__aeabi_dadd+0x12e>
 800128a:	0020      	movs	r0, r4
 800128c:	f001 fd12 	bl	8002cb4 <__clzsi2>
 8001290:	0001      	movs	r1, r0
 8001292:	3118      	adds	r1, #24
 8001294:	291f      	cmp	r1, #31
 8001296:	dc00      	bgt.n	800129a <__aeabi_dadd+0x2c2>
 8001298:	e6fc      	b.n	8001094 <__aeabi_dadd+0xbc>
 800129a:	3808      	subs	r0, #8
 800129c:	4084      	lsls	r4, r0
 800129e:	0027      	movs	r7, r4
 80012a0:	2400      	movs	r4, #0
 80012a2:	42b1      	cmp	r1, r6
 80012a4:	db00      	blt.n	80012a8 <__aeabi_dadd+0x2d0>
 80012a6:	e6ff      	b.n	80010a8 <__aeabi_dadd+0xd0>
 80012a8:	4a26      	ldr	r2, [pc, #152]	; (8001344 <__aeabi_dadd+0x36c>)
 80012aa:	1a76      	subs	r6, r6, r1
 80012ac:	4017      	ands	r7, r2
 80012ae:	e70d      	b.n	80010cc <__aeabi_dadd+0xf4>
 80012b0:	2a00      	cmp	r2, #0
 80012b2:	d02f      	beq.n	8001314 <__aeabi_dadd+0x33c>
 80012b4:	464a      	mov	r2, r9
 80012b6:	1b92      	subs	r2, r2, r6
 80012b8:	4694      	mov	ip, r2
 80012ba:	2e00      	cmp	r6, #0
 80012bc:	d100      	bne.n	80012c0 <__aeabi_dadd+0x2e8>
 80012be:	e0ad      	b.n	800141c <__aeabi_dadd+0x444>
 80012c0:	4a1f      	ldr	r2, [pc, #124]	; (8001340 <__aeabi_dadd+0x368>)
 80012c2:	4591      	cmp	r9, r2
 80012c4:	d100      	bne.n	80012c8 <__aeabi_dadd+0x2f0>
 80012c6:	e10f      	b.n	80014e8 <__aeabi_dadd+0x510>
 80012c8:	2280      	movs	r2, #128	; 0x80
 80012ca:	0412      	lsls	r2, r2, #16
 80012cc:	4310      	orrs	r0, r2
 80012ce:	4662      	mov	r2, ip
 80012d0:	2a38      	cmp	r2, #56	; 0x38
 80012d2:	dd00      	ble.n	80012d6 <__aeabi_dadd+0x2fe>
 80012d4:	e10f      	b.n	80014f6 <__aeabi_dadd+0x51e>
 80012d6:	2a1f      	cmp	r2, #31
 80012d8:	dd00      	ble.n	80012dc <__aeabi_dadd+0x304>
 80012da:	e180      	b.n	80015de <__aeabi_dadd+0x606>
 80012dc:	4664      	mov	r4, ip
 80012de:	2220      	movs	r2, #32
 80012e0:	001e      	movs	r6, r3
 80012e2:	1b12      	subs	r2, r2, r4
 80012e4:	4667      	mov	r7, ip
 80012e6:	0004      	movs	r4, r0
 80012e8:	4093      	lsls	r3, r2
 80012ea:	4094      	lsls	r4, r2
 80012ec:	40fe      	lsrs	r6, r7
 80012ee:	1e5a      	subs	r2, r3, #1
 80012f0:	4193      	sbcs	r3, r2
 80012f2:	40f8      	lsrs	r0, r7
 80012f4:	4334      	orrs	r4, r6
 80012f6:	431c      	orrs	r4, r3
 80012f8:	4480      	add	r8, r0
 80012fa:	1864      	adds	r4, r4, r1
 80012fc:	428c      	cmp	r4, r1
 80012fe:	41bf      	sbcs	r7, r7
 8001300:	427f      	negs	r7, r7
 8001302:	464e      	mov	r6, r9
 8001304:	4447      	add	r7, r8
 8001306:	e7a6      	b.n	8001256 <__aeabi_dadd+0x27e>
 8001308:	4642      	mov	r2, r8
 800130a:	430a      	orrs	r2, r1
 800130c:	0011      	movs	r1, r2
 800130e:	1e4a      	subs	r2, r1, #1
 8001310:	4191      	sbcs	r1, r2
 8001312:	e6ad      	b.n	8001070 <__aeabi_dadd+0x98>
 8001314:	4c0c      	ldr	r4, [pc, #48]	; (8001348 <__aeabi_dadd+0x370>)
 8001316:	1c72      	adds	r2, r6, #1
 8001318:	4222      	tst	r2, r4
 800131a:	d000      	beq.n	800131e <__aeabi_dadd+0x346>
 800131c:	e0a1      	b.n	8001462 <__aeabi_dadd+0x48a>
 800131e:	0002      	movs	r2, r0
 8001320:	431a      	orrs	r2, r3
 8001322:	2e00      	cmp	r6, #0
 8001324:	d000      	beq.n	8001328 <__aeabi_dadd+0x350>
 8001326:	e0fa      	b.n	800151e <__aeabi_dadd+0x546>
 8001328:	2a00      	cmp	r2, #0
 800132a:	d100      	bne.n	800132e <__aeabi_dadd+0x356>
 800132c:	e145      	b.n	80015ba <__aeabi_dadd+0x5e2>
 800132e:	003a      	movs	r2, r7
 8001330:	430a      	orrs	r2, r1
 8001332:	d000      	beq.n	8001336 <__aeabi_dadd+0x35e>
 8001334:	e146      	b.n	80015c4 <__aeabi_dadd+0x5ec>
 8001336:	0742      	lsls	r2, r0, #29
 8001338:	08db      	lsrs	r3, r3, #3
 800133a:	4313      	orrs	r3, r2
 800133c:	08c0      	lsrs	r0, r0, #3
 800133e:	e77b      	b.n	8001238 <__aeabi_dadd+0x260>
 8001340:	000007ff 	.word	0x000007ff
 8001344:	ff7fffff 	.word	0xff7fffff
 8001348:	000007fe 	.word	0x000007fe
 800134c:	4647      	mov	r7, r8
 800134e:	1a5c      	subs	r4, r3, r1
 8001350:	1bc2      	subs	r2, r0, r7
 8001352:	42a3      	cmp	r3, r4
 8001354:	41bf      	sbcs	r7, r7
 8001356:	427f      	negs	r7, r7
 8001358:	46b9      	mov	r9, r7
 800135a:	0017      	movs	r7, r2
 800135c:	464a      	mov	r2, r9
 800135e:	1abf      	subs	r7, r7, r2
 8001360:	023a      	lsls	r2, r7, #8
 8001362:	d500      	bpl.n	8001366 <__aeabi_dadd+0x38e>
 8001364:	e08d      	b.n	8001482 <__aeabi_dadd+0x4aa>
 8001366:	0023      	movs	r3, r4
 8001368:	433b      	orrs	r3, r7
 800136a:	d000      	beq.n	800136e <__aeabi_dadd+0x396>
 800136c:	e68a      	b.n	8001084 <__aeabi_dadd+0xac>
 800136e:	2000      	movs	r0, #0
 8001370:	2500      	movs	r5, #0
 8001372:	e761      	b.n	8001238 <__aeabi_dadd+0x260>
 8001374:	4cb4      	ldr	r4, [pc, #720]	; (8001648 <__aeabi_dadd+0x670>)
 8001376:	45a1      	cmp	r9, r4
 8001378:	d100      	bne.n	800137c <__aeabi_dadd+0x3a4>
 800137a:	e0ad      	b.n	80014d8 <__aeabi_dadd+0x500>
 800137c:	2480      	movs	r4, #128	; 0x80
 800137e:	0424      	lsls	r4, r4, #16
 8001380:	4320      	orrs	r0, r4
 8001382:	4664      	mov	r4, ip
 8001384:	2c38      	cmp	r4, #56	; 0x38
 8001386:	dc3d      	bgt.n	8001404 <__aeabi_dadd+0x42c>
 8001388:	4662      	mov	r2, ip
 800138a:	2c1f      	cmp	r4, #31
 800138c:	dd00      	ble.n	8001390 <__aeabi_dadd+0x3b8>
 800138e:	e0b7      	b.n	8001500 <__aeabi_dadd+0x528>
 8001390:	2520      	movs	r5, #32
 8001392:	001e      	movs	r6, r3
 8001394:	1b2d      	subs	r5, r5, r4
 8001396:	0004      	movs	r4, r0
 8001398:	40ab      	lsls	r3, r5
 800139a:	40ac      	lsls	r4, r5
 800139c:	40d6      	lsrs	r6, r2
 800139e:	40d0      	lsrs	r0, r2
 80013a0:	4642      	mov	r2, r8
 80013a2:	1e5d      	subs	r5, r3, #1
 80013a4:	41ab      	sbcs	r3, r5
 80013a6:	4334      	orrs	r4, r6
 80013a8:	1a12      	subs	r2, r2, r0
 80013aa:	4690      	mov	r8, r2
 80013ac:	4323      	orrs	r3, r4
 80013ae:	e02c      	b.n	800140a <__aeabi_dadd+0x432>
 80013b0:	0742      	lsls	r2, r0, #29
 80013b2:	08db      	lsrs	r3, r3, #3
 80013b4:	4313      	orrs	r3, r2
 80013b6:	08c0      	lsrs	r0, r0, #3
 80013b8:	e73b      	b.n	8001232 <__aeabi_dadd+0x25a>
 80013ba:	185c      	adds	r4, r3, r1
 80013bc:	429c      	cmp	r4, r3
 80013be:	419b      	sbcs	r3, r3
 80013c0:	4440      	add	r0, r8
 80013c2:	425b      	negs	r3, r3
 80013c4:	18c7      	adds	r7, r0, r3
 80013c6:	2601      	movs	r6, #1
 80013c8:	023b      	lsls	r3, r7, #8
 80013ca:	d400      	bmi.n	80013ce <__aeabi_dadd+0x3f6>
 80013cc:	e729      	b.n	8001222 <__aeabi_dadd+0x24a>
 80013ce:	2602      	movs	r6, #2
 80013d0:	4a9e      	ldr	r2, [pc, #632]	; (800164c <__aeabi_dadd+0x674>)
 80013d2:	0863      	lsrs	r3, r4, #1
 80013d4:	4017      	ands	r7, r2
 80013d6:	2201      	movs	r2, #1
 80013d8:	4014      	ands	r4, r2
 80013da:	431c      	orrs	r4, r3
 80013dc:	07fb      	lsls	r3, r7, #31
 80013de:	431c      	orrs	r4, r3
 80013e0:	087f      	lsrs	r7, r7, #1
 80013e2:	e673      	b.n	80010cc <__aeabi_dadd+0xf4>
 80013e4:	4644      	mov	r4, r8
 80013e6:	3a20      	subs	r2, #32
 80013e8:	40d4      	lsrs	r4, r2
 80013ea:	4662      	mov	r2, ip
 80013ec:	2a20      	cmp	r2, #32
 80013ee:	d005      	beq.n	80013fc <__aeabi_dadd+0x424>
 80013f0:	4667      	mov	r7, ip
 80013f2:	2240      	movs	r2, #64	; 0x40
 80013f4:	1bd2      	subs	r2, r2, r7
 80013f6:	4647      	mov	r7, r8
 80013f8:	4097      	lsls	r7, r2
 80013fa:	4339      	orrs	r1, r7
 80013fc:	1e4a      	subs	r2, r1, #1
 80013fe:	4191      	sbcs	r1, r2
 8001400:	4321      	orrs	r1, r4
 8001402:	e635      	b.n	8001070 <__aeabi_dadd+0x98>
 8001404:	4303      	orrs	r3, r0
 8001406:	1e58      	subs	r0, r3, #1
 8001408:	4183      	sbcs	r3, r0
 800140a:	1acc      	subs	r4, r1, r3
 800140c:	42a1      	cmp	r1, r4
 800140e:	41bf      	sbcs	r7, r7
 8001410:	4643      	mov	r3, r8
 8001412:	427f      	negs	r7, r7
 8001414:	4655      	mov	r5, sl
 8001416:	464e      	mov	r6, r9
 8001418:	1bdf      	subs	r7, r3, r7
 800141a:	e62e      	b.n	800107a <__aeabi_dadd+0xa2>
 800141c:	0002      	movs	r2, r0
 800141e:	431a      	orrs	r2, r3
 8001420:	d100      	bne.n	8001424 <__aeabi_dadd+0x44c>
 8001422:	e0bd      	b.n	80015a0 <__aeabi_dadd+0x5c8>
 8001424:	4662      	mov	r2, ip
 8001426:	4664      	mov	r4, ip
 8001428:	3a01      	subs	r2, #1
 800142a:	2c01      	cmp	r4, #1
 800142c:	d100      	bne.n	8001430 <__aeabi_dadd+0x458>
 800142e:	e0e5      	b.n	80015fc <__aeabi_dadd+0x624>
 8001430:	4c85      	ldr	r4, [pc, #532]	; (8001648 <__aeabi_dadd+0x670>)
 8001432:	45a4      	cmp	ip, r4
 8001434:	d058      	beq.n	80014e8 <__aeabi_dadd+0x510>
 8001436:	4694      	mov	ip, r2
 8001438:	e749      	b.n	80012ce <__aeabi_dadd+0x2f6>
 800143a:	4664      	mov	r4, ip
 800143c:	2220      	movs	r2, #32
 800143e:	1b12      	subs	r2, r2, r4
 8001440:	4644      	mov	r4, r8
 8001442:	4094      	lsls	r4, r2
 8001444:	000f      	movs	r7, r1
 8001446:	46a1      	mov	r9, r4
 8001448:	4664      	mov	r4, ip
 800144a:	4091      	lsls	r1, r2
 800144c:	40e7      	lsrs	r7, r4
 800144e:	464c      	mov	r4, r9
 8001450:	1e4a      	subs	r2, r1, #1
 8001452:	4191      	sbcs	r1, r2
 8001454:	433c      	orrs	r4, r7
 8001456:	4642      	mov	r2, r8
 8001458:	430c      	orrs	r4, r1
 800145a:	4661      	mov	r1, ip
 800145c:	40ca      	lsrs	r2, r1
 800145e:	1880      	adds	r0, r0, r2
 8001460:	e6f4      	b.n	800124c <__aeabi_dadd+0x274>
 8001462:	4c79      	ldr	r4, [pc, #484]	; (8001648 <__aeabi_dadd+0x670>)
 8001464:	42a2      	cmp	r2, r4
 8001466:	d100      	bne.n	800146a <__aeabi_dadd+0x492>
 8001468:	e6fd      	b.n	8001266 <__aeabi_dadd+0x28e>
 800146a:	1859      	adds	r1, r3, r1
 800146c:	4299      	cmp	r1, r3
 800146e:	419b      	sbcs	r3, r3
 8001470:	4440      	add	r0, r8
 8001472:	425f      	negs	r7, r3
 8001474:	19c7      	adds	r7, r0, r7
 8001476:	07fc      	lsls	r4, r7, #31
 8001478:	0849      	lsrs	r1, r1, #1
 800147a:	0016      	movs	r6, r2
 800147c:	430c      	orrs	r4, r1
 800147e:	087f      	lsrs	r7, r7, #1
 8001480:	e6cf      	b.n	8001222 <__aeabi_dadd+0x24a>
 8001482:	1acc      	subs	r4, r1, r3
 8001484:	42a1      	cmp	r1, r4
 8001486:	41bf      	sbcs	r7, r7
 8001488:	4643      	mov	r3, r8
 800148a:	427f      	negs	r7, r7
 800148c:	1a18      	subs	r0, r3, r0
 800148e:	4655      	mov	r5, sl
 8001490:	1bc7      	subs	r7, r0, r7
 8001492:	e5f7      	b.n	8001084 <__aeabi_dadd+0xac>
 8001494:	08c9      	lsrs	r1, r1, #3
 8001496:	077b      	lsls	r3, r7, #29
 8001498:	4655      	mov	r5, sl
 800149a:	430b      	orrs	r3, r1
 800149c:	08f8      	lsrs	r0, r7, #3
 800149e:	e6c8      	b.n	8001232 <__aeabi_dadd+0x25a>
 80014a0:	2c00      	cmp	r4, #0
 80014a2:	d000      	beq.n	80014a6 <__aeabi_dadd+0x4ce>
 80014a4:	e081      	b.n	80015aa <__aeabi_dadd+0x5d2>
 80014a6:	4643      	mov	r3, r8
 80014a8:	430b      	orrs	r3, r1
 80014aa:	d115      	bne.n	80014d8 <__aeabi_dadd+0x500>
 80014ac:	2080      	movs	r0, #128	; 0x80
 80014ae:	2500      	movs	r5, #0
 80014b0:	0300      	lsls	r0, r0, #12
 80014b2:	e6e3      	b.n	800127c <__aeabi_dadd+0x2a4>
 80014b4:	1a5c      	subs	r4, r3, r1
 80014b6:	42a3      	cmp	r3, r4
 80014b8:	419b      	sbcs	r3, r3
 80014ba:	1bc7      	subs	r7, r0, r7
 80014bc:	425b      	negs	r3, r3
 80014be:	2601      	movs	r6, #1
 80014c0:	1aff      	subs	r7, r7, r3
 80014c2:	e5da      	b.n	800107a <__aeabi_dadd+0xa2>
 80014c4:	0742      	lsls	r2, r0, #29
 80014c6:	08db      	lsrs	r3, r3, #3
 80014c8:	4313      	orrs	r3, r2
 80014ca:	08c0      	lsrs	r0, r0, #3
 80014cc:	e6d2      	b.n	8001274 <__aeabi_dadd+0x29c>
 80014ce:	0742      	lsls	r2, r0, #29
 80014d0:	08db      	lsrs	r3, r3, #3
 80014d2:	4313      	orrs	r3, r2
 80014d4:	08c0      	lsrs	r0, r0, #3
 80014d6:	e6ac      	b.n	8001232 <__aeabi_dadd+0x25a>
 80014d8:	4643      	mov	r3, r8
 80014da:	4642      	mov	r2, r8
 80014dc:	08c9      	lsrs	r1, r1, #3
 80014de:	075b      	lsls	r3, r3, #29
 80014e0:	4655      	mov	r5, sl
 80014e2:	430b      	orrs	r3, r1
 80014e4:	08d0      	lsrs	r0, r2, #3
 80014e6:	e6c5      	b.n	8001274 <__aeabi_dadd+0x29c>
 80014e8:	4643      	mov	r3, r8
 80014ea:	4642      	mov	r2, r8
 80014ec:	075b      	lsls	r3, r3, #29
 80014ee:	08c9      	lsrs	r1, r1, #3
 80014f0:	430b      	orrs	r3, r1
 80014f2:	08d0      	lsrs	r0, r2, #3
 80014f4:	e6be      	b.n	8001274 <__aeabi_dadd+0x29c>
 80014f6:	4303      	orrs	r3, r0
 80014f8:	001c      	movs	r4, r3
 80014fa:	1e63      	subs	r3, r4, #1
 80014fc:	419c      	sbcs	r4, r3
 80014fe:	e6fc      	b.n	80012fa <__aeabi_dadd+0x322>
 8001500:	0002      	movs	r2, r0
 8001502:	3c20      	subs	r4, #32
 8001504:	40e2      	lsrs	r2, r4
 8001506:	0014      	movs	r4, r2
 8001508:	4662      	mov	r2, ip
 800150a:	2a20      	cmp	r2, #32
 800150c:	d003      	beq.n	8001516 <__aeabi_dadd+0x53e>
 800150e:	2540      	movs	r5, #64	; 0x40
 8001510:	1aad      	subs	r5, r5, r2
 8001512:	40a8      	lsls	r0, r5
 8001514:	4303      	orrs	r3, r0
 8001516:	1e58      	subs	r0, r3, #1
 8001518:	4183      	sbcs	r3, r0
 800151a:	4323      	orrs	r3, r4
 800151c:	e775      	b.n	800140a <__aeabi_dadd+0x432>
 800151e:	2a00      	cmp	r2, #0
 8001520:	d0e2      	beq.n	80014e8 <__aeabi_dadd+0x510>
 8001522:	003a      	movs	r2, r7
 8001524:	430a      	orrs	r2, r1
 8001526:	d0cd      	beq.n	80014c4 <__aeabi_dadd+0x4ec>
 8001528:	0742      	lsls	r2, r0, #29
 800152a:	08db      	lsrs	r3, r3, #3
 800152c:	4313      	orrs	r3, r2
 800152e:	2280      	movs	r2, #128	; 0x80
 8001530:	08c0      	lsrs	r0, r0, #3
 8001532:	0312      	lsls	r2, r2, #12
 8001534:	4210      	tst	r0, r2
 8001536:	d006      	beq.n	8001546 <__aeabi_dadd+0x56e>
 8001538:	08fc      	lsrs	r4, r7, #3
 800153a:	4214      	tst	r4, r2
 800153c:	d103      	bne.n	8001546 <__aeabi_dadd+0x56e>
 800153e:	0020      	movs	r0, r4
 8001540:	08cb      	lsrs	r3, r1, #3
 8001542:	077a      	lsls	r2, r7, #29
 8001544:	4313      	orrs	r3, r2
 8001546:	0f5a      	lsrs	r2, r3, #29
 8001548:	00db      	lsls	r3, r3, #3
 800154a:	0752      	lsls	r2, r2, #29
 800154c:	08db      	lsrs	r3, r3, #3
 800154e:	4313      	orrs	r3, r2
 8001550:	e690      	b.n	8001274 <__aeabi_dadd+0x29c>
 8001552:	4643      	mov	r3, r8
 8001554:	430b      	orrs	r3, r1
 8001556:	d100      	bne.n	800155a <__aeabi_dadd+0x582>
 8001558:	e709      	b.n	800136e <__aeabi_dadd+0x396>
 800155a:	4643      	mov	r3, r8
 800155c:	4642      	mov	r2, r8
 800155e:	08c9      	lsrs	r1, r1, #3
 8001560:	075b      	lsls	r3, r3, #29
 8001562:	4655      	mov	r5, sl
 8001564:	430b      	orrs	r3, r1
 8001566:	08d0      	lsrs	r0, r2, #3
 8001568:	e666      	b.n	8001238 <__aeabi_dadd+0x260>
 800156a:	1acc      	subs	r4, r1, r3
 800156c:	42a1      	cmp	r1, r4
 800156e:	4189      	sbcs	r1, r1
 8001570:	1a3f      	subs	r7, r7, r0
 8001572:	4249      	negs	r1, r1
 8001574:	4655      	mov	r5, sl
 8001576:	2601      	movs	r6, #1
 8001578:	1a7f      	subs	r7, r7, r1
 800157a:	e57e      	b.n	800107a <__aeabi_dadd+0xa2>
 800157c:	4642      	mov	r2, r8
 800157e:	1a5c      	subs	r4, r3, r1
 8001580:	1a87      	subs	r7, r0, r2
 8001582:	42a3      	cmp	r3, r4
 8001584:	4192      	sbcs	r2, r2
 8001586:	4252      	negs	r2, r2
 8001588:	1abf      	subs	r7, r7, r2
 800158a:	023a      	lsls	r2, r7, #8
 800158c:	d53d      	bpl.n	800160a <__aeabi_dadd+0x632>
 800158e:	1acc      	subs	r4, r1, r3
 8001590:	42a1      	cmp	r1, r4
 8001592:	4189      	sbcs	r1, r1
 8001594:	4643      	mov	r3, r8
 8001596:	4249      	negs	r1, r1
 8001598:	1a1f      	subs	r7, r3, r0
 800159a:	4655      	mov	r5, sl
 800159c:	1a7f      	subs	r7, r7, r1
 800159e:	e595      	b.n	80010cc <__aeabi_dadd+0xf4>
 80015a0:	077b      	lsls	r3, r7, #29
 80015a2:	08c9      	lsrs	r1, r1, #3
 80015a4:	430b      	orrs	r3, r1
 80015a6:	08f8      	lsrs	r0, r7, #3
 80015a8:	e643      	b.n	8001232 <__aeabi_dadd+0x25a>
 80015aa:	4644      	mov	r4, r8
 80015ac:	08db      	lsrs	r3, r3, #3
 80015ae:	430c      	orrs	r4, r1
 80015b0:	d130      	bne.n	8001614 <__aeabi_dadd+0x63c>
 80015b2:	0742      	lsls	r2, r0, #29
 80015b4:	4313      	orrs	r3, r2
 80015b6:	08c0      	lsrs	r0, r0, #3
 80015b8:	e65c      	b.n	8001274 <__aeabi_dadd+0x29c>
 80015ba:	077b      	lsls	r3, r7, #29
 80015bc:	08c9      	lsrs	r1, r1, #3
 80015be:	430b      	orrs	r3, r1
 80015c0:	08f8      	lsrs	r0, r7, #3
 80015c2:	e639      	b.n	8001238 <__aeabi_dadd+0x260>
 80015c4:	185c      	adds	r4, r3, r1
 80015c6:	429c      	cmp	r4, r3
 80015c8:	419b      	sbcs	r3, r3
 80015ca:	4440      	add	r0, r8
 80015cc:	425b      	negs	r3, r3
 80015ce:	18c7      	adds	r7, r0, r3
 80015d0:	023b      	lsls	r3, r7, #8
 80015d2:	d400      	bmi.n	80015d6 <__aeabi_dadd+0x5fe>
 80015d4:	e625      	b.n	8001222 <__aeabi_dadd+0x24a>
 80015d6:	4b1d      	ldr	r3, [pc, #116]	; (800164c <__aeabi_dadd+0x674>)
 80015d8:	2601      	movs	r6, #1
 80015da:	401f      	ands	r7, r3
 80015dc:	e621      	b.n	8001222 <__aeabi_dadd+0x24a>
 80015de:	0004      	movs	r4, r0
 80015e0:	3a20      	subs	r2, #32
 80015e2:	40d4      	lsrs	r4, r2
 80015e4:	4662      	mov	r2, ip
 80015e6:	2a20      	cmp	r2, #32
 80015e8:	d004      	beq.n	80015f4 <__aeabi_dadd+0x61c>
 80015ea:	2240      	movs	r2, #64	; 0x40
 80015ec:	4666      	mov	r6, ip
 80015ee:	1b92      	subs	r2, r2, r6
 80015f0:	4090      	lsls	r0, r2
 80015f2:	4303      	orrs	r3, r0
 80015f4:	1e5a      	subs	r2, r3, #1
 80015f6:	4193      	sbcs	r3, r2
 80015f8:	431c      	orrs	r4, r3
 80015fa:	e67e      	b.n	80012fa <__aeabi_dadd+0x322>
 80015fc:	185c      	adds	r4, r3, r1
 80015fe:	428c      	cmp	r4, r1
 8001600:	4189      	sbcs	r1, r1
 8001602:	4440      	add	r0, r8
 8001604:	4249      	negs	r1, r1
 8001606:	1847      	adds	r7, r0, r1
 8001608:	e6dd      	b.n	80013c6 <__aeabi_dadd+0x3ee>
 800160a:	0023      	movs	r3, r4
 800160c:	433b      	orrs	r3, r7
 800160e:	d100      	bne.n	8001612 <__aeabi_dadd+0x63a>
 8001610:	e6ad      	b.n	800136e <__aeabi_dadd+0x396>
 8001612:	e606      	b.n	8001222 <__aeabi_dadd+0x24a>
 8001614:	0744      	lsls	r4, r0, #29
 8001616:	4323      	orrs	r3, r4
 8001618:	2480      	movs	r4, #128	; 0x80
 800161a:	08c0      	lsrs	r0, r0, #3
 800161c:	0324      	lsls	r4, r4, #12
 800161e:	4220      	tst	r0, r4
 8001620:	d008      	beq.n	8001634 <__aeabi_dadd+0x65c>
 8001622:	4642      	mov	r2, r8
 8001624:	08d6      	lsrs	r6, r2, #3
 8001626:	4226      	tst	r6, r4
 8001628:	d104      	bne.n	8001634 <__aeabi_dadd+0x65c>
 800162a:	4655      	mov	r5, sl
 800162c:	0030      	movs	r0, r6
 800162e:	08cb      	lsrs	r3, r1, #3
 8001630:	0751      	lsls	r1, r2, #29
 8001632:	430b      	orrs	r3, r1
 8001634:	0f5a      	lsrs	r2, r3, #29
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	08db      	lsrs	r3, r3, #3
 800163a:	0752      	lsls	r2, r2, #29
 800163c:	4313      	orrs	r3, r2
 800163e:	e619      	b.n	8001274 <__aeabi_dadd+0x29c>
 8001640:	2300      	movs	r3, #0
 8001642:	4a01      	ldr	r2, [pc, #4]	; (8001648 <__aeabi_dadd+0x670>)
 8001644:	001f      	movs	r7, r3
 8001646:	e55e      	b.n	8001106 <__aeabi_dadd+0x12e>
 8001648:	000007ff 	.word	0x000007ff
 800164c:	ff7fffff 	.word	0xff7fffff

08001650 <__aeabi_ddiv>:
 8001650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001652:	4657      	mov	r7, sl
 8001654:	464e      	mov	r6, r9
 8001656:	4645      	mov	r5, r8
 8001658:	46de      	mov	lr, fp
 800165a:	b5e0      	push	{r5, r6, r7, lr}
 800165c:	4681      	mov	r9, r0
 800165e:	0005      	movs	r5, r0
 8001660:	030c      	lsls	r4, r1, #12
 8001662:	0048      	lsls	r0, r1, #1
 8001664:	4692      	mov	sl, r2
 8001666:	001f      	movs	r7, r3
 8001668:	b085      	sub	sp, #20
 800166a:	0b24      	lsrs	r4, r4, #12
 800166c:	0d40      	lsrs	r0, r0, #21
 800166e:	0fce      	lsrs	r6, r1, #31
 8001670:	2800      	cmp	r0, #0
 8001672:	d100      	bne.n	8001676 <__aeabi_ddiv+0x26>
 8001674:	e156      	b.n	8001924 <__aeabi_ddiv+0x2d4>
 8001676:	4bd4      	ldr	r3, [pc, #848]	; (80019c8 <__aeabi_ddiv+0x378>)
 8001678:	4298      	cmp	r0, r3
 800167a:	d100      	bne.n	800167e <__aeabi_ddiv+0x2e>
 800167c:	e172      	b.n	8001964 <__aeabi_ddiv+0x314>
 800167e:	0f6b      	lsrs	r3, r5, #29
 8001680:	00e4      	lsls	r4, r4, #3
 8001682:	431c      	orrs	r4, r3
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	041b      	lsls	r3, r3, #16
 8001688:	4323      	orrs	r3, r4
 800168a:	4698      	mov	r8, r3
 800168c:	4bcf      	ldr	r3, [pc, #828]	; (80019cc <__aeabi_ddiv+0x37c>)
 800168e:	00ed      	lsls	r5, r5, #3
 8001690:	469b      	mov	fp, r3
 8001692:	2300      	movs	r3, #0
 8001694:	4699      	mov	r9, r3
 8001696:	4483      	add	fp, r0
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	033c      	lsls	r4, r7, #12
 800169c:	007b      	lsls	r3, r7, #1
 800169e:	4650      	mov	r0, sl
 80016a0:	0b24      	lsrs	r4, r4, #12
 80016a2:	0d5b      	lsrs	r3, r3, #21
 80016a4:	0fff      	lsrs	r7, r7, #31
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d100      	bne.n	80016ac <__aeabi_ddiv+0x5c>
 80016aa:	e11f      	b.n	80018ec <__aeabi_ddiv+0x29c>
 80016ac:	4ac6      	ldr	r2, [pc, #792]	; (80019c8 <__aeabi_ddiv+0x378>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d100      	bne.n	80016b4 <__aeabi_ddiv+0x64>
 80016b2:	e162      	b.n	800197a <__aeabi_ddiv+0x32a>
 80016b4:	49c5      	ldr	r1, [pc, #788]	; (80019cc <__aeabi_ddiv+0x37c>)
 80016b6:	0f42      	lsrs	r2, r0, #29
 80016b8:	468c      	mov	ip, r1
 80016ba:	00e4      	lsls	r4, r4, #3
 80016bc:	4659      	mov	r1, fp
 80016be:	4314      	orrs	r4, r2
 80016c0:	2280      	movs	r2, #128	; 0x80
 80016c2:	4463      	add	r3, ip
 80016c4:	0412      	lsls	r2, r2, #16
 80016c6:	1acb      	subs	r3, r1, r3
 80016c8:	4314      	orrs	r4, r2
 80016ca:	469b      	mov	fp, r3
 80016cc:	00c2      	lsls	r2, r0, #3
 80016ce:	2000      	movs	r0, #0
 80016d0:	0033      	movs	r3, r6
 80016d2:	407b      	eors	r3, r7
 80016d4:	469a      	mov	sl, r3
 80016d6:	464b      	mov	r3, r9
 80016d8:	2b0f      	cmp	r3, #15
 80016da:	d827      	bhi.n	800172c <__aeabi_ddiv+0xdc>
 80016dc:	49bc      	ldr	r1, [pc, #752]	; (80019d0 <__aeabi_ddiv+0x380>)
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	58cb      	ldr	r3, [r1, r3]
 80016e2:	469f      	mov	pc, r3
 80016e4:	46b2      	mov	sl, r6
 80016e6:	9b00      	ldr	r3, [sp, #0]
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d016      	beq.n	800171a <__aeabi_ddiv+0xca>
 80016ec:	2b03      	cmp	r3, #3
 80016ee:	d100      	bne.n	80016f2 <__aeabi_ddiv+0xa2>
 80016f0:	e28e      	b.n	8001c10 <__aeabi_ddiv+0x5c0>
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d000      	beq.n	80016f8 <__aeabi_ddiv+0xa8>
 80016f6:	e0d9      	b.n	80018ac <__aeabi_ddiv+0x25c>
 80016f8:	2300      	movs	r3, #0
 80016fa:	2400      	movs	r4, #0
 80016fc:	2500      	movs	r5, #0
 80016fe:	4652      	mov	r2, sl
 8001700:	051b      	lsls	r3, r3, #20
 8001702:	4323      	orrs	r3, r4
 8001704:	07d2      	lsls	r2, r2, #31
 8001706:	4313      	orrs	r3, r2
 8001708:	0028      	movs	r0, r5
 800170a:	0019      	movs	r1, r3
 800170c:	b005      	add	sp, #20
 800170e:	bcf0      	pop	{r4, r5, r6, r7}
 8001710:	46bb      	mov	fp, r7
 8001712:	46b2      	mov	sl, r6
 8001714:	46a9      	mov	r9, r5
 8001716:	46a0      	mov	r8, r4
 8001718:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800171a:	2400      	movs	r4, #0
 800171c:	2500      	movs	r5, #0
 800171e:	4baa      	ldr	r3, [pc, #680]	; (80019c8 <__aeabi_ddiv+0x378>)
 8001720:	e7ed      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001722:	46ba      	mov	sl, r7
 8001724:	46a0      	mov	r8, r4
 8001726:	0015      	movs	r5, r2
 8001728:	9000      	str	r0, [sp, #0]
 800172a:	e7dc      	b.n	80016e6 <__aeabi_ddiv+0x96>
 800172c:	4544      	cmp	r4, r8
 800172e:	d200      	bcs.n	8001732 <__aeabi_ddiv+0xe2>
 8001730:	e1c7      	b.n	8001ac2 <__aeabi_ddiv+0x472>
 8001732:	d100      	bne.n	8001736 <__aeabi_ddiv+0xe6>
 8001734:	e1c2      	b.n	8001abc <__aeabi_ddiv+0x46c>
 8001736:	2301      	movs	r3, #1
 8001738:	425b      	negs	r3, r3
 800173a:	469c      	mov	ip, r3
 800173c:	002e      	movs	r6, r5
 800173e:	4640      	mov	r0, r8
 8001740:	2500      	movs	r5, #0
 8001742:	44e3      	add	fp, ip
 8001744:	0223      	lsls	r3, r4, #8
 8001746:	0e14      	lsrs	r4, r2, #24
 8001748:	431c      	orrs	r4, r3
 800174a:	0c1b      	lsrs	r3, r3, #16
 800174c:	4699      	mov	r9, r3
 800174e:	0423      	lsls	r3, r4, #16
 8001750:	0c1f      	lsrs	r7, r3, #16
 8001752:	0212      	lsls	r2, r2, #8
 8001754:	4649      	mov	r1, r9
 8001756:	9200      	str	r2, [sp, #0]
 8001758:	9701      	str	r7, [sp, #4]
 800175a:	f7fe fd75 	bl	8000248 <__aeabi_uidivmod>
 800175e:	0002      	movs	r2, r0
 8001760:	437a      	muls	r2, r7
 8001762:	040b      	lsls	r3, r1, #16
 8001764:	0c31      	lsrs	r1, r6, #16
 8001766:	4680      	mov	r8, r0
 8001768:	4319      	orrs	r1, r3
 800176a:	428a      	cmp	r2, r1
 800176c:	d907      	bls.n	800177e <__aeabi_ddiv+0x12e>
 800176e:	2301      	movs	r3, #1
 8001770:	425b      	negs	r3, r3
 8001772:	469c      	mov	ip, r3
 8001774:	1909      	adds	r1, r1, r4
 8001776:	44e0      	add	r8, ip
 8001778:	428c      	cmp	r4, r1
 800177a:	d800      	bhi.n	800177e <__aeabi_ddiv+0x12e>
 800177c:	e207      	b.n	8001b8e <__aeabi_ddiv+0x53e>
 800177e:	1a88      	subs	r0, r1, r2
 8001780:	4649      	mov	r1, r9
 8001782:	f7fe fd61 	bl	8000248 <__aeabi_uidivmod>
 8001786:	0409      	lsls	r1, r1, #16
 8001788:	468c      	mov	ip, r1
 800178a:	0431      	lsls	r1, r6, #16
 800178c:	4666      	mov	r6, ip
 800178e:	9a01      	ldr	r2, [sp, #4]
 8001790:	0c09      	lsrs	r1, r1, #16
 8001792:	4342      	muls	r2, r0
 8001794:	0003      	movs	r3, r0
 8001796:	4331      	orrs	r1, r6
 8001798:	428a      	cmp	r2, r1
 800179a:	d904      	bls.n	80017a6 <__aeabi_ddiv+0x156>
 800179c:	1909      	adds	r1, r1, r4
 800179e:	3b01      	subs	r3, #1
 80017a0:	428c      	cmp	r4, r1
 80017a2:	d800      	bhi.n	80017a6 <__aeabi_ddiv+0x156>
 80017a4:	e1ed      	b.n	8001b82 <__aeabi_ddiv+0x532>
 80017a6:	1a88      	subs	r0, r1, r2
 80017a8:	4642      	mov	r2, r8
 80017aa:	0412      	lsls	r2, r2, #16
 80017ac:	431a      	orrs	r2, r3
 80017ae:	4690      	mov	r8, r2
 80017b0:	4641      	mov	r1, r8
 80017b2:	9b00      	ldr	r3, [sp, #0]
 80017b4:	040e      	lsls	r6, r1, #16
 80017b6:	0c1b      	lsrs	r3, r3, #16
 80017b8:	001f      	movs	r7, r3
 80017ba:	9302      	str	r3, [sp, #8]
 80017bc:	9b00      	ldr	r3, [sp, #0]
 80017be:	0c36      	lsrs	r6, r6, #16
 80017c0:	041b      	lsls	r3, r3, #16
 80017c2:	0c19      	lsrs	r1, r3, #16
 80017c4:	000b      	movs	r3, r1
 80017c6:	4373      	muls	r3, r6
 80017c8:	0c12      	lsrs	r2, r2, #16
 80017ca:	437e      	muls	r6, r7
 80017cc:	9103      	str	r1, [sp, #12]
 80017ce:	4351      	muls	r1, r2
 80017d0:	437a      	muls	r2, r7
 80017d2:	0c1f      	lsrs	r7, r3, #16
 80017d4:	46bc      	mov	ip, r7
 80017d6:	1876      	adds	r6, r6, r1
 80017d8:	4466      	add	r6, ip
 80017da:	42b1      	cmp	r1, r6
 80017dc:	d903      	bls.n	80017e6 <__aeabi_ddiv+0x196>
 80017de:	2180      	movs	r1, #128	; 0x80
 80017e0:	0249      	lsls	r1, r1, #9
 80017e2:	468c      	mov	ip, r1
 80017e4:	4462      	add	r2, ip
 80017e6:	0c31      	lsrs	r1, r6, #16
 80017e8:	188a      	adds	r2, r1, r2
 80017ea:	0431      	lsls	r1, r6, #16
 80017ec:	041e      	lsls	r6, r3, #16
 80017ee:	0c36      	lsrs	r6, r6, #16
 80017f0:	198e      	adds	r6, r1, r6
 80017f2:	4290      	cmp	r0, r2
 80017f4:	d302      	bcc.n	80017fc <__aeabi_ddiv+0x1ac>
 80017f6:	d112      	bne.n	800181e <__aeabi_ddiv+0x1ce>
 80017f8:	42b5      	cmp	r5, r6
 80017fa:	d210      	bcs.n	800181e <__aeabi_ddiv+0x1ce>
 80017fc:	4643      	mov	r3, r8
 80017fe:	1e59      	subs	r1, r3, #1
 8001800:	9b00      	ldr	r3, [sp, #0]
 8001802:	469c      	mov	ip, r3
 8001804:	4465      	add	r5, ip
 8001806:	001f      	movs	r7, r3
 8001808:	429d      	cmp	r5, r3
 800180a:	419b      	sbcs	r3, r3
 800180c:	425b      	negs	r3, r3
 800180e:	191b      	adds	r3, r3, r4
 8001810:	18c0      	adds	r0, r0, r3
 8001812:	4284      	cmp	r4, r0
 8001814:	d200      	bcs.n	8001818 <__aeabi_ddiv+0x1c8>
 8001816:	e1a0      	b.n	8001b5a <__aeabi_ddiv+0x50a>
 8001818:	d100      	bne.n	800181c <__aeabi_ddiv+0x1cc>
 800181a:	e19b      	b.n	8001b54 <__aeabi_ddiv+0x504>
 800181c:	4688      	mov	r8, r1
 800181e:	1bae      	subs	r6, r5, r6
 8001820:	42b5      	cmp	r5, r6
 8001822:	41ad      	sbcs	r5, r5
 8001824:	1a80      	subs	r0, r0, r2
 8001826:	426d      	negs	r5, r5
 8001828:	1b40      	subs	r0, r0, r5
 800182a:	4284      	cmp	r4, r0
 800182c:	d100      	bne.n	8001830 <__aeabi_ddiv+0x1e0>
 800182e:	e1d5      	b.n	8001bdc <__aeabi_ddiv+0x58c>
 8001830:	4649      	mov	r1, r9
 8001832:	f7fe fd09 	bl	8000248 <__aeabi_uidivmod>
 8001836:	9a01      	ldr	r2, [sp, #4]
 8001838:	040b      	lsls	r3, r1, #16
 800183a:	4342      	muls	r2, r0
 800183c:	0c31      	lsrs	r1, r6, #16
 800183e:	0005      	movs	r5, r0
 8001840:	4319      	orrs	r1, r3
 8001842:	428a      	cmp	r2, r1
 8001844:	d900      	bls.n	8001848 <__aeabi_ddiv+0x1f8>
 8001846:	e16c      	b.n	8001b22 <__aeabi_ddiv+0x4d2>
 8001848:	1a88      	subs	r0, r1, r2
 800184a:	4649      	mov	r1, r9
 800184c:	f7fe fcfc 	bl	8000248 <__aeabi_uidivmod>
 8001850:	9a01      	ldr	r2, [sp, #4]
 8001852:	0436      	lsls	r6, r6, #16
 8001854:	4342      	muls	r2, r0
 8001856:	0409      	lsls	r1, r1, #16
 8001858:	0c36      	lsrs	r6, r6, #16
 800185a:	0003      	movs	r3, r0
 800185c:	430e      	orrs	r6, r1
 800185e:	42b2      	cmp	r2, r6
 8001860:	d900      	bls.n	8001864 <__aeabi_ddiv+0x214>
 8001862:	e153      	b.n	8001b0c <__aeabi_ddiv+0x4bc>
 8001864:	9803      	ldr	r0, [sp, #12]
 8001866:	1ab6      	subs	r6, r6, r2
 8001868:	0002      	movs	r2, r0
 800186a:	042d      	lsls	r5, r5, #16
 800186c:	431d      	orrs	r5, r3
 800186e:	9f02      	ldr	r7, [sp, #8]
 8001870:	042b      	lsls	r3, r5, #16
 8001872:	0c1b      	lsrs	r3, r3, #16
 8001874:	435a      	muls	r2, r3
 8001876:	437b      	muls	r3, r7
 8001878:	469c      	mov	ip, r3
 800187a:	0c29      	lsrs	r1, r5, #16
 800187c:	4348      	muls	r0, r1
 800187e:	0c13      	lsrs	r3, r2, #16
 8001880:	4484      	add	ip, r0
 8001882:	4463      	add	r3, ip
 8001884:	4379      	muls	r1, r7
 8001886:	4298      	cmp	r0, r3
 8001888:	d903      	bls.n	8001892 <__aeabi_ddiv+0x242>
 800188a:	2080      	movs	r0, #128	; 0x80
 800188c:	0240      	lsls	r0, r0, #9
 800188e:	4684      	mov	ip, r0
 8001890:	4461      	add	r1, ip
 8001892:	0c18      	lsrs	r0, r3, #16
 8001894:	0412      	lsls	r2, r2, #16
 8001896:	041b      	lsls	r3, r3, #16
 8001898:	0c12      	lsrs	r2, r2, #16
 800189a:	1841      	adds	r1, r0, r1
 800189c:	189b      	adds	r3, r3, r2
 800189e:	428e      	cmp	r6, r1
 80018a0:	d200      	bcs.n	80018a4 <__aeabi_ddiv+0x254>
 80018a2:	e0ff      	b.n	8001aa4 <__aeabi_ddiv+0x454>
 80018a4:	d100      	bne.n	80018a8 <__aeabi_ddiv+0x258>
 80018a6:	e0fa      	b.n	8001a9e <__aeabi_ddiv+0x44e>
 80018a8:	2301      	movs	r3, #1
 80018aa:	431d      	orrs	r5, r3
 80018ac:	4a49      	ldr	r2, [pc, #292]	; (80019d4 <__aeabi_ddiv+0x384>)
 80018ae:	445a      	add	r2, fp
 80018b0:	2a00      	cmp	r2, #0
 80018b2:	dc00      	bgt.n	80018b6 <__aeabi_ddiv+0x266>
 80018b4:	e0aa      	b.n	8001a0c <__aeabi_ddiv+0x3bc>
 80018b6:	076b      	lsls	r3, r5, #29
 80018b8:	d000      	beq.n	80018bc <__aeabi_ddiv+0x26c>
 80018ba:	e13d      	b.n	8001b38 <__aeabi_ddiv+0x4e8>
 80018bc:	08ed      	lsrs	r5, r5, #3
 80018be:	4643      	mov	r3, r8
 80018c0:	01db      	lsls	r3, r3, #7
 80018c2:	d506      	bpl.n	80018d2 <__aeabi_ddiv+0x282>
 80018c4:	4642      	mov	r2, r8
 80018c6:	4b44      	ldr	r3, [pc, #272]	; (80019d8 <__aeabi_ddiv+0x388>)
 80018c8:	401a      	ands	r2, r3
 80018ca:	4690      	mov	r8, r2
 80018cc:	2280      	movs	r2, #128	; 0x80
 80018ce:	00d2      	lsls	r2, r2, #3
 80018d0:	445a      	add	r2, fp
 80018d2:	4b42      	ldr	r3, [pc, #264]	; (80019dc <__aeabi_ddiv+0x38c>)
 80018d4:	429a      	cmp	r2, r3
 80018d6:	dd00      	ble.n	80018da <__aeabi_ddiv+0x28a>
 80018d8:	e71f      	b.n	800171a <__aeabi_ddiv+0xca>
 80018da:	4643      	mov	r3, r8
 80018dc:	075b      	lsls	r3, r3, #29
 80018de:	431d      	orrs	r5, r3
 80018e0:	4643      	mov	r3, r8
 80018e2:	0552      	lsls	r2, r2, #21
 80018e4:	025c      	lsls	r4, r3, #9
 80018e6:	0b24      	lsrs	r4, r4, #12
 80018e8:	0d53      	lsrs	r3, r2, #21
 80018ea:	e708      	b.n	80016fe <__aeabi_ddiv+0xae>
 80018ec:	4652      	mov	r2, sl
 80018ee:	4322      	orrs	r2, r4
 80018f0:	d100      	bne.n	80018f4 <__aeabi_ddiv+0x2a4>
 80018f2:	e07b      	b.n	80019ec <__aeabi_ddiv+0x39c>
 80018f4:	2c00      	cmp	r4, #0
 80018f6:	d100      	bne.n	80018fa <__aeabi_ddiv+0x2aa>
 80018f8:	e0fa      	b.n	8001af0 <__aeabi_ddiv+0x4a0>
 80018fa:	0020      	movs	r0, r4
 80018fc:	f001 f9da 	bl	8002cb4 <__clzsi2>
 8001900:	0002      	movs	r2, r0
 8001902:	3a0b      	subs	r2, #11
 8001904:	231d      	movs	r3, #29
 8001906:	0001      	movs	r1, r0
 8001908:	1a9b      	subs	r3, r3, r2
 800190a:	4652      	mov	r2, sl
 800190c:	3908      	subs	r1, #8
 800190e:	40da      	lsrs	r2, r3
 8001910:	408c      	lsls	r4, r1
 8001912:	4314      	orrs	r4, r2
 8001914:	4652      	mov	r2, sl
 8001916:	408a      	lsls	r2, r1
 8001918:	4b31      	ldr	r3, [pc, #196]	; (80019e0 <__aeabi_ddiv+0x390>)
 800191a:	4458      	add	r0, fp
 800191c:	469b      	mov	fp, r3
 800191e:	4483      	add	fp, r0
 8001920:	2000      	movs	r0, #0
 8001922:	e6d5      	b.n	80016d0 <__aeabi_ddiv+0x80>
 8001924:	464b      	mov	r3, r9
 8001926:	4323      	orrs	r3, r4
 8001928:	4698      	mov	r8, r3
 800192a:	d044      	beq.n	80019b6 <__aeabi_ddiv+0x366>
 800192c:	2c00      	cmp	r4, #0
 800192e:	d100      	bne.n	8001932 <__aeabi_ddiv+0x2e2>
 8001930:	e0ce      	b.n	8001ad0 <__aeabi_ddiv+0x480>
 8001932:	0020      	movs	r0, r4
 8001934:	f001 f9be 	bl	8002cb4 <__clzsi2>
 8001938:	0001      	movs	r1, r0
 800193a:	0002      	movs	r2, r0
 800193c:	390b      	subs	r1, #11
 800193e:	231d      	movs	r3, #29
 8001940:	1a5b      	subs	r3, r3, r1
 8001942:	4649      	mov	r1, r9
 8001944:	0010      	movs	r0, r2
 8001946:	40d9      	lsrs	r1, r3
 8001948:	3808      	subs	r0, #8
 800194a:	4084      	lsls	r4, r0
 800194c:	000b      	movs	r3, r1
 800194e:	464d      	mov	r5, r9
 8001950:	4323      	orrs	r3, r4
 8001952:	4698      	mov	r8, r3
 8001954:	4085      	lsls	r5, r0
 8001956:	4823      	ldr	r0, [pc, #140]	; (80019e4 <__aeabi_ddiv+0x394>)
 8001958:	1a83      	subs	r3, r0, r2
 800195a:	469b      	mov	fp, r3
 800195c:	2300      	movs	r3, #0
 800195e:	4699      	mov	r9, r3
 8001960:	9300      	str	r3, [sp, #0]
 8001962:	e69a      	b.n	800169a <__aeabi_ddiv+0x4a>
 8001964:	464b      	mov	r3, r9
 8001966:	4323      	orrs	r3, r4
 8001968:	4698      	mov	r8, r3
 800196a:	d11d      	bne.n	80019a8 <__aeabi_ddiv+0x358>
 800196c:	2308      	movs	r3, #8
 800196e:	4699      	mov	r9, r3
 8001970:	3b06      	subs	r3, #6
 8001972:	2500      	movs	r5, #0
 8001974:	4683      	mov	fp, r0
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	e68f      	b.n	800169a <__aeabi_ddiv+0x4a>
 800197a:	4652      	mov	r2, sl
 800197c:	4322      	orrs	r2, r4
 800197e:	d109      	bne.n	8001994 <__aeabi_ddiv+0x344>
 8001980:	2302      	movs	r3, #2
 8001982:	4649      	mov	r1, r9
 8001984:	4319      	orrs	r1, r3
 8001986:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <__aeabi_ddiv+0x398>)
 8001988:	4689      	mov	r9, r1
 800198a:	469c      	mov	ip, r3
 800198c:	2400      	movs	r4, #0
 800198e:	2002      	movs	r0, #2
 8001990:	44e3      	add	fp, ip
 8001992:	e69d      	b.n	80016d0 <__aeabi_ddiv+0x80>
 8001994:	2303      	movs	r3, #3
 8001996:	464a      	mov	r2, r9
 8001998:	431a      	orrs	r2, r3
 800199a:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <__aeabi_ddiv+0x398>)
 800199c:	4691      	mov	r9, r2
 800199e:	469c      	mov	ip, r3
 80019a0:	4652      	mov	r2, sl
 80019a2:	2003      	movs	r0, #3
 80019a4:	44e3      	add	fp, ip
 80019a6:	e693      	b.n	80016d0 <__aeabi_ddiv+0x80>
 80019a8:	230c      	movs	r3, #12
 80019aa:	4699      	mov	r9, r3
 80019ac:	3b09      	subs	r3, #9
 80019ae:	46a0      	mov	r8, r4
 80019b0:	4683      	mov	fp, r0
 80019b2:	9300      	str	r3, [sp, #0]
 80019b4:	e671      	b.n	800169a <__aeabi_ddiv+0x4a>
 80019b6:	2304      	movs	r3, #4
 80019b8:	4699      	mov	r9, r3
 80019ba:	2300      	movs	r3, #0
 80019bc:	469b      	mov	fp, r3
 80019be:	3301      	adds	r3, #1
 80019c0:	2500      	movs	r5, #0
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	e669      	b.n	800169a <__aeabi_ddiv+0x4a>
 80019c6:	46c0      	nop			; (mov r8, r8)
 80019c8:	000007ff 	.word	0x000007ff
 80019cc:	fffffc01 	.word	0xfffffc01
 80019d0:	0800b478 	.word	0x0800b478
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	000003f3 	.word	0x000003f3
 80019e4:	fffffc0d 	.word	0xfffffc0d
 80019e8:	fffff801 	.word	0xfffff801
 80019ec:	4649      	mov	r1, r9
 80019ee:	2301      	movs	r3, #1
 80019f0:	4319      	orrs	r1, r3
 80019f2:	4689      	mov	r9, r1
 80019f4:	2400      	movs	r4, #0
 80019f6:	2001      	movs	r0, #1
 80019f8:	e66a      	b.n	80016d0 <__aeabi_ddiv+0x80>
 80019fa:	2300      	movs	r3, #0
 80019fc:	2480      	movs	r4, #128	; 0x80
 80019fe:	469a      	mov	sl, r3
 8001a00:	2500      	movs	r5, #0
 8001a02:	4b8a      	ldr	r3, [pc, #552]	; (8001c2c <__aeabi_ddiv+0x5dc>)
 8001a04:	0324      	lsls	r4, r4, #12
 8001a06:	e67a      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001a08:	2501      	movs	r5, #1
 8001a0a:	426d      	negs	r5, r5
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	1a9b      	subs	r3, r3, r2
 8001a10:	2b38      	cmp	r3, #56	; 0x38
 8001a12:	dd00      	ble.n	8001a16 <__aeabi_ddiv+0x3c6>
 8001a14:	e670      	b.n	80016f8 <__aeabi_ddiv+0xa8>
 8001a16:	2b1f      	cmp	r3, #31
 8001a18:	dc00      	bgt.n	8001a1c <__aeabi_ddiv+0x3cc>
 8001a1a:	e0bf      	b.n	8001b9c <__aeabi_ddiv+0x54c>
 8001a1c:	211f      	movs	r1, #31
 8001a1e:	4249      	negs	r1, r1
 8001a20:	1a8a      	subs	r2, r1, r2
 8001a22:	4641      	mov	r1, r8
 8001a24:	40d1      	lsrs	r1, r2
 8001a26:	000a      	movs	r2, r1
 8001a28:	2b20      	cmp	r3, #32
 8001a2a:	d004      	beq.n	8001a36 <__aeabi_ddiv+0x3e6>
 8001a2c:	4641      	mov	r1, r8
 8001a2e:	4b80      	ldr	r3, [pc, #512]	; (8001c30 <__aeabi_ddiv+0x5e0>)
 8001a30:	445b      	add	r3, fp
 8001a32:	4099      	lsls	r1, r3
 8001a34:	430d      	orrs	r5, r1
 8001a36:	1e6b      	subs	r3, r5, #1
 8001a38:	419d      	sbcs	r5, r3
 8001a3a:	2307      	movs	r3, #7
 8001a3c:	432a      	orrs	r2, r5
 8001a3e:	001d      	movs	r5, r3
 8001a40:	2400      	movs	r4, #0
 8001a42:	4015      	ands	r5, r2
 8001a44:	4213      	tst	r3, r2
 8001a46:	d100      	bne.n	8001a4a <__aeabi_ddiv+0x3fa>
 8001a48:	e0d4      	b.n	8001bf4 <__aeabi_ddiv+0x5a4>
 8001a4a:	210f      	movs	r1, #15
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	4011      	ands	r1, r2
 8001a50:	2904      	cmp	r1, #4
 8001a52:	d100      	bne.n	8001a56 <__aeabi_ddiv+0x406>
 8001a54:	e0cb      	b.n	8001bee <__aeabi_ddiv+0x59e>
 8001a56:	1d11      	adds	r1, r2, #4
 8001a58:	4291      	cmp	r1, r2
 8001a5a:	4192      	sbcs	r2, r2
 8001a5c:	4252      	negs	r2, r2
 8001a5e:	189b      	adds	r3, r3, r2
 8001a60:	000a      	movs	r2, r1
 8001a62:	0219      	lsls	r1, r3, #8
 8001a64:	d400      	bmi.n	8001a68 <__aeabi_ddiv+0x418>
 8001a66:	e0c2      	b.n	8001bee <__aeabi_ddiv+0x59e>
 8001a68:	2301      	movs	r3, #1
 8001a6a:	2400      	movs	r4, #0
 8001a6c:	2500      	movs	r5, #0
 8001a6e:	e646      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001a70:	2380      	movs	r3, #128	; 0x80
 8001a72:	4641      	mov	r1, r8
 8001a74:	031b      	lsls	r3, r3, #12
 8001a76:	4219      	tst	r1, r3
 8001a78:	d008      	beq.n	8001a8c <__aeabi_ddiv+0x43c>
 8001a7a:	421c      	tst	r4, r3
 8001a7c:	d106      	bne.n	8001a8c <__aeabi_ddiv+0x43c>
 8001a7e:	431c      	orrs	r4, r3
 8001a80:	0324      	lsls	r4, r4, #12
 8001a82:	46ba      	mov	sl, r7
 8001a84:	0015      	movs	r5, r2
 8001a86:	4b69      	ldr	r3, [pc, #420]	; (8001c2c <__aeabi_ddiv+0x5dc>)
 8001a88:	0b24      	lsrs	r4, r4, #12
 8001a8a:	e638      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001a8c:	2480      	movs	r4, #128	; 0x80
 8001a8e:	4643      	mov	r3, r8
 8001a90:	0324      	lsls	r4, r4, #12
 8001a92:	431c      	orrs	r4, r3
 8001a94:	0324      	lsls	r4, r4, #12
 8001a96:	46b2      	mov	sl, r6
 8001a98:	4b64      	ldr	r3, [pc, #400]	; (8001c2c <__aeabi_ddiv+0x5dc>)
 8001a9a:	0b24      	lsrs	r4, r4, #12
 8001a9c:	e62f      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d100      	bne.n	8001aa4 <__aeabi_ddiv+0x454>
 8001aa2:	e703      	b.n	80018ac <__aeabi_ddiv+0x25c>
 8001aa4:	19a6      	adds	r6, r4, r6
 8001aa6:	1e68      	subs	r0, r5, #1
 8001aa8:	42a6      	cmp	r6, r4
 8001aaa:	d200      	bcs.n	8001aae <__aeabi_ddiv+0x45e>
 8001aac:	e08d      	b.n	8001bca <__aeabi_ddiv+0x57a>
 8001aae:	428e      	cmp	r6, r1
 8001ab0:	d200      	bcs.n	8001ab4 <__aeabi_ddiv+0x464>
 8001ab2:	e0a3      	b.n	8001bfc <__aeabi_ddiv+0x5ac>
 8001ab4:	d100      	bne.n	8001ab8 <__aeabi_ddiv+0x468>
 8001ab6:	e0b3      	b.n	8001c20 <__aeabi_ddiv+0x5d0>
 8001ab8:	0005      	movs	r5, r0
 8001aba:	e6f5      	b.n	80018a8 <__aeabi_ddiv+0x258>
 8001abc:	42aa      	cmp	r2, r5
 8001abe:	d900      	bls.n	8001ac2 <__aeabi_ddiv+0x472>
 8001ac0:	e639      	b.n	8001736 <__aeabi_ddiv+0xe6>
 8001ac2:	4643      	mov	r3, r8
 8001ac4:	07de      	lsls	r6, r3, #31
 8001ac6:	0858      	lsrs	r0, r3, #1
 8001ac8:	086b      	lsrs	r3, r5, #1
 8001aca:	431e      	orrs	r6, r3
 8001acc:	07ed      	lsls	r5, r5, #31
 8001ace:	e639      	b.n	8001744 <__aeabi_ddiv+0xf4>
 8001ad0:	4648      	mov	r0, r9
 8001ad2:	f001 f8ef 	bl	8002cb4 <__clzsi2>
 8001ad6:	0001      	movs	r1, r0
 8001ad8:	0002      	movs	r2, r0
 8001ada:	3115      	adds	r1, #21
 8001adc:	3220      	adds	r2, #32
 8001ade:	291c      	cmp	r1, #28
 8001ae0:	dc00      	bgt.n	8001ae4 <__aeabi_ddiv+0x494>
 8001ae2:	e72c      	b.n	800193e <__aeabi_ddiv+0x2ee>
 8001ae4:	464b      	mov	r3, r9
 8001ae6:	3808      	subs	r0, #8
 8001ae8:	4083      	lsls	r3, r0
 8001aea:	2500      	movs	r5, #0
 8001aec:	4698      	mov	r8, r3
 8001aee:	e732      	b.n	8001956 <__aeabi_ddiv+0x306>
 8001af0:	f001 f8e0 	bl	8002cb4 <__clzsi2>
 8001af4:	0003      	movs	r3, r0
 8001af6:	001a      	movs	r2, r3
 8001af8:	3215      	adds	r2, #21
 8001afa:	3020      	adds	r0, #32
 8001afc:	2a1c      	cmp	r2, #28
 8001afe:	dc00      	bgt.n	8001b02 <__aeabi_ddiv+0x4b2>
 8001b00:	e700      	b.n	8001904 <__aeabi_ddiv+0x2b4>
 8001b02:	4654      	mov	r4, sl
 8001b04:	3b08      	subs	r3, #8
 8001b06:	2200      	movs	r2, #0
 8001b08:	409c      	lsls	r4, r3
 8001b0a:	e705      	b.n	8001918 <__aeabi_ddiv+0x2c8>
 8001b0c:	1936      	adds	r6, r6, r4
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	42b4      	cmp	r4, r6
 8001b12:	d900      	bls.n	8001b16 <__aeabi_ddiv+0x4c6>
 8001b14:	e6a6      	b.n	8001864 <__aeabi_ddiv+0x214>
 8001b16:	42b2      	cmp	r2, r6
 8001b18:	d800      	bhi.n	8001b1c <__aeabi_ddiv+0x4cc>
 8001b1a:	e6a3      	b.n	8001864 <__aeabi_ddiv+0x214>
 8001b1c:	1e83      	subs	r3, r0, #2
 8001b1e:	1936      	adds	r6, r6, r4
 8001b20:	e6a0      	b.n	8001864 <__aeabi_ddiv+0x214>
 8001b22:	1909      	adds	r1, r1, r4
 8001b24:	3d01      	subs	r5, #1
 8001b26:	428c      	cmp	r4, r1
 8001b28:	d900      	bls.n	8001b2c <__aeabi_ddiv+0x4dc>
 8001b2a:	e68d      	b.n	8001848 <__aeabi_ddiv+0x1f8>
 8001b2c:	428a      	cmp	r2, r1
 8001b2e:	d800      	bhi.n	8001b32 <__aeabi_ddiv+0x4e2>
 8001b30:	e68a      	b.n	8001848 <__aeabi_ddiv+0x1f8>
 8001b32:	1e85      	subs	r5, r0, #2
 8001b34:	1909      	adds	r1, r1, r4
 8001b36:	e687      	b.n	8001848 <__aeabi_ddiv+0x1f8>
 8001b38:	230f      	movs	r3, #15
 8001b3a:	402b      	ands	r3, r5
 8001b3c:	2b04      	cmp	r3, #4
 8001b3e:	d100      	bne.n	8001b42 <__aeabi_ddiv+0x4f2>
 8001b40:	e6bc      	b.n	80018bc <__aeabi_ddiv+0x26c>
 8001b42:	2305      	movs	r3, #5
 8001b44:	425b      	negs	r3, r3
 8001b46:	42ab      	cmp	r3, r5
 8001b48:	419b      	sbcs	r3, r3
 8001b4a:	3504      	adds	r5, #4
 8001b4c:	425b      	negs	r3, r3
 8001b4e:	08ed      	lsrs	r5, r5, #3
 8001b50:	4498      	add	r8, r3
 8001b52:	e6b4      	b.n	80018be <__aeabi_ddiv+0x26e>
 8001b54:	42af      	cmp	r7, r5
 8001b56:	d900      	bls.n	8001b5a <__aeabi_ddiv+0x50a>
 8001b58:	e660      	b.n	800181c <__aeabi_ddiv+0x1cc>
 8001b5a:	4282      	cmp	r2, r0
 8001b5c:	d804      	bhi.n	8001b68 <__aeabi_ddiv+0x518>
 8001b5e:	d000      	beq.n	8001b62 <__aeabi_ddiv+0x512>
 8001b60:	e65c      	b.n	800181c <__aeabi_ddiv+0x1cc>
 8001b62:	42ae      	cmp	r6, r5
 8001b64:	d800      	bhi.n	8001b68 <__aeabi_ddiv+0x518>
 8001b66:	e659      	b.n	800181c <__aeabi_ddiv+0x1cc>
 8001b68:	2302      	movs	r3, #2
 8001b6a:	425b      	negs	r3, r3
 8001b6c:	469c      	mov	ip, r3
 8001b6e:	9b00      	ldr	r3, [sp, #0]
 8001b70:	44e0      	add	r8, ip
 8001b72:	469c      	mov	ip, r3
 8001b74:	4465      	add	r5, ip
 8001b76:	429d      	cmp	r5, r3
 8001b78:	419b      	sbcs	r3, r3
 8001b7a:	425b      	negs	r3, r3
 8001b7c:	191b      	adds	r3, r3, r4
 8001b7e:	18c0      	adds	r0, r0, r3
 8001b80:	e64d      	b.n	800181e <__aeabi_ddiv+0x1ce>
 8001b82:	428a      	cmp	r2, r1
 8001b84:	d800      	bhi.n	8001b88 <__aeabi_ddiv+0x538>
 8001b86:	e60e      	b.n	80017a6 <__aeabi_ddiv+0x156>
 8001b88:	1e83      	subs	r3, r0, #2
 8001b8a:	1909      	adds	r1, r1, r4
 8001b8c:	e60b      	b.n	80017a6 <__aeabi_ddiv+0x156>
 8001b8e:	428a      	cmp	r2, r1
 8001b90:	d800      	bhi.n	8001b94 <__aeabi_ddiv+0x544>
 8001b92:	e5f4      	b.n	800177e <__aeabi_ddiv+0x12e>
 8001b94:	1e83      	subs	r3, r0, #2
 8001b96:	4698      	mov	r8, r3
 8001b98:	1909      	adds	r1, r1, r4
 8001b9a:	e5f0      	b.n	800177e <__aeabi_ddiv+0x12e>
 8001b9c:	4925      	ldr	r1, [pc, #148]	; (8001c34 <__aeabi_ddiv+0x5e4>)
 8001b9e:	0028      	movs	r0, r5
 8001ba0:	4459      	add	r1, fp
 8001ba2:	408d      	lsls	r5, r1
 8001ba4:	4642      	mov	r2, r8
 8001ba6:	408a      	lsls	r2, r1
 8001ba8:	1e69      	subs	r1, r5, #1
 8001baa:	418d      	sbcs	r5, r1
 8001bac:	4641      	mov	r1, r8
 8001bae:	40d8      	lsrs	r0, r3
 8001bb0:	40d9      	lsrs	r1, r3
 8001bb2:	4302      	orrs	r2, r0
 8001bb4:	432a      	orrs	r2, r5
 8001bb6:	000b      	movs	r3, r1
 8001bb8:	0751      	lsls	r1, r2, #29
 8001bba:	d100      	bne.n	8001bbe <__aeabi_ddiv+0x56e>
 8001bbc:	e751      	b.n	8001a62 <__aeabi_ddiv+0x412>
 8001bbe:	210f      	movs	r1, #15
 8001bc0:	4011      	ands	r1, r2
 8001bc2:	2904      	cmp	r1, #4
 8001bc4:	d000      	beq.n	8001bc8 <__aeabi_ddiv+0x578>
 8001bc6:	e746      	b.n	8001a56 <__aeabi_ddiv+0x406>
 8001bc8:	e74b      	b.n	8001a62 <__aeabi_ddiv+0x412>
 8001bca:	0005      	movs	r5, r0
 8001bcc:	428e      	cmp	r6, r1
 8001bce:	d000      	beq.n	8001bd2 <__aeabi_ddiv+0x582>
 8001bd0:	e66a      	b.n	80018a8 <__aeabi_ddiv+0x258>
 8001bd2:	9a00      	ldr	r2, [sp, #0]
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d000      	beq.n	8001bda <__aeabi_ddiv+0x58a>
 8001bd8:	e666      	b.n	80018a8 <__aeabi_ddiv+0x258>
 8001bda:	e667      	b.n	80018ac <__aeabi_ddiv+0x25c>
 8001bdc:	4a16      	ldr	r2, [pc, #88]	; (8001c38 <__aeabi_ddiv+0x5e8>)
 8001bde:	445a      	add	r2, fp
 8001be0:	2a00      	cmp	r2, #0
 8001be2:	dc00      	bgt.n	8001be6 <__aeabi_ddiv+0x596>
 8001be4:	e710      	b.n	8001a08 <__aeabi_ddiv+0x3b8>
 8001be6:	2301      	movs	r3, #1
 8001be8:	2500      	movs	r5, #0
 8001bea:	4498      	add	r8, r3
 8001bec:	e667      	b.n	80018be <__aeabi_ddiv+0x26e>
 8001bee:	075d      	lsls	r5, r3, #29
 8001bf0:	025b      	lsls	r3, r3, #9
 8001bf2:	0b1c      	lsrs	r4, r3, #12
 8001bf4:	08d2      	lsrs	r2, r2, #3
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	4315      	orrs	r5, r2
 8001bfa:	e580      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001bfc:	9800      	ldr	r0, [sp, #0]
 8001bfe:	3d02      	subs	r5, #2
 8001c00:	0042      	lsls	r2, r0, #1
 8001c02:	4282      	cmp	r2, r0
 8001c04:	41bf      	sbcs	r7, r7
 8001c06:	427f      	negs	r7, r7
 8001c08:	193c      	adds	r4, r7, r4
 8001c0a:	1936      	adds	r6, r6, r4
 8001c0c:	9200      	str	r2, [sp, #0]
 8001c0e:	e7dd      	b.n	8001bcc <__aeabi_ddiv+0x57c>
 8001c10:	2480      	movs	r4, #128	; 0x80
 8001c12:	4643      	mov	r3, r8
 8001c14:	0324      	lsls	r4, r4, #12
 8001c16:	431c      	orrs	r4, r3
 8001c18:	0324      	lsls	r4, r4, #12
 8001c1a:	4b04      	ldr	r3, [pc, #16]	; (8001c2c <__aeabi_ddiv+0x5dc>)
 8001c1c:	0b24      	lsrs	r4, r4, #12
 8001c1e:	e56e      	b.n	80016fe <__aeabi_ddiv+0xae>
 8001c20:	9a00      	ldr	r2, [sp, #0]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d3ea      	bcc.n	8001bfc <__aeabi_ddiv+0x5ac>
 8001c26:	0005      	movs	r5, r0
 8001c28:	e7d3      	b.n	8001bd2 <__aeabi_ddiv+0x582>
 8001c2a:	46c0      	nop			; (mov r8, r8)
 8001c2c:	000007ff 	.word	0x000007ff
 8001c30:	0000043e 	.word	0x0000043e
 8001c34:	0000041e 	.word	0x0000041e
 8001c38:	000003ff 	.word	0x000003ff

08001c3c <__eqdf2>:
 8001c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c3e:	464e      	mov	r6, r9
 8001c40:	4645      	mov	r5, r8
 8001c42:	46de      	mov	lr, fp
 8001c44:	4657      	mov	r7, sl
 8001c46:	4690      	mov	r8, r2
 8001c48:	b5e0      	push	{r5, r6, r7, lr}
 8001c4a:	0017      	movs	r7, r2
 8001c4c:	031a      	lsls	r2, r3, #12
 8001c4e:	0b12      	lsrs	r2, r2, #12
 8001c50:	0005      	movs	r5, r0
 8001c52:	4684      	mov	ip, r0
 8001c54:	4819      	ldr	r0, [pc, #100]	; (8001cbc <__eqdf2+0x80>)
 8001c56:	030e      	lsls	r6, r1, #12
 8001c58:	004c      	lsls	r4, r1, #1
 8001c5a:	4691      	mov	r9, r2
 8001c5c:	005a      	lsls	r2, r3, #1
 8001c5e:	0fdb      	lsrs	r3, r3, #31
 8001c60:	469b      	mov	fp, r3
 8001c62:	0b36      	lsrs	r6, r6, #12
 8001c64:	0d64      	lsrs	r4, r4, #21
 8001c66:	0fc9      	lsrs	r1, r1, #31
 8001c68:	0d52      	lsrs	r2, r2, #21
 8001c6a:	4284      	cmp	r4, r0
 8001c6c:	d019      	beq.n	8001ca2 <__eqdf2+0x66>
 8001c6e:	4282      	cmp	r2, r0
 8001c70:	d010      	beq.n	8001c94 <__eqdf2+0x58>
 8001c72:	2001      	movs	r0, #1
 8001c74:	4294      	cmp	r4, r2
 8001c76:	d10e      	bne.n	8001c96 <__eqdf2+0x5a>
 8001c78:	454e      	cmp	r6, r9
 8001c7a:	d10c      	bne.n	8001c96 <__eqdf2+0x5a>
 8001c7c:	2001      	movs	r0, #1
 8001c7e:	45c4      	cmp	ip, r8
 8001c80:	d109      	bne.n	8001c96 <__eqdf2+0x5a>
 8001c82:	4559      	cmp	r1, fp
 8001c84:	d017      	beq.n	8001cb6 <__eqdf2+0x7a>
 8001c86:	2c00      	cmp	r4, #0
 8001c88:	d105      	bne.n	8001c96 <__eqdf2+0x5a>
 8001c8a:	0030      	movs	r0, r6
 8001c8c:	4328      	orrs	r0, r5
 8001c8e:	1e43      	subs	r3, r0, #1
 8001c90:	4198      	sbcs	r0, r3
 8001c92:	e000      	b.n	8001c96 <__eqdf2+0x5a>
 8001c94:	2001      	movs	r0, #1
 8001c96:	bcf0      	pop	{r4, r5, r6, r7}
 8001c98:	46bb      	mov	fp, r7
 8001c9a:	46b2      	mov	sl, r6
 8001c9c:	46a9      	mov	r9, r5
 8001c9e:	46a0      	mov	r8, r4
 8001ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ca2:	0033      	movs	r3, r6
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	432b      	orrs	r3, r5
 8001ca8:	d1f5      	bne.n	8001c96 <__eqdf2+0x5a>
 8001caa:	42a2      	cmp	r2, r4
 8001cac:	d1f3      	bne.n	8001c96 <__eqdf2+0x5a>
 8001cae:	464b      	mov	r3, r9
 8001cb0:	433b      	orrs	r3, r7
 8001cb2:	d1f0      	bne.n	8001c96 <__eqdf2+0x5a>
 8001cb4:	e7e2      	b.n	8001c7c <__eqdf2+0x40>
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	e7ed      	b.n	8001c96 <__eqdf2+0x5a>
 8001cba:	46c0      	nop			; (mov r8, r8)
 8001cbc:	000007ff 	.word	0x000007ff

08001cc0 <__gedf2>:
 8001cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cc2:	4647      	mov	r7, r8
 8001cc4:	46ce      	mov	lr, r9
 8001cc6:	0004      	movs	r4, r0
 8001cc8:	0018      	movs	r0, r3
 8001cca:	0016      	movs	r6, r2
 8001ccc:	031b      	lsls	r3, r3, #12
 8001cce:	0b1b      	lsrs	r3, r3, #12
 8001cd0:	4d2d      	ldr	r5, [pc, #180]	; (8001d88 <__gedf2+0xc8>)
 8001cd2:	004a      	lsls	r2, r1, #1
 8001cd4:	4699      	mov	r9, r3
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	0043      	lsls	r3, r0, #1
 8001cda:	030f      	lsls	r7, r1, #12
 8001cdc:	46a4      	mov	ip, r4
 8001cde:	46b0      	mov	r8, r6
 8001ce0:	0b3f      	lsrs	r7, r7, #12
 8001ce2:	0d52      	lsrs	r2, r2, #21
 8001ce4:	0fc9      	lsrs	r1, r1, #31
 8001ce6:	0d5b      	lsrs	r3, r3, #21
 8001ce8:	0fc0      	lsrs	r0, r0, #31
 8001cea:	42aa      	cmp	r2, r5
 8001cec:	d021      	beq.n	8001d32 <__gedf2+0x72>
 8001cee:	42ab      	cmp	r3, r5
 8001cf0:	d013      	beq.n	8001d1a <__gedf2+0x5a>
 8001cf2:	2a00      	cmp	r2, #0
 8001cf4:	d122      	bne.n	8001d3c <__gedf2+0x7c>
 8001cf6:	433c      	orrs	r4, r7
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d102      	bne.n	8001d02 <__gedf2+0x42>
 8001cfc:	464d      	mov	r5, r9
 8001cfe:	432e      	orrs	r6, r5
 8001d00:	d022      	beq.n	8001d48 <__gedf2+0x88>
 8001d02:	2c00      	cmp	r4, #0
 8001d04:	d010      	beq.n	8001d28 <__gedf2+0x68>
 8001d06:	4281      	cmp	r1, r0
 8001d08:	d022      	beq.n	8001d50 <__gedf2+0x90>
 8001d0a:	2002      	movs	r0, #2
 8001d0c:	3901      	subs	r1, #1
 8001d0e:	4008      	ands	r0, r1
 8001d10:	3801      	subs	r0, #1
 8001d12:	bcc0      	pop	{r6, r7}
 8001d14:	46b9      	mov	r9, r7
 8001d16:	46b0      	mov	r8, r6
 8001d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d1a:	464d      	mov	r5, r9
 8001d1c:	432e      	orrs	r6, r5
 8001d1e:	d129      	bne.n	8001d74 <__gedf2+0xb4>
 8001d20:	2a00      	cmp	r2, #0
 8001d22:	d1f0      	bne.n	8001d06 <__gedf2+0x46>
 8001d24:	433c      	orrs	r4, r7
 8001d26:	d1ee      	bne.n	8001d06 <__gedf2+0x46>
 8001d28:	2800      	cmp	r0, #0
 8001d2a:	d1f2      	bne.n	8001d12 <__gedf2+0x52>
 8001d2c:	2001      	movs	r0, #1
 8001d2e:	4240      	negs	r0, r0
 8001d30:	e7ef      	b.n	8001d12 <__gedf2+0x52>
 8001d32:	003d      	movs	r5, r7
 8001d34:	4325      	orrs	r5, r4
 8001d36:	d11d      	bne.n	8001d74 <__gedf2+0xb4>
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d0ee      	beq.n	8001d1a <__gedf2+0x5a>
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1e2      	bne.n	8001d06 <__gedf2+0x46>
 8001d40:	464c      	mov	r4, r9
 8001d42:	4326      	orrs	r6, r4
 8001d44:	d1df      	bne.n	8001d06 <__gedf2+0x46>
 8001d46:	e7e0      	b.n	8001d0a <__gedf2+0x4a>
 8001d48:	2000      	movs	r0, #0
 8001d4a:	2c00      	cmp	r4, #0
 8001d4c:	d0e1      	beq.n	8001d12 <__gedf2+0x52>
 8001d4e:	e7dc      	b.n	8001d0a <__gedf2+0x4a>
 8001d50:	429a      	cmp	r2, r3
 8001d52:	dc0a      	bgt.n	8001d6a <__gedf2+0xaa>
 8001d54:	dbe8      	blt.n	8001d28 <__gedf2+0x68>
 8001d56:	454f      	cmp	r7, r9
 8001d58:	d8d7      	bhi.n	8001d0a <__gedf2+0x4a>
 8001d5a:	d00e      	beq.n	8001d7a <__gedf2+0xba>
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	454f      	cmp	r7, r9
 8001d60:	d2d7      	bcs.n	8001d12 <__gedf2+0x52>
 8001d62:	2900      	cmp	r1, #0
 8001d64:	d0e2      	beq.n	8001d2c <__gedf2+0x6c>
 8001d66:	0008      	movs	r0, r1
 8001d68:	e7d3      	b.n	8001d12 <__gedf2+0x52>
 8001d6a:	4243      	negs	r3, r0
 8001d6c:	4158      	adcs	r0, r3
 8001d6e:	0040      	lsls	r0, r0, #1
 8001d70:	3801      	subs	r0, #1
 8001d72:	e7ce      	b.n	8001d12 <__gedf2+0x52>
 8001d74:	2002      	movs	r0, #2
 8001d76:	4240      	negs	r0, r0
 8001d78:	e7cb      	b.n	8001d12 <__gedf2+0x52>
 8001d7a:	45c4      	cmp	ip, r8
 8001d7c:	d8c5      	bhi.n	8001d0a <__gedf2+0x4a>
 8001d7e:	2000      	movs	r0, #0
 8001d80:	45c4      	cmp	ip, r8
 8001d82:	d2c6      	bcs.n	8001d12 <__gedf2+0x52>
 8001d84:	e7ed      	b.n	8001d62 <__gedf2+0xa2>
 8001d86:	46c0      	nop			; (mov r8, r8)
 8001d88:	000007ff 	.word	0x000007ff

08001d8c <__ledf2>:
 8001d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d8e:	4647      	mov	r7, r8
 8001d90:	46ce      	mov	lr, r9
 8001d92:	0004      	movs	r4, r0
 8001d94:	0018      	movs	r0, r3
 8001d96:	0016      	movs	r6, r2
 8001d98:	031b      	lsls	r3, r3, #12
 8001d9a:	0b1b      	lsrs	r3, r3, #12
 8001d9c:	4d2c      	ldr	r5, [pc, #176]	; (8001e50 <__ledf2+0xc4>)
 8001d9e:	004a      	lsls	r2, r1, #1
 8001da0:	4699      	mov	r9, r3
 8001da2:	b580      	push	{r7, lr}
 8001da4:	0043      	lsls	r3, r0, #1
 8001da6:	030f      	lsls	r7, r1, #12
 8001da8:	46a4      	mov	ip, r4
 8001daa:	46b0      	mov	r8, r6
 8001dac:	0b3f      	lsrs	r7, r7, #12
 8001dae:	0d52      	lsrs	r2, r2, #21
 8001db0:	0fc9      	lsrs	r1, r1, #31
 8001db2:	0d5b      	lsrs	r3, r3, #21
 8001db4:	0fc0      	lsrs	r0, r0, #31
 8001db6:	42aa      	cmp	r2, r5
 8001db8:	d00d      	beq.n	8001dd6 <__ledf2+0x4a>
 8001dba:	42ab      	cmp	r3, r5
 8001dbc:	d010      	beq.n	8001de0 <__ledf2+0x54>
 8001dbe:	2a00      	cmp	r2, #0
 8001dc0:	d127      	bne.n	8001e12 <__ledf2+0x86>
 8001dc2:	433c      	orrs	r4, r7
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d111      	bne.n	8001dec <__ledf2+0x60>
 8001dc8:	464d      	mov	r5, r9
 8001dca:	432e      	orrs	r6, r5
 8001dcc:	d10e      	bne.n	8001dec <__ledf2+0x60>
 8001dce:	2000      	movs	r0, #0
 8001dd0:	2c00      	cmp	r4, #0
 8001dd2:	d015      	beq.n	8001e00 <__ledf2+0x74>
 8001dd4:	e00e      	b.n	8001df4 <__ledf2+0x68>
 8001dd6:	003d      	movs	r5, r7
 8001dd8:	4325      	orrs	r5, r4
 8001dda:	d110      	bne.n	8001dfe <__ledf2+0x72>
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d118      	bne.n	8001e12 <__ledf2+0x86>
 8001de0:	464d      	mov	r5, r9
 8001de2:	432e      	orrs	r6, r5
 8001de4:	d10b      	bne.n	8001dfe <__ledf2+0x72>
 8001de6:	2a00      	cmp	r2, #0
 8001de8:	d102      	bne.n	8001df0 <__ledf2+0x64>
 8001dea:	433c      	orrs	r4, r7
 8001dec:	2c00      	cmp	r4, #0
 8001dee:	d00b      	beq.n	8001e08 <__ledf2+0x7c>
 8001df0:	4281      	cmp	r1, r0
 8001df2:	d014      	beq.n	8001e1e <__ledf2+0x92>
 8001df4:	2002      	movs	r0, #2
 8001df6:	3901      	subs	r1, #1
 8001df8:	4008      	ands	r0, r1
 8001dfa:	3801      	subs	r0, #1
 8001dfc:	e000      	b.n	8001e00 <__ledf2+0x74>
 8001dfe:	2002      	movs	r0, #2
 8001e00:	bcc0      	pop	{r6, r7}
 8001e02:	46b9      	mov	r9, r7
 8001e04:	46b0      	mov	r8, r6
 8001e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e08:	2800      	cmp	r0, #0
 8001e0a:	d1f9      	bne.n	8001e00 <__ledf2+0x74>
 8001e0c:	2001      	movs	r0, #1
 8001e0e:	4240      	negs	r0, r0
 8001e10:	e7f6      	b.n	8001e00 <__ledf2+0x74>
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1ec      	bne.n	8001df0 <__ledf2+0x64>
 8001e16:	464c      	mov	r4, r9
 8001e18:	4326      	orrs	r6, r4
 8001e1a:	d1e9      	bne.n	8001df0 <__ledf2+0x64>
 8001e1c:	e7ea      	b.n	8001df4 <__ledf2+0x68>
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	dd04      	ble.n	8001e2c <__ledf2+0xa0>
 8001e22:	4243      	negs	r3, r0
 8001e24:	4158      	adcs	r0, r3
 8001e26:	0040      	lsls	r0, r0, #1
 8001e28:	3801      	subs	r0, #1
 8001e2a:	e7e9      	b.n	8001e00 <__ledf2+0x74>
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	dbeb      	blt.n	8001e08 <__ledf2+0x7c>
 8001e30:	454f      	cmp	r7, r9
 8001e32:	d8df      	bhi.n	8001df4 <__ledf2+0x68>
 8001e34:	d006      	beq.n	8001e44 <__ledf2+0xb8>
 8001e36:	2000      	movs	r0, #0
 8001e38:	454f      	cmp	r7, r9
 8001e3a:	d2e1      	bcs.n	8001e00 <__ledf2+0x74>
 8001e3c:	2900      	cmp	r1, #0
 8001e3e:	d0e5      	beq.n	8001e0c <__ledf2+0x80>
 8001e40:	0008      	movs	r0, r1
 8001e42:	e7dd      	b.n	8001e00 <__ledf2+0x74>
 8001e44:	45c4      	cmp	ip, r8
 8001e46:	d8d5      	bhi.n	8001df4 <__ledf2+0x68>
 8001e48:	2000      	movs	r0, #0
 8001e4a:	45c4      	cmp	ip, r8
 8001e4c:	d2d8      	bcs.n	8001e00 <__ledf2+0x74>
 8001e4e:	e7f5      	b.n	8001e3c <__ledf2+0xb0>
 8001e50:	000007ff 	.word	0x000007ff

08001e54 <__aeabi_dmul>:
 8001e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e56:	4657      	mov	r7, sl
 8001e58:	464e      	mov	r6, r9
 8001e5a:	4645      	mov	r5, r8
 8001e5c:	46de      	mov	lr, fp
 8001e5e:	b5e0      	push	{r5, r6, r7, lr}
 8001e60:	4698      	mov	r8, r3
 8001e62:	030c      	lsls	r4, r1, #12
 8001e64:	004b      	lsls	r3, r1, #1
 8001e66:	0006      	movs	r6, r0
 8001e68:	4692      	mov	sl, r2
 8001e6a:	b087      	sub	sp, #28
 8001e6c:	0b24      	lsrs	r4, r4, #12
 8001e6e:	0d5b      	lsrs	r3, r3, #21
 8001e70:	0fcf      	lsrs	r7, r1, #31
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d100      	bne.n	8001e78 <__aeabi_dmul+0x24>
 8001e76:	e15c      	b.n	8002132 <__aeabi_dmul+0x2de>
 8001e78:	4ad9      	ldr	r2, [pc, #868]	; (80021e0 <__aeabi_dmul+0x38c>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d100      	bne.n	8001e80 <__aeabi_dmul+0x2c>
 8001e7e:	e175      	b.n	800216c <__aeabi_dmul+0x318>
 8001e80:	0f42      	lsrs	r2, r0, #29
 8001e82:	00e4      	lsls	r4, r4, #3
 8001e84:	4314      	orrs	r4, r2
 8001e86:	2280      	movs	r2, #128	; 0x80
 8001e88:	0412      	lsls	r2, r2, #16
 8001e8a:	4314      	orrs	r4, r2
 8001e8c:	4ad5      	ldr	r2, [pc, #852]	; (80021e4 <__aeabi_dmul+0x390>)
 8001e8e:	00c5      	lsls	r5, r0, #3
 8001e90:	4694      	mov	ip, r2
 8001e92:	4463      	add	r3, ip
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	2300      	movs	r3, #0
 8001e98:	4699      	mov	r9, r3
 8001e9a:	469b      	mov	fp, r3
 8001e9c:	4643      	mov	r3, r8
 8001e9e:	4642      	mov	r2, r8
 8001ea0:	031e      	lsls	r6, r3, #12
 8001ea2:	0fd2      	lsrs	r2, r2, #31
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	4650      	mov	r0, sl
 8001ea8:	4690      	mov	r8, r2
 8001eaa:	0b36      	lsrs	r6, r6, #12
 8001eac:	0d5b      	lsrs	r3, r3, #21
 8001eae:	d100      	bne.n	8001eb2 <__aeabi_dmul+0x5e>
 8001eb0:	e120      	b.n	80020f4 <__aeabi_dmul+0x2a0>
 8001eb2:	4acb      	ldr	r2, [pc, #812]	; (80021e0 <__aeabi_dmul+0x38c>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d100      	bne.n	8001eba <__aeabi_dmul+0x66>
 8001eb8:	e162      	b.n	8002180 <__aeabi_dmul+0x32c>
 8001eba:	49ca      	ldr	r1, [pc, #808]	; (80021e4 <__aeabi_dmul+0x390>)
 8001ebc:	0f42      	lsrs	r2, r0, #29
 8001ebe:	468c      	mov	ip, r1
 8001ec0:	9900      	ldr	r1, [sp, #0]
 8001ec2:	4463      	add	r3, ip
 8001ec4:	00f6      	lsls	r6, r6, #3
 8001ec6:	468c      	mov	ip, r1
 8001ec8:	4316      	orrs	r6, r2
 8001eca:	2280      	movs	r2, #128	; 0x80
 8001ecc:	449c      	add	ip, r3
 8001ece:	0412      	lsls	r2, r2, #16
 8001ed0:	4663      	mov	r3, ip
 8001ed2:	4316      	orrs	r6, r2
 8001ed4:	00c2      	lsls	r2, r0, #3
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	9900      	ldr	r1, [sp, #0]
 8001edc:	4643      	mov	r3, r8
 8001ede:	3101      	adds	r1, #1
 8001ee0:	468c      	mov	ip, r1
 8001ee2:	4649      	mov	r1, r9
 8001ee4:	407b      	eors	r3, r7
 8001ee6:	9301      	str	r3, [sp, #4]
 8001ee8:	290f      	cmp	r1, #15
 8001eea:	d826      	bhi.n	8001f3a <__aeabi_dmul+0xe6>
 8001eec:	4bbe      	ldr	r3, [pc, #760]	; (80021e8 <__aeabi_dmul+0x394>)
 8001eee:	0089      	lsls	r1, r1, #2
 8001ef0:	5859      	ldr	r1, [r3, r1]
 8001ef2:	468f      	mov	pc, r1
 8001ef4:	4643      	mov	r3, r8
 8001ef6:	9301      	str	r3, [sp, #4]
 8001ef8:	0034      	movs	r4, r6
 8001efa:	0015      	movs	r5, r2
 8001efc:	4683      	mov	fp, r0
 8001efe:	465b      	mov	r3, fp
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d016      	beq.n	8001f32 <__aeabi_dmul+0xde>
 8001f04:	2b03      	cmp	r3, #3
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dmul+0xb6>
 8001f08:	e203      	b.n	8002312 <__aeabi_dmul+0x4be>
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d000      	beq.n	8001f10 <__aeabi_dmul+0xbc>
 8001f0e:	e0cd      	b.n	80020ac <__aeabi_dmul+0x258>
 8001f10:	2200      	movs	r2, #0
 8001f12:	2400      	movs	r4, #0
 8001f14:	2500      	movs	r5, #0
 8001f16:	9b01      	ldr	r3, [sp, #4]
 8001f18:	0512      	lsls	r2, r2, #20
 8001f1a:	4322      	orrs	r2, r4
 8001f1c:	07db      	lsls	r3, r3, #31
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	0028      	movs	r0, r5
 8001f22:	0011      	movs	r1, r2
 8001f24:	b007      	add	sp, #28
 8001f26:	bcf0      	pop	{r4, r5, r6, r7}
 8001f28:	46bb      	mov	fp, r7
 8001f2a:	46b2      	mov	sl, r6
 8001f2c:	46a9      	mov	r9, r5
 8001f2e:	46a0      	mov	r8, r4
 8001f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f32:	2400      	movs	r4, #0
 8001f34:	2500      	movs	r5, #0
 8001f36:	4aaa      	ldr	r2, [pc, #680]	; (80021e0 <__aeabi_dmul+0x38c>)
 8001f38:	e7ed      	b.n	8001f16 <__aeabi_dmul+0xc2>
 8001f3a:	0c28      	lsrs	r0, r5, #16
 8001f3c:	042d      	lsls	r5, r5, #16
 8001f3e:	0c2d      	lsrs	r5, r5, #16
 8001f40:	002b      	movs	r3, r5
 8001f42:	0c11      	lsrs	r1, r2, #16
 8001f44:	0412      	lsls	r2, r2, #16
 8001f46:	0c12      	lsrs	r2, r2, #16
 8001f48:	4353      	muls	r3, r2
 8001f4a:	4698      	mov	r8, r3
 8001f4c:	0013      	movs	r3, r2
 8001f4e:	002f      	movs	r7, r5
 8001f50:	4343      	muls	r3, r0
 8001f52:	4699      	mov	r9, r3
 8001f54:	434f      	muls	r7, r1
 8001f56:	444f      	add	r7, r9
 8001f58:	46bb      	mov	fp, r7
 8001f5a:	4647      	mov	r7, r8
 8001f5c:	000b      	movs	r3, r1
 8001f5e:	0c3f      	lsrs	r7, r7, #16
 8001f60:	46ba      	mov	sl, r7
 8001f62:	4343      	muls	r3, r0
 8001f64:	44da      	add	sl, fp
 8001f66:	9302      	str	r3, [sp, #8]
 8001f68:	45d1      	cmp	r9, sl
 8001f6a:	d904      	bls.n	8001f76 <__aeabi_dmul+0x122>
 8001f6c:	2780      	movs	r7, #128	; 0x80
 8001f6e:	027f      	lsls	r7, r7, #9
 8001f70:	46b9      	mov	r9, r7
 8001f72:	444b      	add	r3, r9
 8001f74:	9302      	str	r3, [sp, #8]
 8001f76:	4653      	mov	r3, sl
 8001f78:	0c1b      	lsrs	r3, r3, #16
 8001f7a:	469b      	mov	fp, r3
 8001f7c:	4653      	mov	r3, sl
 8001f7e:	041f      	lsls	r7, r3, #16
 8001f80:	4643      	mov	r3, r8
 8001f82:	041b      	lsls	r3, r3, #16
 8001f84:	0c1b      	lsrs	r3, r3, #16
 8001f86:	4698      	mov	r8, r3
 8001f88:	003b      	movs	r3, r7
 8001f8a:	4443      	add	r3, r8
 8001f8c:	9304      	str	r3, [sp, #16]
 8001f8e:	0c33      	lsrs	r3, r6, #16
 8001f90:	0436      	lsls	r6, r6, #16
 8001f92:	0c36      	lsrs	r6, r6, #16
 8001f94:	4698      	mov	r8, r3
 8001f96:	0033      	movs	r3, r6
 8001f98:	4343      	muls	r3, r0
 8001f9a:	4699      	mov	r9, r3
 8001f9c:	4643      	mov	r3, r8
 8001f9e:	4343      	muls	r3, r0
 8001fa0:	002f      	movs	r7, r5
 8001fa2:	469a      	mov	sl, r3
 8001fa4:	4643      	mov	r3, r8
 8001fa6:	4377      	muls	r7, r6
 8001fa8:	435d      	muls	r5, r3
 8001faa:	0c38      	lsrs	r0, r7, #16
 8001fac:	444d      	add	r5, r9
 8001fae:	1945      	adds	r5, r0, r5
 8001fb0:	45a9      	cmp	r9, r5
 8001fb2:	d903      	bls.n	8001fbc <__aeabi_dmul+0x168>
 8001fb4:	2380      	movs	r3, #128	; 0x80
 8001fb6:	025b      	lsls	r3, r3, #9
 8001fb8:	4699      	mov	r9, r3
 8001fba:	44ca      	add	sl, r9
 8001fbc:	043f      	lsls	r7, r7, #16
 8001fbe:	0c28      	lsrs	r0, r5, #16
 8001fc0:	0c3f      	lsrs	r7, r7, #16
 8001fc2:	042d      	lsls	r5, r5, #16
 8001fc4:	19ed      	adds	r5, r5, r7
 8001fc6:	0c27      	lsrs	r7, r4, #16
 8001fc8:	0424      	lsls	r4, r4, #16
 8001fca:	0c24      	lsrs	r4, r4, #16
 8001fcc:	0003      	movs	r3, r0
 8001fce:	0020      	movs	r0, r4
 8001fd0:	4350      	muls	r0, r2
 8001fd2:	437a      	muls	r2, r7
 8001fd4:	4691      	mov	r9, r2
 8001fd6:	003a      	movs	r2, r7
 8001fd8:	4453      	add	r3, sl
 8001fda:	9305      	str	r3, [sp, #20]
 8001fdc:	0c03      	lsrs	r3, r0, #16
 8001fde:	469a      	mov	sl, r3
 8001fe0:	434a      	muls	r2, r1
 8001fe2:	4361      	muls	r1, r4
 8001fe4:	4449      	add	r1, r9
 8001fe6:	4451      	add	r1, sl
 8001fe8:	44ab      	add	fp, r5
 8001fea:	4589      	cmp	r9, r1
 8001fec:	d903      	bls.n	8001ff6 <__aeabi_dmul+0x1a2>
 8001fee:	2380      	movs	r3, #128	; 0x80
 8001ff0:	025b      	lsls	r3, r3, #9
 8001ff2:	4699      	mov	r9, r3
 8001ff4:	444a      	add	r2, r9
 8001ff6:	0400      	lsls	r0, r0, #16
 8001ff8:	0c0b      	lsrs	r3, r1, #16
 8001ffa:	0c00      	lsrs	r0, r0, #16
 8001ffc:	0409      	lsls	r1, r1, #16
 8001ffe:	1809      	adds	r1, r1, r0
 8002000:	0020      	movs	r0, r4
 8002002:	4699      	mov	r9, r3
 8002004:	4643      	mov	r3, r8
 8002006:	4370      	muls	r0, r6
 8002008:	435c      	muls	r4, r3
 800200a:	437e      	muls	r6, r7
 800200c:	435f      	muls	r7, r3
 800200e:	0c03      	lsrs	r3, r0, #16
 8002010:	4698      	mov	r8, r3
 8002012:	19a4      	adds	r4, r4, r6
 8002014:	4444      	add	r4, r8
 8002016:	444a      	add	r2, r9
 8002018:	9703      	str	r7, [sp, #12]
 800201a:	42a6      	cmp	r6, r4
 800201c:	d904      	bls.n	8002028 <__aeabi_dmul+0x1d4>
 800201e:	2380      	movs	r3, #128	; 0x80
 8002020:	025b      	lsls	r3, r3, #9
 8002022:	4698      	mov	r8, r3
 8002024:	4447      	add	r7, r8
 8002026:	9703      	str	r7, [sp, #12]
 8002028:	0423      	lsls	r3, r4, #16
 800202a:	9e02      	ldr	r6, [sp, #8]
 800202c:	469a      	mov	sl, r3
 800202e:	9b05      	ldr	r3, [sp, #20]
 8002030:	445e      	add	r6, fp
 8002032:	4698      	mov	r8, r3
 8002034:	42ae      	cmp	r6, r5
 8002036:	41ad      	sbcs	r5, r5
 8002038:	1876      	adds	r6, r6, r1
 800203a:	428e      	cmp	r6, r1
 800203c:	4189      	sbcs	r1, r1
 800203e:	0400      	lsls	r0, r0, #16
 8002040:	0c00      	lsrs	r0, r0, #16
 8002042:	4450      	add	r0, sl
 8002044:	4440      	add	r0, r8
 8002046:	426d      	negs	r5, r5
 8002048:	1947      	adds	r7, r0, r5
 800204a:	46b8      	mov	r8, r7
 800204c:	4693      	mov	fp, r2
 800204e:	4249      	negs	r1, r1
 8002050:	4689      	mov	r9, r1
 8002052:	44c3      	add	fp, r8
 8002054:	44d9      	add	r9, fp
 8002056:	4298      	cmp	r0, r3
 8002058:	4180      	sbcs	r0, r0
 800205a:	45a8      	cmp	r8, r5
 800205c:	41ad      	sbcs	r5, r5
 800205e:	4593      	cmp	fp, r2
 8002060:	4192      	sbcs	r2, r2
 8002062:	4589      	cmp	r9, r1
 8002064:	4189      	sbcs	r1, r1
 8002066:	426d      	negs	r5, r5
 8002068:	4240      	negs	r0, r0
 800206a:	4328      	orrs	r0, r5
 800206c:	0c24      	lsrs	r4, r4, #16
 800206e:	4252      	negs	r2, r2
 8002070:	4249      	negs	r1, r1
 8002072:	430a      	orrs	r2, r1
 8002074:	9b03      	ldr	r3, [sp, #12]
 8002076:	1900      	adds	r0, r0, r4
 8002078:	1880      	adds	r0, r0, r2
 800207a:	18c7      	adds	r7, r0, r3
 800207c:	464b      	mov	r3, r9
 800207e:	0ddc      	lsrs	r4, r3, #23
 8002080:	9b04      	ldr	r3, [sp, #16]
 8002082:	0275      	lsls	r5, r6, #9
 8002084:	431d      	orrs	r5, r3
 8002086:	1e6a      	subs	r2, r5, #1
 8002088:	4195      	sbcs	r5, r2
 800208a:	464b      	mov	r3, r9
 800208c:	0df6      	lsrs	r6, r6, #23
 800208e:	027f      	lsls	r7, r7, #9
 8002090:	4335      	orrs	r5, r6
 8002092:	025a      	lsls	r2, r3, #9
 8002094:	433c      	orrs	r4, r7
 8002096:	4315      	orrs	r5, r2
 8002098:	01fb      	lsls	r3, r7, #7
 800209a:	d400      	bmi.n	800209e <__aeabi_dmul+0x24a>
 800209c:	e11c      	b.n	80022d8 <__aeabi_dmul+0x484>
 800209e:	2101      	movs	r1, #1
 80020a0:	086a      	lsrs	r2, r5, #1
 80020a2:	400d      	ands	r5, r1
 80020a4:	4315      	orrs	r5, r2
 80020a6:	07e2      	lsls	r2, r4, #31
 80020a8:	4315      	orrs	r5, r2
 80020aa:	0864      	lsrs	r4, r4, #1
 80020ac:	494f      	ldr	r1, [pc, #316]	; (80021ec <__aeabi_dmul+0x398>)
 80020ae:	4461      	add	r1, ip
 80020b0:	2900      	cmp	r1, #0
 80020b2:	dc00      	bgt.n	80020b6 <__aeabi_dmul+0x262>
 80020b4:	e0b0      	b.n	8002218 <__aeabi_dmul+0x3c4>
 80020b6:	076b      	lsls	r3, r5, #29
 80020b8:	d009      	beq.n	80020ce <__aeabi_dmul+0x27a>
 80020ba:	220f      	movs	r2, #15
 80020bc:	402a      	ands	r2, r5
 80020be:	2a04      	cmp	r2, #4
 80020c0:	d005      	beq.n	80020ce <__aeabi_dmul+0x27a>
 80020c2:	1d2a      	adds	r2, r5, #4
 80020c4:	42aa      	cmp	r2, r5
 80020c6:	41ad      	sbcs	r5, r5
 80020c8:	426d      	negs	r5, r5
 80020ca:	1964      	adds	r4, r4, r5
 80020cc:	0015      	movs	r5, r2
 80020ce:	01e3      	lsls	r3, r4, #7
 80020d0:	d504      	bpl.n	80020dc <__aeabi_dmul+0x288>
 80020d2:	2180      	movs	r1, #128	; 0x80
 80020d4:	4a46      	ldr	r2, [pc, #280]	; (80021f0 <__aeabi_dmul+0x39c>)
 80020d6:	00c9      	lsls	r1, r1, #3
 80020d8:	4014      	ands	r4, r2
 80020da:	4461      	add	r1, ip
 80020dc:	4a45      	ldr	r2, [pc, #276]	; (80021f4 <__aeabi_dmul+0x3a0>)
 80020de:	4291      	cmp	r1, r2
 80020e0:	dd00      	ble.n	80020e4 <__aeabi_dmul+0x290>
 80020e2:	e726      	b.n	8001f32 <__aeabi_dmul+0xde>
 80020e4:	0762      	lsls	r2, r4, #29
 80020e6:	08ed      	lsrs	r5, r5, #3
 80020e8:	0264      	lsls	r4, r4, #9
 80020ea:	0549      	lsls	r1, r1, #21
 80020ec:	4315      	orrs	r5, r2
 80020ee:	0b24      	lsrs	r4, r4, #12
 80020f0:	0d4a      	lsrs	r2, r1, #21
 80020f2:	e710      	b.n	8001f16 <__aeabi_dmul+0xc2>
 80020f4:	4652      	mov	r2, sl
 80020f6:	4332      	orrs	r2, r6
 80020f8:	d100      	bne.n	80020fc <__aeabi_dmul+0x2a8>
 80020fa:	e07f      	b.n	80021fc <__aeabi_dmul+0x3a8>
 80020fc:	2e00      	cmp	r6, #0
 80020fe:	d100      	bne.n	8002102 <__aeabi_dmul+0x2ae>
 8002100:	e0dc      	b.n	80022bc <__aeabi_dmul+0x468>
 8002102:	0030      	movs	r0, r6
 8002104:	f000 fdd6 	bl	8002cb4 <__clzsi2>
 8002108:	0002      	movs	r2, r0
 800210a:	3a0b      	subs	r2, #11
 800210c:	231d      	movs	r3, #29
 800210e:	0001      	movs	r1, r0
 8002110:	1a9b      	subs	r3, r3, r2
 8002112:	4652      	mov	r2, sl
 8002114:	3908      	subs	r1, #8
 8002116:	40da      	lsrs	r2, r3
 8002118:	408e      	lsls	r6, r1
 800211a:	4316      	orrs	r6, r2
 800211c:	4652      	mov	r2, sl
 800211e:	408a      	lsls	r2, r1
 8002120:	9b00      	ldr	r3, [sp, #0]
 8002122:	4935      	ldr	r1, [pc, #212]	; (80021f8 <__aeabi_dmul+0x3a4>)
 8002124:	1a18      	subs	r0, r3, r0
 8002126:	0003      	movs	r3, r0
 8002128:	468c      	mov	ip, r1
 800212a:	4463      	add	r3, ip
 800212c:	2000      	movs	r0, #0
 800212e:	9300      	str	r3, [sp, #0]
 8002130:	e6d3      	b.n	8001eda <__aeabi_dmul+0x86>
 8002132:	0025      	movs	r5, r4
 8002134:	4305      	orrs	r5, r0
 8002136:	d04a      	beq.n	80021ce <__aeabi_dmul+0x37a>
 8002138:	2c00      	cmp	r4, #0
 800213a:	d100      	bne.n	800213e <__aeabi_dmul+0x2ea>
 800213c:	e0b0      	b.n	80022a0 <__aeabi_dmul+0x44c>
 800213e:	0020      	movs	r0, r4
 8002140:	f000 fdb8 	bl	8002cb4 <__clzsi2>
 8002144:	0001      	movs	r1, r0
 8002146:	0002      	movs	r2, r0
 8002148:	390b      	subs	r1, #11
 800214a:	231d      	movs	r3, #29
 800214c:	0010      	movs	r0, r2
 800214e:	1a5b      	subs	r3, r3, r1
 8002150:	0031      	movs	r1, r6
 8002152:	0035      	movs	r5, r6
 8002154:	3808      	subs	r0, #8
 8002156:	4084      	lsls	r4, r0
 8002158:	40d9      	lsrs	r1, r3
 800215a:	4085      	lsls	r5, r0
 800215c:	430c      	orrs	r4, r1
 800215e:	4826      	ldr	r0, [pc, #152]	; (80021f8 <__aeabi_dmul+0x3a4>)
 8002160:	1a83      	subs	r3, r0, r2
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	2300      	movs	r3, #0
 8002166:	4699      	mov	r9, r3
 8002168:	469b      	mov	fp, r3
 800216a:	e697      	b.n	8001e9c <__aeabi_dmul+0x48>
 800216c:	0005      	movs	r5, r0
 800216e:	4325      	orrs	r5, r4
 8002170:	d126      	bne.n	80021c0 <__aeabi_dmul+0x36c>
 8002172:	2208      	movs	r2, #8
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	2302      	movs	r3, #2
 8002178:	2400      	movs	r4, #0
 800217a:	4691      	mov	r9, r2
 800217c:	469b      	mov	fp, r3
 800217e:	e68d      	b.n	8001e9c <__aeabi_dmul+0x48>
 8002180:	4652      	mov	r2, sl
 8002182:	9b00      	ldr	r3, [sp, #0]
 8002184:	4332      	orrs	r2, r6
 8002186:	d110      	bne.n	80021aa <__aeabi_dmul+0x356>
 8002188:	4915      	ldr	r1, [pc, #84]	; (80021e0 <__aeabi_dmul+0x38c>)
 800218a:	2600      	movs	r6, #0
 800218c:	468c      	mov	ip, r1
 800218e:	4463      	add	r3, ip
 8002190:	4649      	mov	r1, r9
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	2302      	movs	r3, #2
 8002196:	4319      	orrs	r1, r3
 8002198:	4689      	mov	r9, r1
 800219a:	2002      	movs	r0, #2
 800219c:	e69d      	b.n	8001eda <__aeabi_dmul+0x86>
 800219e:	465b      	mov	r3, fp
 80021a0:	9701      	str	r7, [sp, #4]
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d000      	beq.n	80021a8 <__aeabi_dmul+0x354>
 80021a6:	e6ad      	b.n	8001f04 <__aeabi_dmul+0xb0>
 80021a8:	e6c3      	b.n	8001f32 <__aeabi_dmul+0xde>
 80021aa:	4a0d      	ldr	r2, [pc, #52]	; (80021e0 <__aeabi_dmul+0x38c>)
 80021ac:	2003      	movs	r0, #3
 80021ae:	4694      	mov	ip, r2
 80021b0:	4463      	add	r3, ip
 80021b2:	464a      	mov	r2, r9
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	2303      	movs	r3, #3
 80021b8:	431a      	orrs	r2, r3
 80021ba:	4691      	mov	r9, r2
 80021bc:	4652      	mov	r2, sl
 80021be:	e68c      	b.n	8001eda <__aeabi_dmul+0x86>
 80021c0:	220c      	movs	r2, #12
 80021c2:	9300      	str	r3, [sp, #0]
 80021c4:	2303      	movs	r3, #3
 80021c6:	0005      	movs	r5, r0
 80021c8:	4691      	mov	r9, r2
 80021ca:	469b      	mov	fp, r3
 80021cc:	e666      	b.n	8001e9c <__aeabi_dmul+0x48>
 80021ce:	2304      	movs	r3, #4
 80021d0:	4699      	mov	r9, r3
 80021d2:	2300      	movs	r3, #0
 80021d4:	9300      	str	r3, [sp, #0]
 80021d6:	3301      	adds	r3, #1
 80021d8:	2400      	movs	r4, #0
 80021da:	469b      	mov	fp, r3
 80021dc:	e65e      	b.n	8001e9c <__aeabi_dmul+0x48>
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	000007ff 	.word	0x000007ff
 80021e4:	fffffc01 	.word	0xfffffc01
 80021e8:	0800b4b8 	.word	0x0800b4b8
 80021ec:	000003ff 	.word	0x000003ff
 80021f0:	feffffff 	.word	0xfeffffff
 80021f4:	000007fe 	.word	0x000007fe
 80021f8:	fffffc0d 	.word	0xfffffc0d
 80021fc:	4649      	mov	r1, r9
 80021fe:	2301      	movs	r3, #1
 8002200:	4319      	orrs	r1, r3
 8002202:	4689      	mov	r9, r1
 8002204:	2600      	movs	r6, #0
 8002206:	2001      	movs	r0, #1
 8002208:	e667      	b.n	8001eda <__aeabi_dmul+0x86>
 800220a:	2300      	movs	r3, #0
 800220c:	2480      	movs	r4, #128	; 0x80
 800220e:	2500      	movs	r5, #0
 8002210:	4a43      	ldr	r2, [pc, #268]	; (8002320 <__aeabi_dmul+0x4cc>)
 8002212:	9301      	str	r3, [sp, #4]
 8002214:	0324      	lsls	r4, r4, #12
 8002216:	e67e      	b.n	8001f16 <__aeabi_dmul+0xc2>
 8002218:	2001      	movs	r0, #1
 800221a:	1a40      	subs	r0, r0, r1
 800221c:	2838      	cmp	r0, #56	; 0x38
 800221e:	dd00      	ble.n	8002222 <__aeabi_dmul+0x3ce>
 8002220:	e676      	b.n	8001f10 <__aeabi_dmul+0xbc>
 8002222:	281f      	cmp	r0, #31
 8002224:	dd5b      	ble.n	80022de <__aeabi_dmul+0x48a>
 8002226:	221f      	movs	r2, #31
 8002228:	0023      	movs	r3, r4
 800222a:	4252      	negs	r2, r2
 800222c:	1a51      	subs	r1, r2, r1
 800222e:	40cb      	lsrs	r3, r1
 8002230:	0019      	movs	r1, r3
 8002232:	2820      	cmp	r0, #32
 8002234:	d003      	beq.n	800223e <__aeabi_dmul+0x3ea>
 8002236:	4a3b      	ldr	r2, [pc, #236]	; (8002324 <__aeabi_dmul+0x4d0>)
 8002238:	4462      	add	r2, ip
 800223a:	4094      	lsls	r4, r2
 800223c:	4325      	orrs	r5, r4
 800223e:	1e6a      	subs	r2, r5, #1
 8002240:	4195      	sbcs	r5, r2
 8002242:	002a      	movs	r2, r5
 8002244:	430a      	orrs	r2, r1
 8002246:	2107      	movs	r1, #7
 8002248:	000d      	movs	r5, r1
 800224a:	2400      	movs	r4, #0
 800224c:	4015      	ands	r5, r2
 800224e:	4211      	tst	r1, r2
 8002250:	d05b      	beq.n	800230a <__aeabi_dmul+0x4b6>
 8002252:	210f      	movs	r1, #15
 8002254:	2400      	movs	r4, #0
 8002256:	4011      	ands	r1, r2
 8002258:	2904      	cmp	r1, #4
 800225a:	d053      	beq.n	8002304 <__aeabi_dmul+0x4b0>
 800225c:	1d11      	adds	r1, r2, #4
 800225e:	4291      	cmp	r1, r2
 8002260:	4192      	sbcs	r2, r2
 8002262:	4252      	negs	r2, r2
 8002264:	18a4      	adds	r4, r4, r2
 8002266:	000a      	movs	r2, r1
 8002268:	0223      	lsls	r3, r4, #8
 800226a:	d54b      	bpl.n	8002304 <__aeabi_dmul+0x4b0>
 800226c:	2201      	movs	r2, #1
 800226e:	2400      	movs	r4, #0
 8002270:	2500      	movs	r5, #0
 8002272:	e650      	b.n	8001f16 <__aeabi_dmul+0xc2>
 8002274:	2380      	movs	r3, #128	; 0x80
 8002276:	031b      	lsls	r3, r3, #12
 8002278:	421c      	tst	r4, r3
 800227a:	d009      	beq.n	8002290 <__aeabi_dmul+0x43c>
 800227c:	421e      	tst	r6, r3
 800227e:	d107      	bne.n	8002290 <__aeabi_dmul+0x43c>
 8002280:	4333      	orrs	r3, r6
 8002282:	031c      	lsls	r4, r3, #12
 8002284:	4643      	mov	r3, r8
 8002286:	0015      	movs	r5, r2
 8002288:	0b24      	lsrs	r4, r4, #12
 800228a:	4a25      	ldr	r2, [pc, #148]	; (8002320 <__aeabi_dmul+0x4cc>)
 800228c:	9301      	str	r3, [sp, #4]
 800228e:	e642      	b.n	8001f16 <__aeabi_dmul+0xc2>
 8002290:	2280      	movs	r2, #128	; 0x80
 8002292:	0312      	lsls	r2, r2, #12
 8002294:	4314      	orrs	r4, r2
 8002296:	0324      	lsls	r4, r4, #12
 8002298:	4a21      	ldr	r2, [pc, #132]	; (8002320 <__aeabi_dmul+0x4cc>)
 800229a:	0b24      	lsrs	r4, r4, #12
 800229c:	9701      	str	r7, [sp, #4]
 800229e:	e63a      	b.n	8001f16 <__aeabi_dmul+0xc2>
 80022a0:	f000 fd08 	bl	8002cb4 <__clzsi2>
 80022a4:	0001      	movs	r1, r0
 80022a6:	0002      	movs	r2, r0
 80022a8:	3115      	adds	r1, #21
 80022aa:	3220      	adds	r2, #32
 80022ac:	291c      	cmp	r1, #28
 80022ae:	dc00      	bgt.n	80022b2 <__aeabi_dmul+0x45e>
 80022b0:	e74b      	b.n	800214a <__aeabi_dmul+0x2f6>
 80022b2:	0034      	movs	r4, r6
 80022b4:	3808      	subs	r0, #8
 80022b6:	2500      	movs	r5, #0
 80022b8:	4084      	lsls	r4, r0
 80022ba:	e750      	b.n	800215e <__aeabi_dmul+0x30a>
 80022bc:	f000 fcfa 	bl	8002cb4 <__clzsi2>
 80022c0:	0003      	movs	r3, r0
 80022c2:	001a      	movs	r2, r3
 80022c4:	3215      	adds	r2, #21
 80022c6:	3020      	adds	r0, #32
 80022c8:	2a1c      	cmp	r2, #28
 80022ca:	dc00      	bgt.n	80022ce <__aeabi_dmul+0x47a>
 80022cc:	e71e      	b.n	800210c <__aeabi_dmul+0x2b8>
 80022ce:	4656      	mov	r6, sl
 80022d0:	3b08      	subs	r3, #8
 80022d2:	2200      	movs	r2, #0
 80022d4:	409e      	lsls	r6, r3
 80022d6:	e723      	b.n	8002120 <__aeabi_dmul+0x2cc>
 80022d8:	9b00      	ldr	r3, [sp, #0]
 80022da:	469c      	mov	ip, r3
 80022dc:	e6e6      	b.n	80020ac <__aeabi_dmul+0x258>
 80022de:	4912      	ldr	r1, [pc, #72]	; (8002328 <__aeabi_dmul+0x4d4>)
 80022e0:	0022      	movs	r2, r4
 80022e2:	4461      	add	r1, ip
 80022e4:	002e      	movs	r6, r5
 80022e6:	408d      	lsls	r5, r1
 80022e8:	408a      	lsls	r2, r1
 80022ea:	40c6      	lsrs	r6, r0
 80022ec:	1e69      	subs	r1, r5, #1
 80022ee:	418d      	sbcs	r5, r1
 80022f0:	4332      	orrs	r2, r6
 80022f2:	432a      	orrs	r2, r5
 80022f4:	40c4      	lsrs	r4, r0
 80022f6:	0753      	lsls	r3, r2, #29
 80022f8:	d0b6      	beq.n	8002268 <__aeabi_dmul+0x414>
 80022fa:	210f      	movs	r1, #15
 80022fc:	4011      	ands	r1, r2
 80022fe:	2904      	cmp	r1, #4
 8002300:	d1ac      	bne.n	800225c <__aeabi_dmul+0x408>
 8002302:	e7b1      	b.n	8002268 <__aeabi_dmul+0x414>
 8002304:	0765      	lsls	r5, r4, #29
 8002306:	0264      	lsls	r4, r4, #9
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	08d2      	lsrs	r2, r2, #3
 800230c:	4315      	orrs	r5, r2
 800230e:	2200      	movs	r2, #0
 8002310:	e601      	b.n	8001f16 <__aeabi_dmul+0xc2>
 8002312:	2280      	movs	r2, #128	; 0x80
 8002314:	0312      	lsls	r2, r2, #12
 8002316:	4314      	orrs	r4, r2
 8002318:	0324      	lsls	r4, r4, #12
 800231a:	4a01      	ldr	r2, [pc, #4]	; (8002320 <__aeabi_dmul+0x4cc>)
 800231c:	0b24      	lsrs	r4, r4, #12
 800231e:	e5fa      	b.n	8001f16 <__aeabi_dmul+0xc2>
 8002320:	000007ff 	.word	0x000007ff
 8002324:	0000043e 	.word	0x0000043e
 8002328:	0000041e 	.word	0x0000041e

0800232c <__aeabi_dsub>:
 800232c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800232e:	4657      	mov	r7, sl
 8002330:	464e      	mov	r6, r9
 8002332:	4645      	mov	r5, r8
 8002334:	46de      	mov	lr, fp
 8002336:	b5e0      	push	{r5, r6, r7, lr}
 8002338:	001e      	movs	r6, r3
 800233a:	0017      	movs	r7, r2
 800233c:	004a      	lsls	r2, r1, #1
 800233e:	030b      	lsls	r3, r1, #12
 8002340:	0d52      	lsrs	r2, r2, #21
 8002342:	0a5b      	lsrs	r3, r3, #9
 8002344:	4690      	mov	r8, r2
 8002346:	0f42      	lsrs	r2, r0, #29
 8002348:	431a      	orrs	r2, r3
 800234a:	0fcd      	lsrs	r5, r1, #31
 800234c:	4ccd      	ldr	r4, [pc, #820]	; (8002684 <__aeabi_dsub+0x358>)
 800234e:	0331      	lsls	r1, r6, #12
 8002350:	00c3      	lsls	r3, r0, #3
 8002352:	4694      	mov	ip, r2
 8002354:	0070      	lsls	r0, r6, #1
 8002356:	0f7a      	lsrs	r2, r7, #29
 8002358:	0a49      	lsrs	r1, r1, #9
 800235a:	00ff      	lsls	r7, r7, #3
 800235c:	469a      	mov	sl, r3
 800235e:	46b9      	mov	r9, r7
 8002360:	0d40      	lsrs	r0, r0, #21
 8002362:	0ff6      	lsrs	r6, r6, #31
 8002364:	4311      	orrs	r1, r2
 8002366:	42a0      	cmp	r0, r4
 8002368:	d100      	bne.n	800236c <__aeabi_dsub+0x40>
 800236a:	e0b1      	b.n	80024d0 <__aeabi_dsub+0x1a4>
 800236c:	2201      	movs	r2, #1
 800236e:	4056      	eors	r6, r2
 8002370:	46b3      	mov	fp, r6
 8002372:	42b5      	cmp	r5, r6
 8002374:	d100      	bne.n	8002378 <__aeabi_dsub+0x4c>
 8002376:	e088      	b.n	800248a <__aeabi_dsub+0x15e>
 8002378:	4642      	mov	r2, r8
 800237a:	1a12      	subs	r2, r2, r0
 800237c:	2a00      	cmp	r2, #0
 800237e:	dc00      	bgt.n	8002382 <__aeabi_dsub+0x56>
 8002380:	e0ae      	b.n	80024e0 <__aeabi_dsub+0x1b4>
 8002382:	2800      	cmp	r0, #0
 8002384:	d100      	bne.n	8002388 <__aeabi_dsub+0x5c>
 8002386:	e0c1      	b.n	800250c <__aeabi_dsub+0x1e0>
 8002388:	48be      	ldr	r0, [pc, #760]	; (8002684 <__aeabi_dsub+0x358>)
 800238a:	4580      	cmp	r8, r0
 800238c:	d100      	bne.n	8002390 <__aeabi_dsub+0x64>
 800238e:	e151      	b.n	8002634 <__aeabi_dsub+0x308>
 8002390:	2080      	movs	r0, #128	; 0x80
 8002392:	0400      	lsls	r0, r0, #16
 8002394:	4301      	orrs	r1, r0
 8002396:	2a38      	cmp	r2, #56	; 0x38
 8002398:	dd00      	ble.n	800239c <__aeabi_dsub+0x70>
 800239a:	e17b      	b.n	8002694 <__aeabi_dsub+0x368>
 800239c:	2a1f      	cmp	r2, #31
 800239e:	dd00      	ble.n	80023a2 <__aeabi_dsub+0x76>
 80023a0:	e1ee      	b.n	8002780 <__aeabi_dsub+0x454>
 80023a2:	2020      	movs	r0, #32
 80023a4:	003e      	movs	r6, r7
 80023a6:	1a80      	subs	r0, r0, r2
 80023a8:	000c      	movs	r4, r1
 80023aa:	40d6      	lsrs	r6, r2
 80023ac:	40d1      	lsrs	r1, r2
 80023ae:	4087      	lsls	r7, r0
 80023b0:	4662      	mov	r2, ip
 80023b2:	4084      	lsls	r4, r0
 80023b4:	1a52      	subs	r2, r2, r1
 80023b6:	1e78      	subs	r0, r7, #1
 80023b8:	4187      	sbcs	r7, r0
 80023ba:	4694      	mov	ip, r2
 80023bc:	4334      	orrs	r4, r6
 80023be:	4327      	orrs	r7, r4
 80023c0:	1bdc      	subs	r4, r3, r7
 80023c2:	42a3      	cmp	r3, r4
 80023c4:	419b      	sbcs	r3, r3
 80023c6:	4662      	mov	r2, ip
 80023c8:	425b      	negs	r3, r3
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	4699      	mov	r9, r3
 80023ce:	464b      	mov	r3, r9
 80023d0:	021b      	lsls	r3, r3, #8
 80023d2:	d400      	bmi.n	80023d6 <__aeabi_dsub+0xaa>
 80023d4:	e118      	b.n	8002608 <__aeabi_dsub+0x2dc>
 80023d6:	464b      	mov	r3, r9
 80023d8:	0258      	lsls	r0, r3, #9
 80023da:	0a43      	lsrs	r3, r0, #9
 80023dc:	4699      	mov	r9, r3
 80023de:	464b      	mov	r3, r9
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d100      	bne.n	80023e6 <__aeabi_dsub+0xba>
 80023e4:	e137      	b.n	8002656 <__aeabi_dsub+0x32a>
 80023e6:	4648      	mov	r0, r9
 80023e8:	f000 fc64 	bl	8002cb4 <__clzsi2>
 80023ec:	0001      	movs	r1, r0
 80023ee:	3908      	subs	r1, #8
 80023f0:	2320      	movs	r3, #32
 80023f2:	0022      	movs	r2, r4
 80023f4:	4648      	mov	r0, r9
 80023f6:	1a5b      	subs	r3, r3, r1
 80023f8:	40da      	lsrs	r2, r3
 80023fa:	4088      	lsls	r0, r1
 80023fc:	408c      	lsls	r4, r1
 80023fe:	4643      	mov	r3, r8
 8002400:	4310      	orrs	r0, r2
 8002402:	4588      	cmp	r8, r1
 8002404:	dd00      	ble.n	8002408 <__aeabi_dsub+0xdc>
 8002406:	e136      	b.n	8002676 <__aeabi_dsub+0x34a>
 8002408:	1ac9      	subs	r1, r1, r3
 800240a:	1c4b      	adds	r3, r1, #1
 800240c:	2b1f      	cmp	r3, #31
 800240e:	dd00      	ble.n	8002412 <__aeabi_dsub+0xe6>
 8002410:	e0ea      	b.n	80025e8 <__aeabi_dsub+0x2bc>
 8002412:	2220      	movs	r2, #32
 8002414:	0026      	movs	r6, r4
 8002416:	1ad2      	subs	r2, r2, r3
 8002418:	0001      	movs	r1, r0
 800241a:	4094      	lsls	r4, r2
 800241c:	40de      	lsrs	r6, r3
 800241e:	40d8      	lsrs	r0, r3
 8002420:	2300      	movs	r3, #0
 8002422:	4091      	lsls	r1, r2
 8002424:	1e62      	subs	r2, r4, #1
 8002426:	4194      	sbcs	r4, r2
 8002428:	4681      	mov	r9, r0
 800242a:	4698      	mov	r8, r3
 800242c:	4331      	orrs	r1, r6
 800242e:	430c      	orrs	r4, r1
 8002430:	0763      	lsls	r3, r4, #29
 8002432:	d009      	beq.n	8002448 <__aeabi_dsub+0x11c>
 8002434:	230f      	movs	r3, #15
 8002436:	4023      	ands	r3, r4
 8002438:	2b04      	cmp	r3, #4
 800243a:	d005      	beq.n	8002448 <__aeabi_dsub+0x11c>
 800243c:	1d23      	adds	r3, r4, #4
 800243e:	42a3      	cmp	r3, r4
 8002440:	41a4      	sbcs	r4, r4
 8002442:	4264      	negs	r4, r4
 8002444:	44a1      	add	r9, r4
 8002446:	001c      	movs	r4, r3
 8002448:	464b      	mov	r3, r9
 800244a:	021b      	lsls	r3, r3, #8
 800244c:	d400      	bmi.n	8002450 <__aeabi_dsub+0x124>
 800244e:	e0de      	b.n	800260e <__aeabi_dsub+0x2e2>
 8002450:	4641      	mov	r1, r8
 8002452:	4b8c      	ldr	r3, [pc, #560]	; (8002684 <__aeabi_dsub+0x358>)
 8002454:	3101      	adds	r1, #1
 8002456:	4299      	cmp	r1, r3
 8002458:	d100      	bne.n	800245c <__aeabi_dsub+0x130>
 800245a:	e0e7      	b.n	800262c <__aeabi_dsub+0x300>
 800245c:	464b      	mov	r3, r9
 800245e:	488a      	ldr	r0, [pc, #552]	; (8002688 <__aeabi_dsub+0x35c>)
 8002460:	08e4      	lsrs	r4, r4, #3
 8002462:	4003      	ands	r3, r0
 8002464:	0018      	movs	r0, r3
 8002466:	0549      	lsls	r1, r1, #21
 8002468:	075b      	lsls	r3, r3, #29
 800246a:	0240      	lsls	r0, r0, #9
 800246c:	4323      	orrs	r3, r4
 800246e:	0d4a      	lsrs	r2, r1, #21
 8002470:	0b04      	lsrs	r4, r0, #12
 8002472:	0512      	lsls	r2, r2, #20
 8002474:	07ed      	lsls	r5, r5, #31
 8002476:	4322      	orrs	r2, r4
 8002478:	432a      	orrs	r2, r5
 800247a:	0018      	movs	r0, r3
 800247c:	0011      	movs	r1, r2
 800247e:	bcf0      	pop	{r4, r5, r6, r7}
 8002480:	46bb      	mov	fp, r7
 8002482:	46b2      	mov	sl, r6
 8002484:	46a9      	mov	r9, r5
 8002486:	46a0      	mov	r8, r4
 8002488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800248a:	4642      	mov	r2, r8
 800248c:	1a12      	subs	r2, r2, r0
 800248e:	2a00      	cmp	r2, #0
 8002490:	dd52      	ble.n	8002538 <__aeabi_dsub+0x20c>
 8002492:	2800      	cmp	r0, #0
 8002494:	d100      	bne.n	8002498 <__aeabi_dsub+0x16c>
 8002496:	e09c      	b.n	80025d2 <__aeabi_dsub+0x2a6>
 8002498:	45a0      	cmp	r8, r4
 800249a:	d100      	bne.n	800249e <__aeabi_dsub+0x172>
 800249c:	e0ca      	b.n	8002634 <__aeabi_dsub+0x308>
 800249e:	2080      	movs	r0, #128	; 0x80
 80024a0:	0400      	lsls	r0, r0, #16
 80024a2:	4301      	orrs	r1, r0
 80024a4:	2a38      	cmp	r2, #56	; 0x38
 80024a6:	dd00      	ble.n	80024aa <__aeabi_dsub+0x17e>
 80024a8:	e149      	b.n	800273e <__aeabi_dsub+0x412>
 80024aa:	2a1f      	cmp	r2, #31
 80024ac:	dc00      	bgt.n	80024b0 <__aeabi_dsub+0x184>
 80024ae:	e197      	b.n	80027e0 <__aeabi_dsub+0x4b4>
 80024b0:	0010      	movs	r0, r2
 80024b2:	000e      	movs	r6, r1
 80024b4:	3820      	subs	r0, #32
 80024b6:	40c6      	lsrs	r6, r0
 80024b8:	2a20      	cmp	r2, #32
 80024ba:	d004      	beq.n	80024c6 <__aeabi_dsub+0x19a>
 80024bc:	2040      	movs	r0, #64	; 0x40
 80024be:	1a82      	subs	r2, r0, r2
 80024c0:	4091      	lsls	r1, r2
 80024c2:	430f      	orrs	r7, r1
 80024c4:	46b9      	mov	r9, r7
 80024c6:	464c      	mov	r4, r9
 80024c8:	1e62      	subs	r2, r4, #1
 80024ca:	4194      	sbcs	r4, r2
 80024cc:	4334      	orrs	r4, r6
 80024ce:	e13a      	b.n	8002746 <__aeabi_dsub+0x41a>
 80024d0:	000a      	movs	r2, r1
 80024d2:	433a      	orrs	r2, r7
 80024d4:	d028      	beq.n	8002528 <__aeabi_dsub+0x1fc>
 80024d6:	46b3      	mov	fp, r6
 80024d8:	42b5      	cmp	r5, r6
 80024da:	d02b      	beq.n	8002534 <__aeabi_dsub+0x208>
 80024dc:	4a6b      	ldr	r2, [pc, #428]	; (800268c <__aeabi_dsub+0x360>)
 80024de:	4442      	add	r2, r8
 80024e0:	2a00      	cmp	r2, #0
 80024e2:	d05d      	beq.n	80025a0 <__aeabi_dsub+0x274>
 80024e4:	4642      	mov	r2, r8
 80024e6:	4644      	mov	r4, r8
 80024e8:	1a82      	subs	r2, r0, r2
 80024ea:	2c00      	cmp	r4, #0
 80024ec:	d000      	beq.n	80024f0 <__aeabi_dsub+0x1c4>
 80024ee:	e0f5      	b.n	80026dc <__aeabi_dsub+0x3b0>
 80024f0:	4665      	mov	r5, ip
 80024f2:	431d      	orrs	r5, r3
 80024f4:	d100      	bne.n	80024f8 <__aeabi_dsub+0x1cc>
 80024f6:	e19c      	b.n	8002832 <__aeabi_dsub+0x506>
 80024f8:	1e55      	subs	r5, r2, #1
 80024fa:	2a01      	cmp	r2, #1
 80024fc:	d100      	bne.n	8002500 <__aeabi_dsub+0x1d4>
 80024fe:	e1fb      	b.n	80028f8 <__aeabi_dsub+0x5cc>
 8002500:	4c60      	ldr	r4, [pc, #384]	; (8002684 <__aeabi_dsub+0x358>)
 8002502:	42a2      	cmp	r2, r4
 8002504:	d100      	bne.n	8002508 <__aeabi_dsub+0x1dc>
 8002506:	e1bd      	b.n	8002884 <__aeabi_dsub+0x558>
 8002508:	002a      	movs	r2, r5
 800250a:	e0f0      	b.n	80026ee <__aeabi_dsub+0x3c2>
 800250c:	0008      	movs	r0, r1
 800250e:	4338      	orrs	r0, r7
 8002510:	d100      	bne.n	8002514 <__aeabi_dsub+0x1e8>
 8002512:	e0c3      	b.n	800269c <__aeabi_dsub+0x370>
 8002514:	1e50      	subs	r0, r2, #1
 8002516:	2a01      	cmp	r2, #1
 8002518:	d100      	bne.n	800251c <__aeabi_dsub+0x1f0>
 800251a:	e1a8      	b.n	800286e <__aeabi_dsub+0x542>
 800251c:	4c59      	ldr	r4, [pc, #356]	; (8002684 <__aeabi_dsub+0x358>)
 800251e:	42a2      	cmp	r2, r4
 8002520:	d100      	bne.n	8002524 <__aeabi_dsub+0x1f8>
 8002522:	e087      	b.n	8002634 <__aeabi_dsub+0x308>
 8002524:	0002      	movs	r2, r0
 8002526:	e736      	b.n	8002396 <__aeabi_dsub+0x6a>
 8002528:	2201      	movs	r2, #1
 800252a:	4056      	eors	r6, r2
 800252c:	46b3      	mov	fp, r6
 800252e:	42b5      	cmp	r5, r6
 8002530:	d000      	beq.n	8002534 <__aeabi_dsub+0x208>
 8002532:	e721      	b.n	8002378 <__aeabi_dsub+0x4c>
 8002534:	4a55      	ldr	r2, [pc, #340]	; (800268c <__aeabi_dsub+0x360>)
 8002536:	4442      	add	r2, r8
 8002538:	2a00      	cmp	r2, #0
 800253a:	d100      	bne.n	800253e <__aeabi_dsub+0x212>
 800253c:	e0b5      	b.n	80026aa <__aeabi_dsub+0x37e>
 800253e:	4642      	mov	r2, r8
 8002540:	4644      	mov	r4, r8
 8002542:	1a82      	subs	r2, r0, r2
 8002544:	2c00      	cmp	r4, #0
 8002546:	d100      	bne.n	800254a <__aeabi_dsub+0x21e>
 8002548:	e138      	b.n	80027bc <__aeabi_dsub+0x490>
 800254a:	4e4e      	ldr	r6, [pc, #312]	; (8002684 <__aeabi_dsub+0x358>)
 800254c:	42b0      	cmp	r0, r6
 800254e:	d100      	bne.n	8002552 <__aeabi_dsub+0x226>
 8002550:	e1de      	b.n	8002910 <__aeabi_dsub+0x5e4>
 8002552:	2680      	movs	r6, #128	; 0x80
 8002554:	4664      	mov	r4, ip
 8002556:	0436      	lsls	r6, r6, #16
 8002558:	4334      	orrs	r4, r6
 800255a:	46a4      	mov	ip, r4
 800255c:	2a38      	cmp	r2, #56	; 0x38
 800255e:	dd00      	ble.n	8002562 <__aeabi_dsub+0x236>
 8002560:	e196      	b.n	8002890 <__aeabi_dsub+0x564>
 8002562:	2a1f      	cmp	r2, #31
 8002564:	dd00      	ble.n	8002568 <__aeabi_dsub+0x23c>
 8002566:	e224      	b.n	80029b2 <__aeabi_dsub+0x686>
 8002568:	2620      	movs	r6, #32
 800256a:	1ab4      	subs	r4, r6, r2
 800256c:	46a2      	mov	sl, r4
 800256e:	4664      	mov	r4, ip
 8002570:	4656      	mov	r6, sl
 8002572:	40b4      	lsls	r4, r6
 8002574:	46a1      	mov	r9, r4
 8002576:	001c      	movs	r4, r3
 8002578:	464e      	mov	r6, r9
 800257a:	40d4      	lsrs	r4, r2
 800257c:	4326      	orrs	r6, r4
 800257e:	0034      	movs	r4, r6
 8002580:	4656      	mov	r6, sl
 8002582:	40b3      	lsls	r3, r6
 8002584:	1e5e      	subs	r6, r3, #1
 8002586:	41b3      	sbcs	r3, r6
 8002588:	431c      	orrs	r4, r3
 800258a:	4663      	mov	r3, ip
 800258c:	40d3      	lsrs	r3, r2
 800258e:	18c9      	adds	r1, r1, r3
 8002590:	19e4      	adds	r4, r4, r7
 8002592:	42bc      	cmp	r4, r7
 8002594:	41bf      	sbcs	r7, r7
 8002596:	427f      	negs	r7, r7
 8002598:	46b9      	mov	r9, r7
 800259a:	4680      	mov	r8, r0
 800259c:	4489      	add	r9, r1
 800259e:	e0d8      	b.n	8002752 <__aeabi_dsub+0x426>
 80025a0:	4640      	mov	r0, r8
 80025a2:	4c3b      	ldr	r4, [pc, #236]	; (8002690 <__aeabi_dsub+0x364>)
 80025a4:	3001      	adds	r0, #1
 80025a6:	4220      	tst	r0, r4
 80025a8:	d000      	beq.n	80025ac <__aeabi_dsub+0x280>
 80025aa:	e0b4      	b.n	8002716 <__aeabi_dsub+0x3ea>
 80025ac:	4640      	mov	r0, r8
 80025ae:	2800      	cmp	r0, #0
 80025b0:	d000      	beq.n	80025b4 <__aeabi_dsub+0x288>
 80025b2:	e144      	b.n	800283e <__aeabi_dsub+0x512>
 80025b4:	4660      	mov	r0, ip
 80025b6:	4318      	orrs	r0, r3
 80025b8:	d100      	bne.n	80025bc <__aeabi_dsub+0x290>
 80025ba:	e190      	b.n	80028de <__aeabi_dsub+0x5b2>
 80025bc:	0008      	movs	r0, r1
 80025be:	4338      	orrs	r0, r7
 80025c0:	d000      	beq.n	80025c4 <__aeabi_dsub+0x298>
 80025c2:	e1aa      	b.n	800291a <__aeabi_dsub+0x5ee>
 80025c4:	4661      	mov	r1, ip
 80025c6:	08db      	lsrs	r3, r3, #3
 80025c8:	0749      	lsls	r1, r1, #29
 80025ca:	430b      	orrs	r3, r1
 80025cc:	4661      	mov	r1, ip
 80025ce:	08cc      	lsrs	r4, r1, #3
 80025d0:	e027      	b.n	8002622 <__aeabi_dsub+0x2f6>
 80025d2:	0008      	movs	r0, r1
 80025d4:	4338      	orrs	r0, r7
 80025d6:	d061      	beq.n	800269c <__aeabi_dsub+0x370>
 80025d8:	1e50      	subs	r0, r2, #1
 80025da:	2a01      	cmp	r2, #1
 80025dc:	d100      	bne.n	80025e0 <__aeabi_dsub+0x2b4>
 80025de:	e139      	b.n	8002854 <__aeabi_dsub+0x528>
 80025e0:	42a2      	cmp	r2, r4
 80025e2:	d027      	beq.n	8002634 <__aeabi_dsub+0x308>
 80025e4:	0002      	movs	r2, r0
 80025e6:	e75d      	b.n	80024a4 <__aeabi_dsub+0x178>
 80025e8:	0002      	movs	r2, r0
 80025ea:	391f      	subs	r1, #31
 80025ec:	40ca      	lsrs	r2, r1
 80025ee:	0011      	movs	r1, r2
 80025f0:	2b20      	cmp	r3, #32
 80025f2:	d003      	beq.n	80025fc <__aeabi_dsub+0x2d0>
 80025f4:	2240      	movs	r2, #64	; 0x40
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	4098      	lsls	r0, r3
 80025fa:	4304      	orrs	r4, r0
 80025fc:	1e63      	subs	r3, r4, #1
 80025fe:	419c      	sbcs	r4, r3
 8002600:	2300      	movs	r3, #0
 8002602:	4699      	mov	r9, r3
 8002604:	4698      	mov	r8, r3
 8002606:	430c      	orrs	r4, r1
 8002608:	0763      	lsls	r3, r4, #29
 800260a:	d000      	beq.n	800260e <__aeabi_dsub+0x2e2>
 800260c:	e712      	b.n	8002434 <__aeabi_dsub+0x108>
 800260e:	464b      	mov	r3, r9
 8002610:	464a      	mov	r2, r9
 8002612:	08e4      	lsrs	r4, r4, #3
 8002614:	075b      	lsls	r3, r3, #29
 8002616:	4323      	orrs	r3, r4
 8002618:	08d4      	lsrs	r4, r2, #3
 800261a:	4642      	mov	r2, r8
 800261c:	4919      	ldr	r1, [pc, #100]	; (8002684 <__aeabi_dsub+0x358>)
 800261e:	428a      	cmp	r2, r1
 8002620:	d00e      	beq.n	8002640 <__aeabi_dsub+0x314>
 8002622:	0324      	lsls	r4, r4, #12
 8002624:	0552      	lsls	r2, r2, #21
 8002626:	0b24      	lsrs	r4, r4, #12
 8002628:	0d52      	lsrs	r2, r2, #21
 800262a:	e722      	b.n	8002472 <__aeabi_dsub+0x146>
 800262c:	000a      	movs	r2, r1
 800262e:	2400      	movs	r4, #0
 8002630:	2300      	movs	r3, #0
 8002632:	e71e      	b.n	8002472 <__aeabi_dsub+0x146>
 8002634:	08db      	lsrs	r3, r3, #3
 8002636:	4662      	mov	r2, ip
 8002638:	0752      	lsls	r2, r2, #29
 800263a:	4313      	orrs	r3, r2
 800263c:	4662      	mov	r2, ip
 800263e:	08d4      	lsrs	r4, r2, #3
 8002640:	001a      	movs	r2, r3
 8002642:	4322      	orrs	r2, r4
 8002644:	d100      	bne.n	8002648 <__aeabi_dsub+0x31c>
 8002646:	e1fc      	b.n	8002a42 <__aeabi_dsub+0x716>
 8002648:	2280      	movs	r2, #128	; 0x80
 800264a:	0312      	lsls	r2, r2, #12
 800264c:	4314      	orrs	r4, r2
 800264e:	0324      	lsls	r4, r4, #12
 8002650:	4a0c      	ldr	r2, [pc, #48]	; (8002684 <__aeabi_dsub+0x358>)
 8002652:	0b24      	lsrs	r4, r4, #12
 8002654:	e70d      	b.n	8002472 <__aeabi_dsub+0x146>
 8002656:	0020      	movs	r0, r4
 8002658:	f000 fb2c 	bl	8002cb4 <__clzsi2>
 800265c:	0001      	movs	r1, r0
 800265e:	3118      	adds	r1, #24
 8002660:	291f      	cmp	r1, #31
 8002662:	dc00      	bgt.n	8002666 <__aeabi_dsub+0x33a>
 8002664:	e6c4      	b.n	80023f0 <__aeabi_dsub+0xc4>
 8002666:	3808      	subs	r0, #8
 8002668:	4084      	lsls	r4, r0
 800266a:	4643      	mov	r3, r8
 800266c:	0020      	movs	r0, r4
 800266e:	2400      	movs	r4, #0
 8002670:	4588      	cmp	r8, r1
 8002672:	dc00      	bgt.n	8002676 <__aeabi_dsub+0x34a>
 8002674:	e6c8      	b.n	8002408 <__aeabi_dsub+0xdc>
 8002676:	4a04      	ldr	r2, [pc, #16]	; (8002688 <__aeabi_dsub+0x35c>)
 8002678:	1a5b      	subs	r3, r3, r1
 800267a:	4010      	ands	r0, r2
 800267c:	4698      	mov	r8, r3
 800267e:	4681      	mov	r9, r0
 8002680:	e6d6      	b.n	8002430 <__aeabi_dsub+0x104>
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	000007ff 	.word	0x000007ff
 8002688:	ff7fffff 	.word	0xff7fffff
 800268c:	fffff801 	.word	0xfffff801
 8002690:	000007fe 	.word	0x000007fe
 8002694:	430f      	orrs	r7, r1
 8002696:	1e7a      	subs	r2, r7, #1
 8002698:	4197      	sbcs	r7, r2
 800269a:	e691      	b.n	80023c0 <__aeabi_dsub+0x94>
 800269c:	4661      	mov	r1, ip
 800269e:	08db      	lsrs	r3, r3, #3
 80026a0:	0749      	lsls	r1, r1, #29
 80026a2:	430b      	orrs	r3, r1
 80026a4:	4661      	mov	r1, ip
 80026a6:	08cc      	lsrs	r4, r1, #3
 80026a8:	e7b8      	b.n	800261c <__aeabi_dsub+0x2f0>
 80026aa:	4640      	mov	r0, r8
 80026ac:	4cd3      	ldr	r4, [pc, #844]	; (80029fc <__aeabi_dsub+0x6d0>)
 80026ae:	3001      	adds	r0, #1
 80026b0:	4220      	tst	r0, r4
 80026b2:	d000      	beq.n	80026b6 <__aeabi_dsub+0x38a>
 80026b4:	e0a2      	b.n	80027fc <__aeabi_dsub+0x4d0>
 80026b6:	4640      	mov	r0, r8
 80026b8:	2800      	cmp	r0, #0
 80026ba:	d000      	beq.n	80026be <__aeabi_dsub+0x392>
 80026bc:	e101      	b.n	80028c2 <__aeabi_dsub+0x596>
 80026be:	4660      	mov	r0, ip
 80026c0:	4318      	orrs	r0, r3
 80026c2:	d100      	bne.n	80026c6 <__aeabi_dsub+0x39a>
 80026c4:	e15e      	b.n	8002984 <__aeabi_dsub+0x658>
 80026c6:	0008      	movs	r0, r1
 80026c8:	4338      	orrs	r0, r7
 80026ca:	d000      	beq.n	80026ce <__aeabi_dsub+0x3a2>
 80026cc:	e15f      	b.n	800298e <__aeabi_dsub+0x662>
 80026ce:	4661      	mov	r1, ip
 80026d0:	08db      	lsrs	r3, r3, #3
 80026d2:	0749      	lsls	r1, r1, #29
 80026d4:	430b      	orrs	r3, r1
 80026d6:	4661      	mov	r1, ip
 80026d8:	08cc      	lsrs	r4, r1, #3
 80026da:	e7a2      	b.n	8002622 <__aeabi_dsub+0x2f6>
 80026dc:	4dc8      	ldr	r5, [pc, #800]	; (8002a00 <__aeabi_dsub+0x6d4>)
 80026de:	42a8      	cmp	r0, r5
 80026e0:	d100      	bne.n	80026e4 <__aeabi_dsub+0x3b8>
 80026e2:	e0cf      	b.n	8002884 <__aeabi_dsub+0x558>
 80026e4:	2580      	movs	r5, #128	; 0x80
 80026e6:	4664      	mov	r4, ip
 80026e8:	042d      	lsls	r5, r5, #16
 80026ea:	432c      	orrs	r4, r5
 80026ec:	46a4      	mov	ip, r4
 80026ee:	2a38      	cmp	r2, #56	; 0x38
 80026f0:	dc56      	bgt.n	80027a0 <__aeabi_dsub+0x474>
 80026f2:	2a1f      	cmp	r2, #31
 80026f4:	dd00      	ble.n	80026f8 <__aeabi_dsub+0x3cc>
 80026f6:	e0d1      	b.n	800289c <__aeabi_dsub+0x570>
 80026f8:	2520      	movs	r5, #32
 80026fa:	001e      	movs	r6, r3
 80026fc:	1aad      	subs	r5, r5, r2
 80026fe:	4664      	mov	r4, ip
 8002700:	40ab      	lsls	r3, r5
 8002702:	40ac      	lsls	r4, r5
 8002704:	40d6      	lsrs	r6, r2
 8002706:	1e5d      	subs	r5, r3, #1
 8002708:	41ab      	sbcs	r3, r5
 800270a:	4334      	orrs	r4, r6
 800270c:	4323      	orrs	r3, r4
 800270e:	4664      	mov	r4, ip
 8002710:	40d4      	lsrs	r4, r2
 8002712:	1b09      	subs	r1, r1, r4
 8002714:	e049      	b.n	80027aa <__aeabi_dsub+0x47e>
 8002716:	4660      	mov	r0, ip
 8002718:	1bdc      	subs	r4, r3, r7
 800271a:	1a46      	subs	r6, r0, r1
 800271c:	42a3      	cmp	r3, r4
 800271e:	4180      	sbcs	r0, r0
 8002720:	4240      	negs	r0, r0
 8002722:	4681      	mov	r9, r0
 8002724:	0030      	movs	r0, r6
 8002726:	464e      	mov	r6, r9
 8002728:	1b80      	subs	r0, r0, r6
 800272a:	4681      	mov	r9, r0
 800272c:	0200      	lsls	r0, r0, #8
 800272e:	d476      	bmi.n	800281e <__aeabi_dsub+0x4f2>
 8002730:	464b      	mov	r3, r9
 8002732:	4323      	orrs	r3, r4
 8002734:	d000      	beq.n	8002738 <__aeabi_dsub+0x40c>
 8002736:	e652      	b.n	80023de <__aeabi_dsub+0xb2>
 8002738:	2400      	movs	r4, #0
 800273a:	2500      	movs	r5, #0
 800273c:	e771      	b.n	8002622 <__aeabi_dsub+0x2f6>
 800273e:	4339      	orrs	r1, r7
 8002740:	000c      	movs	r4, r1
 8002742:	1e62      	subs	r2, r4, #1
 8002744:	4194      	sbcs	r4, r2
 8002746:	18e4      	adds	r4, r4, r3
 8002748:	429c      	cmp	r4, r3
 800274a:	419b      	sbcs	r3, r3
 800274c:	425b      	negs	r3, r3
 800274e:	4463      	add	r3, ip
 8002750:	4699      	mov	r9, r3
 8002752:	464b      	mov	r3, r9
 8002754:	021b      	lsls	r3, r3, #8
 8002756:	d400      	bmi.n	800275a <__aeabi_dsub+0x42e>
 8002758:	e756      	b.n	8002608 <__aeabi_dsub+0x2dc>
 800275a:	2301      	movs	r3, #1
 800275c:	469c      	mov	ip, r3
 800275e:	4ba8      	ldr	r3, [pc, #672]	; (8002a00 <__aeabi_dsub+0x6d4>)
 8002760:	44e0      	add	r8, ip
 8002762:	4598      	cmp	r8, r3
 8002764:	d038      	beq.n	80027d8 <__aeabi_dsub+0x4ac>
 8002766:	464b      	mov	r3, r9
 8002768:	48a6      	ldr	r0, [pc, #664]	; (8002a04 <__aeabi_dsub+0x6d8>)
 800276a:	2201      	movs	r2, #1
 800276c:	4003      	ands	r3, r0
 800276e:	0018      	movs	r0, r3
 8002770:	0863      	lsrs	r3, r4, #1
 8002772:	4014      	ands	r4, r2
 8002774:	431c      	orrs	r4, r3
 8002776:	07c3      	lsls	r3, r0, #31
 8002778:	431c      	orrs	r4, r3
 800277a:	0843      	lsrs	r3, r0, #1
 800277c:	4699      	mov	r9, r3
 800277e:	e657      	b.n	8002430 <__aeabi_dsub+0x104>
 8002780:	0010      	movs	r0, r2
 8002782:	000e      	movs	r6, r1
 8002784:	3820      	subs	r0, #32
 8002786:	40c6      	lsrs	r6, r0
 8002788:	2a20      	cmp	r2, #32
 800278a:	d004      	beq.n	8002796 <__aeabi_dsub+0x46a>
 800278c:	2040      	movs	r0, #64	; 0x40
 800278e:	1a82      	subs	r2, r0, r2
 8002790:	4091      	lsls	r1, r2
 8002792:	430f      	orrs	r7, r1
 8002794:	46b9      	mov	r9, r7
 8002796:	464f      	mov	r7, r9
 8002798:	1e7a      	subs	r2, r7, #1
 800279a:	4197      	sbcs	r7, r2
 800279c:	4337      	orrs	r7, r6
 800279e:	e60f      	b.n	80023c0 <__aeabi_dsub+0x94>
 80027a0:	4662      	mov	r2, ip
 80027a2:	431a      	orrs	r2, r3
 80027a4:	0013      	movs	r3, r2
 80027a6:	1e5a      	subs	r2, r3, #1
 80027a8:	4193      	sbcs	r3, r2
 80027aa:	1afc      	subs	r4, r7, r3
 80027ac:	42a7      	cmp	r7, r4
 80027ae:	41bf      	sbcs	r7, r7
 80027b0:	427f      	negs	r7, r7
 80027b2:	1bcb      	subs	r3, r1, r7
 80027b4:	4699      	mov	r9, r3
 80027b6:	465d      	mov	r5, fp
 80027b8:	4680      	mov	r8, r0
 80027ba:	e608      	b.n	80023ce <__aeabi_dsub+0xa2>
 80027bc:	4666      	mov	r6, ip
 80027be:	431e      	orrs	r6, r3
 80027c0:	d100      	bne.n	80027c4 <__aeabi_dsub+0x498>
 80027c2:	e0be      	b.n	8002942 <__aeabi_dsub+0x616>
 80027c4:	1e56      	subs	r6, r2, #1
 80027c6:	2a01      	cmp	r2, #1
 80027c8:	d100      	bne.n	80027cc <__aeabi_dsub+0x4a0>
 80027ca:	e109      	b.n	80029e0 <__aeabi_dsub+0x6b4>
 80027cc:	4c8c      	ldr	r4, [pc, #560]	; (8002a00 <__aeabi_dsub+0x6d4>)
 80027ce:	42a2      	cmp	r2, r4
 80027d0:	d100      	bne.n	80027d4 <__aeabi_dsub+0x4a8>
 80027d2:	e119      	b.n	8002a08 <__aeabi_dsub+0x6dc>
 80027d4:	0032      	movs	r2, r6
 80027d6:	e6c1      	b.n	800255c <__aeabi_dsub+0x230>
 80027d8:	4642      	mov	r2, r8
 80027da:	2400      	movs	r4, #0
 80027dc:	2300      	movs	r3, #0
 80027de:	e648      	b.n	8002472 <__aeabi_dsub+0x146>
 80027e0:	2020      	movs	r0, #32
 80027e2:	000c      	movs	r4, r1
 80027e4:	1a80      	subs	r0, r0, r2
 80027e6:	003e      	movs	r6, r7
 80027e8:	4087      	lsls	r7, r0
 80027ea:	4084      	lsls	r4, r0
 80027ec:	40d6      	lsrs	r6, r2
 80027ee:	1e78      	subs	r0, r7, #1
 80027f0:	4187      	sbcs	r7, r0
 80027f2:	40d1      	lsrs	r1, r2
 80027f4:	4334      	orrs	r4, r6
 80027f6:	433c      	orrs	r4, r7
 80027f8:	448c      	add	ip, r1
 80027fa:	e7a4      	b.n	8002746 <__aeabi_dsub+0x41a>
 80027fc:	4a80      	ldr	r2, [pc, #512]	; (8002a00 <__aeabi_dsub+0x6d4>)
 80027fe:	4290      	cmp	r0, r2
 8002800:	d100      	bne.n	8002804 <__aeabi_dsub+0x4d8>
 8002802:	e0e9      	b.n	80029d8 <__aeabi_dsub+0x6ac>
 8002804:	19df      	adds	r7, r3, r7
 8002806:	429f      	cmp	r7, r3
 8002808:	419b      	sbcs	r3, r3
 800280a:	4461      	add	r1, ip
 800280c:	425b      	negs	r3, r3
 800280e:	18c9      	adds	r1, r1, r3
 8002810:	07cc      	lsls	r4, r1, #31
 8002812:	087f      	lsrs	r7, r7, #1
 8002814:	084b      	lsrs	r3, r1, #1
 8002816:	4699      	mov	r9, r3
 8002818:	4680      	mov	r8, r0
 800281a:	433c      	orrs	r4, r7
 800281c:	e6f4      	b.n	8002608 <__aeabi_dsub+0x2dc>
 800281e:	1afc      	subs	r4, r7, r3
 8002820:	42a7      	cmp	r7, r4
 8002822:	41bf      	sbcs	r7, r7
 8002824:	4663      	mov	r3, ip
 8002826:	427f      	negs	r7, r7
 8002828:	1ac9      	subs	r1, r1, r3
 800282a:	1bcb      	subs	r3, r1, r7
 800282c:	4699      	mov	r9, r3
 800282e:	465d      	mov	r5, fp
 8002830:	e5d5      	b.n	80023de <__aeabi_dsub+0xb2>
 8002832:	08ff      	lsrs	r7, r7, #3
 8002834:	074b      	lsls	r3, r1, #29
 8002836:	465d      	mov	r5, fp
 8002838:	433b      	orrs	r3, r7
 800283a:	08cc      	lsrs	r4, r1, #3
 800283c:	e6ee      	b.n	800261c <__aeabi_dsub+0x2f0>
 800283e:	4662      	mov	r2, ip
 8002840:	431a      	orrs	r2, r3
 8002842:	d000      	beq.n	8002846 <__aeabi_dsub+0x51a>
 8002844:	e082      	b.n	800294c <__aeabi_dsub+0x620>
 8002846:	000b      	movs	r3, r1
 8002848:	433b      	orrs	r3, r7
 800284a:	d11b      	bne.n	8002884 <__aeabi_dsub+0x558>
 800284c:	2480      	movs	r4, #128	; 0x80
 800284e:	2500      	movs	r5, #0
 8002850:	0324      	lsls	r4, r4, #12
 8002852:	e6f9      	b.n	8002648 <__aeabi_dsub+0x31c>
 8002854:	19dc      	adds	r4, r3, r7
 8002856:	429c      	cmp	r4, r3
 8002858:	419b      	sbcs	r3, r3
 800285a:	4461      	add	r1, ip
 800285c:	4689      	mov	r9, r1
 800285e:	425b      	negs	r3, r3
 8002860:	4499      	add	r9, r3
 8002862:	464b      	mov	r3, r9
 8002864:	021b      	lsls	r3, r3, #8
 8002866:	d444      	bmi.n	80028f2 <__aeabi_dsub+0x5c6>
 8002868:	2301      	movs	r3, #1
 800286a:	4698      	mov	r8, r3
 800286c:	e6cc      	b.n	8002608 <__aeabi_dsub+0x2dc>
 800286e:	1bdc      	subs	r4, r3, r7
 8002870:	4662      	mov	r2, ip
 8002872:	42a3      	cmp	r3, r4
 8002874:	419b      	sbcs	r3, r3
 8002876:	1a51      	subs	r1, r2, r1
 8002878:	425b      	negs	r3, r3
 800287a:	1acb      	subs	r3, r1, r3
 800287c:	4699      	mov	r9, r3
 800287e:	2301      	movs	r3, #1
 8002880:	4698      	mov	r8, r3
 8002882:	e5a4      	b.n	80023ce <__aeabi_dsub+0xa2>
 8002884:	08ff      	lsrs	r7, r7, #3
 8002886:	074b      	lsls	r3, r1, #29
 8002888:	465d      	mov	r5, fp
 800288a:	433b      	orrs	r3, r7
 800288c:	08cc      	lsrs	r4, r1, #3
 800288e:	e6d7      	b.n	8002640 <__aeabi_dsub+0x314>
 8002890:	4662      	mov	r2, ip
 8002892:	431a      	orrs	r2, r3
 8002894:	0014      	movs	r4, r2
 8002896:	1e63      	subs	r3, r4, #1
 8002898:	419c      	sbcs	r4, r3
 800289a:	e679      	b.n	8002590 <__aeabi_dsub+0x264>
 800289c:	0015      	movs	r5, r2
 800289e:	4664      	mov	r4, ip
 80028a0:	3d20      	subs	r5, #32
 80028a2:	40ec      	lsrs	r4, r5
 80028a4:	46a0      	mov	r8, r4
 80028a6:	2a20      	cmp	r2, #32
 80028a8:	d005      	beq.n	80028b6 <__aeabi_dsub+0x58a>
 80028aa:	2540      	movs	r5, #64	; 0x40
 80028ac:	4664      	mov	r4, ip
 80028ae:	1aaa      	subs	r2, r5, r2
 80028b0:	4094      	lsls	r4, r2
 80028b2:	4323      	orrs	r3, r4
 80028b4:	469a      	mov	sl, r3
 80028b6:	4654      	mov	r4, sl
 80028b8:	1e63      	subs	r3, r4, #1
 80028ba:	419c      	sbcs	r4, r3
 80028bc:	4643      	mov	r3, r8
 80028be:	4323      	orrs	r3, r4
 80028c0:	e773      	b.n	80027aa <__aeabi_dsub+0x47e>
 80028c2:	4662      	mov	r2, ip
 80028c4:	431a      	orrs	r2, r3
 80028c6:	d023      	beq.n	8002910 <__aeabi_dsub+0x5e4>
 80028c8:	000a      	movs	r2, r1
 80028ca:	433a      	orrs	r2, r7
 80028cc:	d000      	beq.n	80028d0 <__aeabi_dsub+0x5a4>
 80028ce:	e0a0      	b.n	8002a12 <__aeabi_dsub+0x6e6>
 80028d0:	4662      	mov	r2, ip
 80028d2:	08db      	lsrs	r3, r3, #3
 80028d4:	0752      	lsls	r2, r2, #29
 80028d6:	4313      	orrs	r3, r2
 80028d8:	4662      	mov	r2, ip
 80028da:	08d4      	lsrs	r4, r2, #3
 80028dc:	e6b0      	b.n	8002640 <__aeabi_dsub+0x314>
 80028de:	000b      	movs	r3, r1
 80028e0:	433b      	orrs	r3, r7
 80028e2:	d100      	bne.n	80028e6 <__aeabi_dsub+0x5ba>
 80028e4:	e728      	b.n	8002738 <__aeabi_dsub+0x40c>
 80028e6:	08ff      	lsrs	r7, r7, #3
 80028e8:	074b      	lsls	r3, r1, #29
 80028ea:	465d      	mov	r5, fp
 80028ec:	433b      	orrs	r3, r7
 80028ee:	08cc      	lsrs	r4, r1, #3
 80028f0:	e697      	b.n	8002622 <__aeabi_dsub+0x2f6>
 80028f2:	2302      	movs	r3, #2
 80028f4:	4698      	mov	r8, r3
 80028f6:	e736      	b.n	8002766 <__aeabi_dsub+0x43a>
 80028f8:	1afc      	subs	r4, r7, r3
 80028fa:	42a7      	cmp	r7, r4
 80028fc:	41bf      	sbcs	r7, r7
 80028fe:	4663      	mov	r3, ip
 8002900:	427f      	negs	r7, r7
 8002902:	1ac9      	subs	r1, r1, r3
 8002904:	1bcb      	subs	r3, r1, r7
 8002906:	4699      	mov	r9, r3
 8002908:	2301      	movs	r3, #1
 800290a:	465d      	mov	r5, fp
 800290c:	4698      	mov	r8, r3
 800290e:	e55e      	b.n	80023ce <__aeabi_dsub+0xa2>
 8002910:	074b      	lsls	r3, r1, #29
 8002912:	08ff      	lsrs	r7, r7, #3
 8002914:	433b      	orrs	r3, r7
 8002916:	08cc      	lsrs	r4, r1, #3
 8002918:	e692      	b.n	8002640 <__aeabi_dsub+0x314>
 800291a:	1bdc      	subs	r4, r3, r7
 800291c:	4660      	mov	r0, ip
 800291e:	42a3      	cmp	r3, r4
 8002920:	41b6      	sbcs	r6, r6
 8002922:	1a40      	subs	r0, r0, r1
 8002924:	4276      	negs	r6, r6
 8002926:	1b80      	subs	r0, r0, r6
 8002928:	4681      	mov	r9, r0
 800292a:	0200      	lsls	r0, r0, #8
 800292c:	d560      	bpl.n	80029f0 <__aeabi_dsub+0x6c4>
 800292e:	1afc      	subs	r4, r7, r3
 8002930:	42a7      	cmp	r7, r4
 8002932:	41bf      	sbcs	r7, r7
 8002934:	4663      	mov	r3, ip
 8002936:	427f      	negs	r7, r7
 8002938:	1ac9      	subs	r1, r1, r3
 800293a:	1bcb      	subs	r3, r1, r7
 800293c:	4699      	mov	r9, r3
 800293e:	465d      	mov	r5, fp
 8002940:	e576      	b.n	8002430 <__aeabi_dsub+0x104>
 8002942:	08ff      	lsrs	r7, r7, #3
 8002944:	074b      	lsls	r3, r1, #29
 8002946:	433b      	orrs	r3, r7
 8002948:	08cc      	lsrs	r4, r1, #3
 800294a:	e667      	b.n	800261c <__aeabi_dsub+0x2f0>
 800294c:	000a      	movs	r2, r1
 800294e:	08db      	lsrs	r3, r3, #3
 8002950:	433a      	orrs	r2, r7
 8002952:	d100      	bne.n	8002956 <__aeabi_dsub+0x62a>
 8002954:	e66f      	b.n	8002636 <__aeabi_dsub+0x30a>
 8002956:	4662      	mov	r2, ip
 8002958:	0752      	lsls	r2, r2, #29
 800295a:	4313      	orrs	r3, r2
 800295c:	4662      	mov	r2, ip
 800295e:	08d4      	lsrs	r4, r2, #3
 8002960:	2280      	movs	r2, #128	; 0x80
 8002962:	0312      	lsls	r2, r2, #12
 8002964:	4214      	tst	r4, r2
 8002966:	d007      	beq.n	8002978 <__aeabi_dsub+0x64c>
 8002968:	08c8      	lsrs	r0, r1, #3
 800296a:	4210      	tst	r0, r2
 800296c:	d104      	bne.n	8002978 <__aeabi_dsub+0x64c>
 800296e:	465d      	mov	r5, fp
 8002970:	0004      	movs	r4, r0
 8002972:	08fb      	lsrs	r3, r7, #3
 8002974:	0749      	lsls	r1, r1, #29
 8002976:	430b      	orrs	r3, r1
 8002978:	0f5a      	lsrs	r2, r3, #29
 800297a:	00db      	lsls	r3, r3, #3
 800297c:	08db      	lsrs	r3, r3, #3
 800297e:	0752      	lsls	r2, r2, #29
 8002980:	4313      	orrs	r3, r2
 8002982:	e65d      	b.n	8002640 <__aeabi_dsub+0x314>
 8002984:	074b      	lsls	r3, r1, #29
 8002986:	08ff      	lsrs	r7, r7, #3
 8002988:	433b      	orrs	r3, r7
 800298a:	08cc      	lsrs	r4, r1, #3
 800298c:	e649      	b.n	8002622 <__aeabi_dsub+0x2f6>
 800298e:	19dc      	adds	r4, r3, r7
 8002990:	429c      	cmp	r4, r3
 8002992:	419b      	sbcs	r3, r3
 8002994:	4461      	add	r1, ip
 8002996:	4689      	mov	r9, r1
 8002998:	425b      	negs	r3, r3
 800299a:	4499      	add	r9, r3
 800299c:	464b      	mov	r3, r9
 800299e:	021b      	lsls	r3, r3, #8
 80029a0:	d400      	bmi.n	80029a4 <__aeabi_dsub+0x678>
 80029a2:	e631      	b.n	8002608 <__aeabi_dsub+0x2dc>
 80029a4:	464a      	mov	r2, r9
 80029a6:	4b17      	ldr	r3, [pc, #92]	; (8002a04 <__aeabi_dsub+0x6d8>)
 80029a8:	401a      	ands	r2, r3
 80029aa:	2301      	movs	r3, #1
 80029ac:	4691      	mov	r9, r2
 80029ae:	4698      	mov	r8, r3
 80029b0:	e62a      	b.n	8002608 <__aeabi_dsub+0x2dc>
 80029b2:	0016      	movs	r6, r2
 80029b4:	4664      	mov	r4, ip
 80029b6:	3e20      	subs	r6, #32
 80029b8:	40f4      	lsrs	r4, r6
 80029ba:	46a0      	mov	r8, r4
 80029bc:	2a20      	cmp	r2, #32
 80029be:	d005      	beq.n	80029cc <__aeabi_dsub+0x6a0>
 80029c0:	2640      	movs	r6, #64	; 0x40
 80029c2:	4664      	mov	r4, ip
 80029c4:	1ab2      	subs	r2, r6, r2
 80029c6:	4094      	lsls	r4, r2
 80029c8:	4323      	orrs	r3, r4
 80029ca:	469a      	mov	sl, r3
 80029cc:	4654      	mov	r4, sl
 80029ce:	1e63      	subs	r3, r4, #1
 80029d0:	419c      	sbcs	r4, r3
 80029d2:	4643      	mov	r3, r8
 80029d4:	431c      	orrs	r4, r3
 80029d6:	e5db      	b.n	8002590 <__aeabi_dsub+0x264>
 80029d8:	0002      	movs	r2, r0
 80029da:	2400      	movs	r4, #0
 80029dc:	2300      	movs	r3, #0
 80029de:	e548      	b.n	8002472 <__aeabi_dsub+0x146>
 80029e0:	19dc      	adds	r4, r3, r7
 80029e2:	42bc      	cmp	r4, r7
 80029e4:	41bf      	sbcs	r7, r7
 80029e6:	4461      	add	r1, ip
 80029e8:	4689      	mov	r9, r1
 80029ea:	427f      	negs	r7, r7
 80029ec:	44b9      	add	r9, r7
 80029ee:	e738      	b.n	8002862 <__aeabi_dsub+0x536>
 80029f0:	464b      	mov	r3, r9
 80029f2:	4323      	orrs	r3, r4
 80029f4:	d100      	bne.n	80029f8 <__aeabi_dsub+0x6cc>
 80029f6:	e69f      	b.n	8002738 <__aeabi_dsub+0x40c>
 80029f8:	e606      	b.n	8002608 <__aeabi_dsub+0x2dc>
 80029fa:	46c0      	nop			; (mov r8, r8)
 80029fc:	000007fe 	.word	0x000007fe
 8002a00:	000007ff 	.word	0x000007ff
 8002a04:	ff7fffff 	.word	0xff7fffff
 8002a08:	08ff      	lsrs	r7, r7, #3
 8002a0a:	074b      	lsls	r3, r1, #29
 8002a0c:	433b      	orrs	r3, r7
 8002a0e:	08cc      	lsrs	r4, r1, #3
 8002a10:	e616      	b.n	8002640 <__aeabi_dsub+0x314>
 8002a12:	4662      	mov	r2, ip
 8002a14:	08db      	lsrs	r3, r3, #3
 8002a16:	0752      	lsls	r2, r2, #29
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	4662      	mov	r2, ip
 8002a1c:	08d4      	lsrs	r4, r2, #3
 8002a1e:	2280      	movs	r2, #128	; 0x80
 8002a20:	0312      	lsls	r2, r2, #12
 8002a22:	4214      	tst	r4, r2
 8002a24:	d007      	beq.n	8002a36 <__aeabi_dsub+0x70a>
 8002a26:	08c8      	lsrs	r0, r1, #3
 8002a28:	4210      	tst	r0, r2
 8002a2a:	d104      	bne.n	8002a36 <__aeabi_dsub+0x70a>
 8002a2c:	465d      	mov	r5, fp
 8002a2e:	0004      	movs	r4, r0
 8002a30:	08fb      	lsrs	r3, r7, #3
 8002a32:	0749      	lsls	r1, r1, #29
 8002a34:	430b      	orrs	r3, r1
 8002a36:	0f5a      	lsrs	r2, r3, #29
 8002a38:	00db      	lsls	r3, r3, #3
 8002a3a:	0752      	lsls	r2, r2, #29
 8002a3c:	08db      	lsrs	r3, r3, #3
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	e5fe      	b.n	8002640 <__aeabi_dsub+0x314>
 8002a42:	2300      	movs	r3, #0
 8002a44:	4a01      	ldr	r2, [pc, #4]	; (8002a4c <__aeabi_dsub+0x720>)
 8002a46:	001c      	movs	r4, r3
 8002a48:	e513      	b.n	8002472 <__aeabi_dsub+0x146>
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	000007ff 	.word	0x000007ff

08002a50 <__aeabi_dcmpun>:
 8002a50:	b570      	push	{r4, r5, r6, lr}
 8002a52:	0005      	movs	r5, r0
 8002a54:	480c      	ldr	r0, [pc, #48]	; (8002a88 <__aeabi_dcmpun+0x38>)
 8002a56:	031c      	lsls	r4, r3, #12
 8002a58:	0016      	movs	r6, r2
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	030a      	lsls	r2, r1, #12
 8002a5e:	0049      	lsls	r1, r1, #1
 8002a60:	0b12      	lsrs	r2, r2, #12
 8002a62:	0d49      	lsrs	r1, r1, #21
 8002a64:	0b24      	lsrs	r4, r4, #12
 8002a66:	0d5b      	lsrs	r3, r3, #21
 8002a68:	4281      	cmp	r1, r0
 8002a6a:	d008      	beq.n	8002a7e <__aeabi_dcmpun+0x2e>
 8002a6c:	4a06      	ldr	r2, [pc, #24]	; (8002a88 <__aeabi_dcmpun+0x38>)
 8002a6e:	2000      	movs	r0, #0
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d103      	bne.n	8002a7c <__aeabi_dcmpun+0x2c>
 8002a74:	0020      	movs	r0, r4
 8002a76:	4330      	orrs	r0, r6
 8002a78:	1e43      	subs	r3, r0, #1
 8002a7a:	4198      	sbcs	r0, r3
 8002a7c:	bd70      	pop	{r4, r5, r6, pc}
 8002a7e:	2001      	movs	r0, #1
 8002a80:	432a      	orrs	r2, r5
 8002a82:	d1fb      	bne.n	8002a7c <__aeabi_dcmpun+0x2c>
 8002a84:	e7f2      	b.n	8002a6c <__aeabi_dcmpun+0x1c>
 8002a86:	46c0      	nop			; (mov r8, r8)
 8002a88:	000007ff 	.word	0x000007ff

08002a8c <__aeabi_d2iz>:
 8002a8c:	000a      	movs	r2, r1
 8002a8e:	b530      	push	{r4, r5, lr}
 8002a90:	4c13      	ldr	r4, [pc, #76]	; (8002ae0 <__aeabi_d2iz+0x54>)
 8002a92:	0053      	lsls	r3, r2, #1
 8002a94:	0309      	lsls	r1, r1, #12
 8002a96:	0005      	movs	r5, r0
 8002a98:	0b09      	lsrs	r1, r1, #12
 8002a9a:	2000      	movs	r0, #0
 8002a9c:	0d5b      	lsrs	r3, r3, #21
 8002a9e:	0fd2      	lsrs	r2, r2, #31
 8002aa0:	42a3      	cmp	r3, r4
 8002aa2:	dd04      	ble.n	8002aae <__aeabi_d2iz+0x22>
 8002aa4:	480f      	ldr	r0, [pc, #60]	; (8002ae4 <__aeabi_d2iz+0x58>)
 8002aa6:	4283      	cmp	r3, r0
 8002aa8:	dd02      	ble.n	8002ab0 <__aeabi_d2iz+0x24>
 8002aaa:	4b0f      	ldr	r3, [pc, #60]	; (8002ae8 <__aeabi_d2iz+0x5c>)
 8002aac:	18d0      	adds	r0, r2, r3
 8002aae:	bd30      	pop	{r4, r5, pc}
 8002ab0:	2080      	movs	r0, #128	; 0x80
 8002ab2:	0340      	lsls	r0, r0, #13
 8002ab4:	4301      	orrs	r1, r0
 8002ab6:	480d      	ldr	r0, [pc, #52]	; (8002aec <__aeabi_d2iz+0x60>)
 8002ab8:	1ac0      	subs	r0, r0, r3
 8002aba:	281f      	cmp	r0, #31
 8002abc:	dd08      	ble.n	8002ad0 <__aeabi_d2iz+0x44>
 8002abe:	480c      	ldr	r0, [pc, #48]	; (8002af0 <__aeabi_d2iz+0x64>)
 8002ac0:	1ac3      	subs	r3, r0, r3
 8002ac2:	40d9      	lsrs	r1, r3
 8002ac4:	000b      	movs	r3, r1
 8002ac6:	4258      	negs	r0, r3
 8002ac8:	2a00      	cmp	r2, #0
 8002aca:	d1f0      	bne.n	8002aae <__aeabi_d2iz+0x22>
 8002acc:	0018      	movs	r0, r3
 8002ace:	e7ee      	b.n	8002aae <__aeabi_d2iz+0x22>
 8002ad0:	4c08      	ldr	r4, [pc, #32]	; (8002af4 <__aeabi_d2iz+0x68>)
 8002ad2:	40c5      	lsrs	r5, r0
 8002ad4:	46a4      	mov	ip, r4
 8002ad6:	4463      	add	r3, ip
 8002ad8:	4099      	lsls	r1, r3
 8002ada:	000b      	movs	r3, r1
 8002adc:	432b      	orrs	r3, r5
 8002ade:	e7f2      	b.n	8002ac6 <__aeabi_d2iz+0x3a>
 8002ae0:	000003fe 	.word	0x000003fe
 8002ae4:	0000041d 	.word	0x0000041d
 8002ae8:	7fffffff 	.word	0x7fffffff
 8002aec:	00000433 	.word	0x00000433
 8002af0:	00000413 	.word	0x00000413
 8002af4:	fffffbed 	.word	0xfffffbed

08002af8 <__aeabi_i2d>:
 8002af8:	b570      	push	{r4, r5, r6, lr}
 8002afa:	2800      	cmp	r0, #0
 8002afc:	d016      	beq.n	8002b2c <__aeabi_i2d+0x34>
 8002afe:	17c3      	asrs	r3, r0, #31
 8002b00:	18c5      	adds	r5, r0, r3
 8002b02:	405d      	eors	r5, r3
 8002b04:	0fc4      	lsrs	r4, r0, #31
 8002b06:	0028      	movs	r0, r5
 8002b08:	f000 f8d4 	bl	8002cb4 <__clzsi2>
 8002b0c:	4a11      	ldr	r2, [pc, #68]	; (8002b54 <__aeabi_i2d+0x5c>)
 8002b0e:	1a12      	subs	r2, r2, r0
 8002b10:	280a      	cmp	r0, #10
 8002b12:	dc16      	bgt.n	8002b42 <__aeabi_i2d+0x4a>
 8002b14:	0003      	movs	r3, r0
 8002b16:	002e      	movs	r6, r5
 8002b18:	3315      	adds	r3, #21
 8002b1a:	409e      	lsls	r6, r3
 8002b1c:	230b      	movs	r3, #11
 8002b1e:	1a18      	subs	r0, r3, r0
 8002b20:	40c5      	lsrs	r5, r0
 8002b22:	0552      	lsls	r2, r2, #21
 8002b24:	032d      	lsls	r5, r5, #12
 8002b26:	0b2d      	lsrs	r5, r5, #12
 8002b28:	0d53      	lsrs	r3, r2, #21
 8002b2a:	e003      	b.n	8002b34 <__aeabi_i2d+0x3c>
 8002b2c:	2400      	movs	r4, #0
 8002b2e:	2300      	movs	r3, #0
 8002b30:	2500      	movs	r5, #0
 8002b32:	2600      	movs	r6, #0
 8002b34:	051b      	lsls	r3, r3, #20
 8002b36:	432b      	orrs	r3, r5
 8002b38:	07e4      	lsls	r4, r4, #31
 8002b3a:	4323      	orrs	r3, r4
 8002b3c:	0030      	movs	r0, r6
 8002b3e:	0019      	movs	r1, r3
 8002b40:	bd70      	pop	{r4, r5, r6, pc}
 8002b42:	380b      	subs	r0, #11
 8002b44:	4085      	lsls	r5, r0
 8002b46:	0552      	lsls	r2, r2, #21
 8002b48:	032d      	lsls	r5, r5, #12
 8002b4a:	2600      	movs	r6, #0
 8002b4c:	0b2d      	lsrs	r5, r5, #12
 8002b4e:	0d53      	lsrs	r3, r2, #21
 8002b50:	e7f0      	b.n	8002b34 <__aeabi_i2d+0x3c>
 8002b52:	46c0      	nop			; (mov r8, r8)
 8002b54:	0000041e 	.word	0x0000041e

08002b58 <__aeabi_ui2d>:
 8002b58:	b510      	push	{r4, lr}
 8002b5a:	1e04      	subs	r4, r0, #0
 8002b5c:	d010      	beq.n	8002b80 <__aeabi_ui2d+0x28>
 8002b5e:	f000 f8a9 	bl	8002cb4 <__clzsi2>
 8002b62:	4b0f      	ldr	r3, [pc, #60]	; (8002ba0 <__aeabi_ui2d+0x48>)
 8002b64:	1a1b      	subs	r3, r3, r0
 8002b66:	280a      	cmp	r0, #10
 8002b68:	dc11      	bgt.n	8002b8e <__aeabi_ui2d+0x36>
 8002b6a:	220b      	movs	r2, #11
 8002b6c:	0021      	movs	r1, r4
 8002b6e:	1a12      	subs	r2, r2, r0
 8002b70:	40d1      	lsrs	r1, r2
 8002b72:	3015      	adds	r0, #21
 8002b74:	030a      	lsls	r2, r1, #12
 8002b76:	055b      	lsls	r3, r3, #21
 8002b78:	4084      	lsls	r4, r0
 8002b7a:	0b12      	lsrs	r2, r2, #12
 8002b7c:	0d5b      	lsrs	r3, r3, #21
 8002b7e:	e001      	b.n	8002b84 <__aeabi_ui2d+0x2c>
 8002b80:	2300      	movs	r3, #0
 8002b82:	2200      	movs	r2, #0
 8002b84:	051b      	lsls	r3, r3, #20
 8002b86:	4313      	orrs	r3, r2
 8002b88:	0020      	movs	r0, r4
 8002b8a:	0019      	movs	r1, r3
 8002b8c:	bd10      	pop	{r4, pc}
 8002b8e:	0022      	movs	r2, r4
 8002b90:	380b      	subs	r0, #11
 8002b92:	4082      	lsls	r2, r0
 8002b94:	055b      	lsls	r3, r3, #21
 8002b96:	0312      	lsls	r2, r2, #12
 8002b98:	2400      	movs	r4, #0
 8002b9a:	0b12      	lsrs	r2, r2, #12
 8002b9c:	0d5b      	lsrs	r3, r3, #21
 8002b9e:	e7f1      	b.n	8002b84 <__aeabi_ui2d+0x2c>
 8002ba0:	0000041e 	.word	0x0000041e

08002ba4 <__aeabi_d2f>:
 8002ba4:	0002      	movs	r2, r0
 8002ba6:	004b      	lsls	r3, r1, #1
 8002ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002baa:	0d5b      	lsrs	r3, r3, #21
 8002bac:	030c      	lsls	r4, r1, #12
 8002bae:	4e3d      	ldr	r6, [pc, #244]	; (8002ca4 <__aeabi_d2f+0x100>)
 8002bb0:	0a64      	lsrs	r4, r4, #9
 8002bb2:	0f40      	lsrs	r0, r0, #29
 8002bb4:	1c5f      	adds	r7, r3, #1
 8002bb6:	0fc9      	lsrs	r1, r1, #31
 8002bb8:	4304      	orrs	r4, r0
 8002bba:	00d5      	lsls	r5, r2, #3
 8002bbc:	4237      	tst	r7, r6
 8002bbe:	d00a      	beq.n	8002bd6 <__aeabi_d2f+0x32>
 8002bc0:	4839      	ldr	r0, [pc, #228]	; (8002ca8 <__aeabi_d2f+0x104>)
 8002bc2:	181e      	adds	r6, r3, r0
 8002bc4:	2efe      	cmp	r6, #254	; 0xfe
 8002bc6:	dd16      	ble.n	8002bf6 <__aeabi_d2f+0x52>
 8002bc8:	20ff      	movs	r0, #255	; 0xff
 8002bca:	2400      	movs	r4, #0
 8002bcc:	05c0      	lsls	r0, r0, #23
 8002bce:	4320      	orrs	r0, r4
 8002bd0:	07c9      	lsls	r1, r1, #31
 8002bd2:	4308      	orrs	r0, r1
 8002bd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d106      	bne.n	8002be8 <__aeabi_d2f+0x44>
 8002bda:	432c      	orrs	r4, r5
 8002bdc:	d026      	beq.n	8002c2c <__aeabi_d2f+0x88>
 8002bde:	2205      	movs	r2, #5
 8002be0:	0192      	lsls	r2, r2, #6
 8002be2:	0a54      	lsrs	r4, r2, #9
 8002be4:	b2d8      	uxtb	r0, r3
 8002be6:	e7f1      	b.n	8002bcc <__aeabi_d2f+0x28>
 8002be8:	4325      	orrs	r5, r4
 8002bea:	d0ed      	beq.n	8002bc8 <__aeabi_d2f+0x24>
 8002bec:	2080      	movs	r0, #128	; 0x80
 8002bee:	03c0      	lsls	r0, r0, #15
 8002bf0:	4304      	orrs	r4, r0
 8002bf2:	20ff      	movs	r0, #255	; 0xff
 8002bf4:	e7ea      	b.n	8002bcc <__aeabi_d2f+0x28>
 8002bf6:	2e00      	cmp	r6, #0
 8002bf8:	dd1b      	ble.n	8002c32 <__aeabi_d2f+0x8e>
 8002bfa:	0192      	lsls	r2, r2, #6
 8002bfc:	1e53      	subs	r3, r2, #1
 8002bfe:	419a      	sbcs	r2, r3
 8002c00:	00e4      	lsls	r4, r4, #3
 8002c02:	0f6d      	lsrs	r5, r5, #29
 8002c04:	4322      	orrs	r2, r4
 8002c06:	432a      	orrs	r2, r5
 8002c08:	0753      	lsls	r3, r2, #29
 8002c0a:	d048      	beq.n	8002c9e <__aeabi_d2f+0xfa>
 8002c0c:	230f      	movs	r3, #15
 8002c0e:	4013      	ands	r3, r2
 8002c10:	2b04      	cmp	r3, #4
 8002c12:	d000      	beq.n	8002c16 <__aeabi_d2f+0x72>
 8002c14:	3204      	adds	r2, #4
 8002c16:	2380      	movs	r3, #128	; 0x80
 8002c18:	04db      	lsls	r3, r3, #19
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d03f      	beq.n	8002c9e <__aeabi_d2f+0xfa>
 8002c1e:	1c70      	adds	r0, r6, #1
 8002c20:	2efe      	cmp	r6, #254	; 0xfe
 8002c22:	d0d1      	beq.n	8002bc8 <__aeabi_d2f+0x24>
 8002c24:	0192      	lsls	r2, r2, #6
 8002c26:	0a54      	lsrs	r4, r2, #9
 8002c28:	b2c0      	uxtb	r0, r0
 8002c2a:	e7cf      	b.n	8002bcc <__aeabi_d2f+0x28>
 8002c2c:	2000      	movs	r0, #0
 8002c2e:	2400      	movs	r4, #0
 8002c30:	e7cc      	b.n	8002bcc <__aeabi_d2f+0x28>
 8002c32:	0032      	movs	r2, r6
 8002c34:	3217      	adds	r2, #23
 8002c36:	db22      	blt.n	8002c7e <__aeabi_d2f+0xda>
 8002c38:	2080      	movs	r0, #128	; 0x80
 8002c3a:	0400      	lsls	r0, r0, #16
 8002c3c:	4320      	orrs	r0, r4
 8002c3e:	241e      	movs	r4, #30
 8002c40:	1ba4      	subs	r4, r4, r6
 8002c42:	2c1f      	cmp	r4, #31
 8002c44:	dd1d      	ble.n	8002c82 <__aeabi_d2f+0xde>
 8002c46:	2202      	movs	r2, #2
 8002c48:	4252      	negs	r2, r2
 8002c4a:	1b96      	subs	r6, r2, r6
 8002c4c:	0002      	movs	r2, r0
 8002c4e:	40f2      	lsrs	r2, r6
 8002c50:	0016      	movs	r6, r2
 8002c52:	2c20      	cmp	r4, #32
 8002c54:	d004      	beq.n	8002c60 <__aeabi_d2f+0xbc>
 8002c56:	4a15      	ldr	r2, [pc, #84]	; (8002cac <__aeabi_d2f+0x108>)
 8002c58:	4694      	mov	ip, r2
 8002c5a:	4463      	add	r3, ip
 8002c5c:	4098      	lsls	r0, r3
 8002c5e:	4305      	orrs	r5, r0
 8002c60:	002a      	movs	r2, r5
 8002c62:	1e53      	subs	r3, r2, #1
 8002c64:	419a      	sbcs	r2, r3
 8002c66:	4332      	orrs	r2, r6
 8002c68:	2600      	movs	r6, #0
 8002c6a:	0753      	lsls	r3, r2, #29
 8002c6c:	d1ce      	bne.n	8002c0c <__aeabi_d2f+0x68>
 8002c6e:	2480      	movs	r4, #128	; 0x80
 8002c70:	0013      	movs	r3, r2
 8002c72:	04e4      	lsls	r4, r4, #19
 8002c74:	2001      	movs	r0, #1
 8002c76:	4023      	ands	r3, r4
 8002c78:	4222      	tst	r2, r4
 8002c7a:	d1d3      	bne.n	8002c24 <__aeabi_d2f+0x80>
 8002c7c:	e7b0      	b.n	8002be0 <__aeabi_d2f+0x3c>
 8002c7e:	2300      	movs	r3, #0
 8002c80:	e7ad      	b.n	8002bde <__aeabi_d2f+0x3a>
 8002c82:	4a0b      	ldr	r2, [pc, #44]	; (8002cb0 <__aeabi_d2f+0x10c>)
 8002c84:	4694      	mov	ip, r2
 8002c86:	002a      	movs	r2, r5
 8002c88:	40e2      	lsrs	r2, r4
 8002c8a:	0014      	movs	r4, r2
 8002c8c:	002a      	movs	r2, r5
 8002c8e:	4463      	add	r3, ip
 8002c90:	409a      	lsls	r2, r3
 8002c92:	4098      	lsls	r0, r3
 8002c94:	1e55      	subs	r5, r2, #1
 8002c96:	41aa      	sbcs	r2, r5
 8002c98:	4302      	orrs	r2, r0
 8002c9a:	4322      	orrs	r2, r4
 8002c9c:	e7e4      	b.n	8002c68 <__aeabi_d2f+0xc4>
 8002c9e:	0033      	movs	r3, r6
 8002ca0:	e79e      	b.n	8002be0 <__aeabi_d2f+0x3c>
 8002ca2:	46c0      	nop			; (mov r8, r8)
 8002ca4:	000007fe 	.word	0x000007fe
 8002ca8:	fffffc80 	.word	0xfffffc80
 8002cac:	fffffca2 	.word	0xfffffca2
 8002cb0:	fffffc82 	.word	0xfffffc82

08002cb4 <__clzsi2>:
 8002cb4:	211c      	movs	r1, #28
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	041b      	lsls	r3, r3, #16
 8002cba:	4298      	cmp	r0, r3
 8002cbc:	d301      	bcc.n	8002cc2 <__clzsi2+0xe>
 8002cbe:	0c00      	lsrs	r0, r0, #16
 8002cc0:	3910      	subs	r1, #16
 8002cc2:	0a1b      	lsrs	r3, r3, #8
 8002cc4:	4298      	cmp	r0, r3
 8002cc6:	d301      	bcc.n	8002ccc <__clzsi2+0x18>
 8002cc8:	0a00      	lsrs	r0, r0, #8
 8002cca:	3908      	subs	r1, #8
 8002ccc:	091b      	lsrs	r3, r3, #4
 8002cce:	4298      	cmp	r0, r3
 8002cd0:	d301      	bcc.n	8002cd6 <__clzsi2+0x22>
 8002cd2:	0900      	lsrs	r0, r0, #4
 8002cd4:	3904      	subs	r1, #4
 8002cd6:	a202      	add	r2, pc, #8	; (adr r2, 8002ce0 <__clzsi2+0x2c>)
 8002cd8:	5c10      	ldrb	r0, [r2, r0]
 8002cda:	1840      	adds	r0, r0, r1
 8002cdc:	4770      	bx	lr
 8002cde:	46c0      	nop			; (mov r8, r8)
 8002ce0:	02020304 	.word	0x02020304
 8002ce4:	01010101 	.word	0x01010101
	...

08002cf0 <__clzdi2>:
 8002cf0:	b510      	push	{r4, lr}
 8002cf2:	2900      	cmp	r1, #0
 8002cf4:	d103      	bne.n	8002cfe <__clzdi2+0xe>
 8002cf6:	f7ff ffdd 	bl	8002cb4 <__clzsi2>
 8002cfa:	3020      	adds	r0, #32
 8002cfc:	e002      	b.n	8002d04 <__clzdi2+0x14>
 8002cfe:	0008      	movs	r0, r1
 8002d00:	f7ff ffd8 	bl	8002cb4 <__clzsi2>
 8002d04:	bd10      	pop	{r4, pc}
 8002d06:	46c0      	nop			; (mov r8, r8)

08002d08 <new_adc_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hadc is the adc and _total_ranks are the total ranks.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ADCSensor object
ADCSensor *new_adc_sensor(ADC_HandleTypeDef *hadc, uint8_t _total_ranks) {
 8002d08:	b570      	push	{r4, r5, r6, lr}
 8002d0a:	0006      	movs	r6, r0
    ADCSensor *adc_sensor = (ADCSensor*) malloc(sizeof(ADCSensor));
 8002d0c:	201c      	movs	r0, #28
ADCSensor *new_adc_sensor(ADC_HandleTypeDef *hadc, uint8_t _total_ranks) {
 8002d0e:	000c      	movs	r4, r1
    ADCSensor *adc_sensor = (ADCSensor*) malloc(sizeof(ADCSensor));
 8002d10:	f003 fe4c 	bl	80069ac <malloc>
 8002d14:	0005      	movs	r5, r0
    adc_sensor->adc = hadc;
 8002d16:	6006      	str	r6, [r0, #0]
    adc_sensor->total_ranks = _total_ranks;
 8002d18:	7104      	strb	r4, [r0, #4]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 8002d1a:	2c00      	cmp	r4, #0
 8002d1c:	d004      	beq.n	8002d28 <new_adc_sensor+0x20>
        adc_sensor->values[i] = 0;
 8002d1e:	2100      	movs	r1, #0
 8002d20:	0062      	lsls	r2, r4, #1
 8002d22:	3006      	adds	r0, #6
 8002d24:	f003 fe55 	bl	80069d2 <memset>
    }
    return adc_sensor;
}
 8002d28:	0028      	movs	r0, r5
 8002d2a:	bd70      	pop	{r4, r5, r6, pc}

08002d2c <get_adc_sensor_value>:
// REQUIRES: adc_sensor is an ADCSensor object and rank is the index
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value of trigger.
// Expect an integer between 0 and 4096.
uint16_t get_adc_sensor_value(ADCSensor *adc_sensor, uint8_t rank) {
    return adc_sensor->values[rank];
 8002d2c:	0049      	lsls	r1, r1, #1
 8002d2e:	1840      	adds	r0, r0, r1
 8002d30:	88c0      	ldrh	r0, [r0, #6]
}
 8002d32:	4770      	bx	lr

08002d34 <update_adc_sensor_values>:

// REQUIRES: adc_sensor is an ADCSensor object
// MODIFIES: values
// EFFECTS: Updates the stored value of value.
void update_adc_sensor_values(ADCSensor *adc_sensor) {
 8002d34:	b570      	push	{r4, r5, r6, lr}
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002d36:	7902      	ldrb	r2, [r0, #4]
void update_adc_sensor_values(ADCSensor *adc_sensor) {
 8002d38:	0005      	movs	r5, r0
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002d3a:	2400      	movs	r4, #0
		HAL_ADC_Start_DMA(adc_sensor->adc, adc_sensor->values, adc_sensor->total_ranks);
 8002d3c:	1d86      	adds	r6, r0, #6
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002d3e:	2a00      	cmp	r2, #0
 8002d40:	d007      	beq.n	8002d52 <update_adc_sensor_values+0x1e>
		HAL_ADC_Start_DMA(adc_sensor->adc, adc_sensor->values, adc_sensor->total_ranks);
 8002d42:	0031      	movs	r1, r6
 8002d44:	6828      	ldr	r0, [r5, #0]
 8002d46:	f001 fc5d 	bl	8004604 <HAL_ADC_Start_DMA>
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002d4a:	792a      	ldrb	r2, [r5, #4]
 8002d4c:	3401      	adds	r4, #1
 8002d4e:	42a2      	cmp	r2, r4
 8002d50:	dcf7      	bgt.n	8002d42 <update_adc_sensor_values+0xe>
	}
}
 8002d52:	bd70      	pop	{r4, r5, r6, pc}

08002d54 <new_battery_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created BatterySensor object
BatterySensor *new_battery_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 8002d54:	b570      	push	{r4, r5, r6, lr}
 8002d56:	0005      	movs	r5, r0
	BatterySensor *battery_sensor = (BatterySensor*) malloc(sizeof(BatterySensor));
 8002d58:	2008      	movs	r0, #8
BatterySensor *new_battery_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 8002d5a:	000c      	movs	r4, r1
	BatterySensor *battery_sensor = (BatterySensor*) malloc(sizeof(BatterySensor));
 8002d5c:	f003 fe26 	bl	80069ac <malloc>
	battery_sensor->adc_sensor = _adc_sensor;
 8002d60:	6005      	str	r5, [r0, #0]
	battery_sensor->rank = _rank;
 8002d62:	7104      	strb	r4, [r0, #4]
	return battery_sensor;
}
 8002d64:	bd70      	pop	{r4, r5, r6, pc}
 8002d66:	46c0      	nop			; (mov r8, r8)

08002d68 <get_battery_sensor_data>:

// REQUIRES: ForceSensor is a force_sensor object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value battery sensor data.
uint8_t get_battery_sensor_data(BatterySensor *battery_sensor) {
 8002d68:	b510      	push	{r4, lr}
    uint32_t raw_value = get_adc_sensor_value(battery_sensor->adc_sensor, battery_sensor->rank);
 8002d6a:	7901      	ldrb	r1, [r0, #4]
 8002d6c:	6800      	ldr	r0, [r0, #0]
 8002d6e:	f7ff ffdd 	bl	8002d2c <get_adc_sensor_value>
    float voltage = raw_value * 3.3f / 64.0;
 8002d72:	f7fe f8ef 	bl	8000f54 <__aeabi_ui2f>
 8002d76:	490f      	ldr	r1, [pc, #60]	; (8002db4 <get_battery_sensor_data+0x4c>)
 8002d78:	f7fd ff78 	bl	8000c6c <__aeabi_fmul>
 8002d7c:	21f2      	movs	r1, #242	; 0xf2
 8002d7e:	0589      	lsls	r1, r1, #22
 8002d80:	f7fd ff74 	bl	8000c6c <__aeabi_fmul>
    if (voltage > BATTERY_SENSOR_FIVE_BATTERY) {
 8002d84:	490c      	ldr	r1, [pc, #48]	; (8002db8 <get_battery_sensor_data+0x50>)
    float voltage = raw_value * 3.3f / 64.0;
 8002d86:	1c04      	adds	r4, r0, #0
    if (voltage > BATTERY_SENSOR_FIVE_BATTERY) {
 8002d88:	f7fd fbb2 	bl	80004f0 <__aeabi_fcmpgt>
 8002d8c:	2800      	cmp	r0, #0
 8002d8e:	d10c      	bne.n	8002daa <get_battery_sensor_data+0x42>
    	return 5;
    }
    else if (voltage > BATTERY_SENSOR_THREE_BATTERY) {
 8002d90:	490a      	ldr	r1, [pc, #40]	; (8002dbc <get_battery_sensor_data+0x54>)
 8002d92:	1c20      	adds	r0, r4, #0
 8002d94:	f7fd fbac 	bl	80004f0 <__aeabi_fcmpgt>
 8002d98:	2800      	cmp	r0, #0
 8002d9a:	d108      	bne.n	8002dae <get_battery_sensor_data+0x46>
    	return 3;
    }
    else if (voltage > BATTERY_SENSOR_ONE_BATTERY) {
 8002d9c:	4908      	ldr	r1, [pc, #32]	; (8002dc0 <get_battery_sensor_data+0x58>)
 8002d9e:	1c20      	adds	r0, r4, #0
 8002da0:	f7fd fba6 	bl	80004f0 <__aeabi_fcmpgt>
    	return 5;
 8002da4:	1e43      	subs	r3, r0, #1
 8002da6:	4198      	sbcs	r0, r3
    	return 1;
    }
    return 0;
}
 8002da8:	bd10      	pop	{r4, pc}
    	return 5;
 8002daa:	2005      	movs	r0, #5
 8002dac:	e7fc      	b.n	8002da8 <get_battery_sensor_data+0x40>
    	return 3;
 8002dae:	2003      	movs	r0, #3
 8002db0:	e7fa      	b.n	8002da8 <get_battery_sensor_data+0x40>
 8002db2:	46c0      	nop			; (mov r8, r8)
 8002db4:	40533333 	.word	0x40533333
 8002db8:	3faccccd 	.word	0x3faccccd
 8002dbc:	3f8ccccd 	.word	0x3f8ccccd
 8002dc0:	3f333333 	.word	0x3f333333

08002dc4 <new_wireless>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: huart is a UART channel
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Wireless object
Wireless *new_wireless(UART_HandleTypeDef *huart) {
 8002dc4:	b510      	push	{r4, lr}
 8002dc6:	0004      	movs	r4, r0
	Wireless *wireless = (Wireless*) malloc(sizeof(Wireless));
 8002dc8:	2018      	movs	r0, #24
 8002dca:	f003 fdef 	bl	80069ac <malloc>
	wireless->uart = huart;
 8002dce:	6004      	str	r4, [r0, #0]
	return wireless;
}
 8002dd0:	bd10      	pop	{r4, pc}
 8002dd2:	46c0      	nop			; (mov r8, r8)

08002dd4 <refresh_wireless_status>:
// REQUIRES: wireless is a Wireless object
// MODIFIES: Nothing
// EFFECTS: Increases ms_since_comms.
// Assumes function is called every 2 ms
void refresh_wireless_status(Wireless *wireless) {
	wireless->ms_since_comms += 2;
 8002dd4:	6943      	ldr	r3, [r0, #20]
 8002dd6:	3302      	adds	r3, #2
 8002dd8:	6143      	str	r3, [r0, #20]
}
 8002dda:	4770      	bx	lr

08002ddc <is_wireless_comms_lost>:

// REQUIRES: wireless is a Wireless object
// MODIFIES: Nothing
// EFFECTS: Returns whether or not wireless comms were lost
bool is_wireless_comms_lost(Wireless *wireless) {
	return wireless->ms_since_comms >= TIME_INDICATING_WIRELESS_COMMS_LOST_MS;
 8002ddc:	6943      	ldr	r3, [r0, #20]
 8002dde:	4802      	ldr	r0, [pc, #8]	; (8002de8 <is_wireless_comms_lost+0xc>)
 8002de0:	4298      	cmp	r0, r3
 8002de2:	4180      	sbcs	r0, r0
 8002de4:	4240      	negs	r0, r0
}
 8002de6:	4770      	bx	lr
 8002de8:	00000bb7 	.word	0x00000bb7

08002dec <send_wireless_speed>:

// REQUIRES: wireless is a Wireless object
// and speed is the speed data
// MODIFIES: Nothing
// EFFECTS: Sends speed data over wireless
void send_wireless_speed(Wireless *wireless, int speed) {
 8002dec:	b510      	push	{r4, lr}
 8002dee:	0004      	movs	r4, r0
 8002df0:	b084      	sub	sp, #16
 8002df2:	000a      	movs	r2, r1
	char string[sizeof(wireless->uart_buffer)];
	sprintf((char *)string, "S%iES%iE", speed, speed);
 8002df4:	000b      	movs	r3, r1
 8002df6:	a801      	add	r0, sp, #4
 8002df8:	4908      	ldr	r1, [pc, #32]	; (8002e1c <send_wireless_speed+0x30>)
 8002dfa:	f004 fd61 	bl	80078c0 <siprintf>
// REQUIRES: wireless is a Wireless object
// and string is an array of 10 characters.
// MODIFIES: Nothing
// EFFECTS: Sends the character array over wireless
void send_wireless_string_10(Wireless *wireless, char string[10]) {
	HAL_Delay(50);
 8002dfe:	2032      	movs	r0, #50	; 0x32
 8002e00:	f001 f8d2 	bl	8003fa8 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 8002e04:	23c8      	movs	r3, #200	; 0xc8
 8002e06:	220a      	movs	r2, #10
 8002e08:	a901      	add	r1, sp, #4
 8002e0a:	6820      	ldr	r0, [r4, #0]
 8002e0c:	f003 fba0 	bl	8006550 <HAL_UART_Transmit>
	HAL_Delay(50);
 8002e10:	2032      	movs	r0, #50	; 0x32
 8002e12:	f001 f8c9 	bl	8003fa8 <HAL_Delay>
}
 8002e16:	b004      	add	sp, #16
 8002e18:	bd10      	pop	{r4, pc}
 8002e1a:	46c0      	nop			; (mov r8, r8)
 8002e1c:	0800b4f8 	.word	0x0800b4f8

08002e20 <send_wireless_detect_skater_status>:
void send_wireless_detect_skater_status(Wireless *wireless, uint8_t skater_status) {
 8002e20:	b510      	push	{r4, lr}
 8002e22:	0004      	movs	r4, r0
 8002e24:	b084      	sub	sp, #16
 8002e26:	000a      	movs	r2, r1
	sprintf((char *)string, "D%iED%iE", skater_status, skater_status);
 8002e28:	000b      	movs	r3, r1
 8002e2a:	a801      	add	r0, sp, #4
 8002e2c:	4908      	ldr	r1, [pc, #32]	; (8002e50 <send_wireless_detect_skater_status+0x30>)
 8002e2e:	f004 fd47 	bl	80078c0 <siprintf>
	HAL_Delay(50);
 8002e32:	2032      	movs	r0, #50	; 0x32
 8002e34:	f001 f8b8 	bl	8003fa8 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 8002e38:	23c8      	movs	r3, #200	; 0xc8
 8002e3a:	220a      	movs	r2, #10
 8002e3c:	a901      	add	r1, sp, #4
 8002e3e:	6820      	ldr	r0, [r4, #0]
 8002e40:	f003 fb86 	bl	8006550 <HAL_UART_Transmit>
	HAL_Delay(50);
 8002e44:	2032      	movs	r0, #50	; 0x32
 8002e46:	f001 f8af 	bl	8003fa8 <HAL_Delay>
}
 8002e4a:	b004      	add	sp, #16
 8002e4c:	bd10      	pop	{r4, pc}
 8002e4e:	46c0      	nop			; (mov r8, r8)
 8002e50:	0800b504 	.word	0x0800b504

08002e54 <send_wireless_battery_data>:
void send_wireless_battery_data(Wireless *wireless, int battery_data) {
 8002e54:	b510      	push	{r4, lr}
 8002e56:	0004      	movs	r4, r0
 8002e58:	b084      	sub	sp, #16
 8002e5a:	000a      	movs	r2, r1
	sprintf((char *)string, "B%iEB%iE", battery_data, battery_data);
 8002e5c:	000b      	movs	r3, r1
 8002e5e:	a801      	add	r0, sp, #4
 8002e60:	4908      	ldr	r1, [pc, #32]	; (8002e84 <send_wireless_battery_data+0x30>)
 8002e62:	f004 fd2d 	bl	80078c0 <siprintf>
	HAL_Delay(50);
 8002e66:	2032      	movs	r0, #50	; 0x32
 8002e68:	f001 f89e 	bl	8003fa8 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 8002e6c:	23c8      	movs	r3, #200	; 0xc8
 8002e6e:	220a      	movs	r2, #10
 8002e70:	a901      	add	r1, sp, #4
 8002e72:	6820      	ldr	r0, [r4, #0]
 8002e74:	f003 fb6c 	bl	8006550 <HAL_UART_Transmit>
	HAL_Delay(50);
 8002e78:	2032      	movs	r0, #50	; 0x32
 8002e7a:	f001 f895 	bl	8003fa8 <HAL_Delay>
}
 8002e7e:	b004      	add	sp, #16
 8002e80:	bd10      	pop	{r4, pc}
 8002e82:	46c0      	nop			; (mov r8, r8)
 8002e84:	0800b510 	.word	0x0800b510

08002e88 <parse_wireless_message>:
bool parse_wireless_message(Wireless *wireless, Skater* skater, Joint* joint, char start_char) {
 8002e88:	b530      	push	{r4, r5, lr}
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002e8a:	7902      	ldrb	r2, [r0, #4]
bool parse_wireless_message(Wireless *wireless, Skater* skater, Joint* joint, char start_char) {
 8002e8c:	0004      	movs	r4, r0
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002e8e:	7941      	ldrb	r1, [r0, #5]
bool parse_wireless_message(Wireless *wireless, Skater* skater, Joint* joint, char start_char) {
 8002e90:	b083      	sub	sp, #12
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d021      	beq.n	8002eda <parse_wireless_message+0x52>
 8002e96:	4299      	cmp	r1, r3
 8002e98:	d100      	bne.n	8002e9c <parse_wireless_message+0x14>
 8002e9a:	e078      	b.n	8002f8e <parse_wireless_message+0x106>
 8002e9c:	79a1      	ldrb	r1, [r4, #6]
 8002e9e:	4299      	cmp	r1, r3
 8002ea0:	d100      	bne.n	8002ea4 <parse_wireless_message+0x1c>
 8002ea2:	e07c      	b.n	8002f9e <parse_wireless_message+0x116>
 8002ea4:	79e1      	ldrb	r1, [r4, #7]
 8002ea6:	4299      	cmp	r1, r3
 8002ea8:	d100      	bne.n	8002eac <parse_wireless_message+0x24>
 8002eaa:	e080      	b.n	8002fae <parse_wireless_message+0x126>
 8002eac:	7a21      	ldrb	r1, [r4, #8]
 8002eae:	4299      	cmp	r1, r3
 8002eb0:	d100      	bne.n	8002eb4 <parse_wireless_message+0x2c>
 8002eb2:	e084      	b.n	8002fbe <parse_wireless_message+0x136>
 8002eb4:	7a61      	ldrb	r1, [r4, #9]
 8002eb6:	4299      	cmp	r1, r3
 8002eb8:	d100      	bne.n	8002ebc <parse_wireless_message+0x34>
 8002eba:	e088      	b.n	8002fce <parse_wireless_message+0x146>
 8002ebc:	7aa1      	ldrb	r1, [r4, #10]
 8002ebe:	4299      	cmp	r1, r3
 8002ec0:	d100      	bne.n	8002ec4 <parse_wireless_message+0x3c>
 8002ec2:	e08c      	b.n	8002fde <parse_wireless_message+0x156>
 8002ec4:	7ae1      	ldrb	r1, [r4, #11]
 8002ec6:	4299      	cmp	r1, r3
 8002ec8:	d100      	bne.n	8002ecc <parse_wireless_message+0x44>
 8002eca:	e090      	b.n	8002fee <parse_wireless_message+0x166>
 8002ecc:	7b21      	ldrb	r1, [r4, #12]
	if (start_of_transmit == -1) return false;
 8002ece:	2000      	movs	r0, #0
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002ed0:	4299      	cmp	r1, r3
 8002ed2:	d100      	bne.n	8002ed6 <parse_wireless_message+0x4e>
 8002ed4:	e093      	b.n	8002ffe <parse_wireless_message+0x176>
}
 8002ed6:	b003      	add	sp, #12
 8002ed8:	bd30      	pop	{r4, r5, pc}
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002eda:	4a54      	ldr	r2, [pc, #336]	; (800302c <parse_wireless_message+0x1a4>)
 8002edc:	5c50      	ldrb	r0, [r2, r1]
 8002ede:	0740      	lsls	r0, r0, #29
 8002ee0:	d5d9      	bpl.n	8002e96 <parse_wireless_message+0xe>
 8002ee2:	2101      	movs	r1, #1
		if (wireless->uart_buffer[i] == 'E') {
 8002ee4:	1863      	adds	r3, r4, r1
 8002ee6:	791b      	ldrb	r3, [r3, #4]
 8002ee8:	2b45      	cmp	r3, #69	; 0x45
 8002eea:	d100      	bne.n	8002eee <parse_wireless_message+0x66>
 8002eec:	e09c      	b.n	8003028 <parse_wireless_message+0x1a0>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002eee:	1c4b      	adds	r3, r1, #1
 8002ef0:	2909      	cmp	r1, #9
 8002ef2:	d04a      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002ef4:	18e0      	adds	r0, r4, r3
 8002ef6:	7900      	ldrb	r0, [r0, #4]
 8002ef8:	2845      	cmp	r0, #69	; 0x45
 8002efa:	d100      	bne.n	8002efe <parse_wireless_message+0x76>
 8002efc:	e088      	b.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002efe:	5c13      	ldrb	r3, [r2, r0]
 8002f00:	2004      	movs	r0, #4
 8002f02:	4218      	tst	r0, r3
 8002f04:	d041      	beq.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f06:	1c8b      	adds	r3, r1, #2
 8002f08:	2908      	cmp	r1, #8
 8002f0a:	d03e      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f0c:	18e5      	adds	r5, r4, r3
 8002f0e:	792d      	ldrb	r5, [r5, #4]
 8002f10:	2d45      	cmp	r5, #69	; 0x45
 8002f12:	d07d      	beq.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f14:	5d53      	ldrb	r3, [r2, r5]
 8002f16:	4218      	tst	r0, r3
 8002f18:	d037      	beq.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f1a:	1ccb      	adds	r3, r1, #3
 8002f1c:	2907      	cmp	r1, #7
 8002f1e:	d034      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f20:	18e5      	adds	r5, r4, r3
 8002f22:	792d      	ldrb	r5, [r5, #4]
 8002f24:	2d45      	cmp	r5, #69	; 0x45
 8002f26:	d073      	beq.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f28:	5d53      	ldrb	r3, [r2, r5]
 8002f2a:	4218      	tst	r0, r3
 8002f2c:	d02d      	beq.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f2e:	1d0b      	adds	r3, r1, #4
 8002f30:	2906      	cmp	r1, #6
 8002f32:	d02a      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f34:	18e0      	adds	r0, r4, r3
 8002f36:	7900      	ldrb	r0, [r0, #4]
 8002f38:	2845      	cmp	r0, #69	; 0x45
 8002f3a:	d069      	beq.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f3c:	5c13      	ldrb	r3, [r2, r0]
 8002f3e:	2004      	movs	r0, #4
 8002f40:	4218      	tst	r0, r3
 8002f42:	d022      	beq.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f44:	1d4b      	adds	r3, r1, #5
 8002f46:	2905      	cmp	r1, #5
 8002f48:	d01f      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f4a:	18e5      	adds	r5, r4, r3
 8002f4c:	792d      	ldrb	r5, [r5, #4]
 8002f4e:	2d45      	cmp	r5, #69	; 0x45
 8002f50:	d05e      	beq.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f52:	5d53      	ldrb	r3, [r2, r5]
 8002f54:	4218      	tst	r0, r3
 8002f56:	d018      	beq.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f58:	1d8b      	adds	r3, r1, #6
 8002f5a:	2904      	cmp	r1, #4
 8002f5c:	d015      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f5e:	18e5      	adds	r5, r4, r3
 8002f60:	792d      	ldrb	r5, [r5, #4]
 8002f62:	2d45      	cmp	r5, #69	; 0x45
 8002f64:	d054      	beq.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f66:	5d53      	ldrb	r3, [r2, r5]
 8002f68:	4218      	tst	r0, r3
 8002f6a:	d00e      	beq.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f6c:	1dcb      	adds	r3, r1, #7
 8002f6e:	2903      	cmp	r1, #3
 8002f70:	d00b      	beq.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f72:	18e0      	adds	r0, r4, r3
 8002f74:	7900      	ldrb	r0, [r0, #4]
 8002f76:	2845      	cmp	r0, #69	; 0x45
 8002f78:	d04a      	beq.n	8003010 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f7a:	5c13      	ldrb	r3, [r2, r0]
 8002f7c:	075b      	lsls	r3, r3, #29
 8002f7e:	d504      	bpl.n	8002f8a <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f80:	2901      	cmp	r1, #1
 8002f82:	d102      	bne.n	8002f8a <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f84:	7b63      	ldrb	r3, [r4, #13]
 8002f86:	2b45      	cmp	r3, #69	; 0x45
 8002f88:	d041      	beq.n	800300e <parse_wireless_message+0x186>
	if (start_of_transmit == -1) return false;
 8002f8a:	2000      	movs	r0, #0
 8002f8c:	e7a3      	b.n	8002ed6 <parse_wireless_message+0x4e>
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002f8e:	79a1      	ldrb	r1, [r4, #6]
 8002f90:	4a26      	ldr	r2, [pc, #152]	; (800302c <parse_wireless_message+0x1a4>)
 8002f92:	5c50      	ldrb	r0, [r2, r1]
 8002f94:	0740      	lsls	r0, r0, #29
 8002f96:	d400      	bmi.n	8002f9a <parse_wireless_message+0x112>
 8002f98:	e781      	b.n	8002e9e <parse_wireless_message+0x16>
 8002f9a:	2102      	movs	r1, #2
 8002f9c:	e7a2      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002f9e:	79e1      	ldrb	r1, [r4, #7]
 8002fa0:	4a22      	ldr	r2, [pc, #136]	; (800302c <parse_wireless_message+0x1a4>)
 8002fa2:	5c50      	ldrb	r0, [r2, r1]
 8002fa4:	0740      	lsls	r0, r0, #29
 8002fa6:	d400      	bmi.n	8002faa <parse_wireless_message+0x122>
 8002fa8:	e77d      	b.n	8002ea6 <parse_wireless_message+0x1e>
 8002faa:	2103      	movs	r1, #3
 8002fac:	e79a      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002fae:	7a21      	ldrb	r1, [r4, #8]
 8002fb0:	4a1e      	ldr	r2, [pc, #120]	; (800302c <parse_wireless_message+0x1a4>)
 8002fb2:	5c50      	ldrb	r0, [r2, r1]
 8002fb4:	0740      	lsls	r0, r0, #29
 8002fb6:	d400      	bmi.n	8002fba <parse_wireless_message+0x132>
 8002fb8:	e779      	b.n	8002eae <parse_wireless_message+0x26>
 8002fba:	2104      	movs	r1, #4
 8002fbc:	e792      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002fbe:	7a61      	ldrb	r1, [r4, #9]
 8002fc0:	4a1a      	ldr	r2, [pc, #104]	; (800302c <parse_wireless_message+0x1a4>)
 8002fc2:	5c50      	ldrb	r0, [r2, r1]
 8002fc4:	0740      	lsls	r0, r0, #29
 8002fc6:	d400      	bmi.n	8002fca <parse_wireless_message+0x142>
 8002fc8:	e775      	b.n	8002eb6 <parse_wireless_message+0x2e>
 8002fca:	2105      	movs	r1, #5
 8002fcc:	e78a      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002fce:	7aa1      	ldrb	r1, [r4, #10]
 8002fd0:	4a16      	ldr	r2, [pc, #88]	; (800302c <parse_wireless_message+0x1a4>)
 8002fd2:	5c50      	ldrb	r0, [r2, r1]
 8002fd4:	0740      	lsls	r0, r0, #29
 8002fd6:	d400      	bmi.n	8002fda <parse_wireless_message+0x152>
 8002fd8:	e771      	b.n	8002ebe <parse_wireless_message+0x36>
 8002fda:	2106      	movs	r1, #6
 8002fdc:	e782      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002fde:	7ae1      	ldrb	r1, [r4, #11]
 8002fe0:	4a12      	ldr	r2, [pc, #72]	; (800302c <parse_wireless_message+0x1a4>)
 8002fe2:	5c50      	ldrb	r0, [r2, r1]
 8002fe4:	0740      	lsls	r0, r0, #29
 8002fe6:	d400      	bmi.n	8002fea <parse_wireless_message+0x162>
 8002fe8:	e76d      	b.n	8002ec6 <parse_wireless_message+0x3e>
 8002fea:	2107      	movs	r1, #7
 8002fec:	e77a      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002fee:	7b21      	ldrb	r1, [r4, #12]
 8002ff0:	4a0e      	ldr	r2, [pc, #56]	; (800302c <parse_wireless_message+0x1a4>)
 8002ff2:	5c50      	ldrb	r0, [r2, r1]
 8002ff4:	0740      	lsls	r0, r0, #29
 8002ff6:	d400      	bmi.n	8002ffa <parse_wireless_message+0x172>
 8002ff8:	e769      	b.n	8002ece <parse_wireless_message+0x46>
 8002ffa:	2108      	movs	r1, #8
 8002ffc:	e772      	b.n	8002ee4 <parse_wireless_message+0x5c>
 8002ffe:	7b63      	ldrb	r3, [r4, #13]
 8003000:	4a0a      	ldr	r2, [pc, #40]	; (800302c <parse_wireless_message+0x1a4>)
 8003002:	5cd3      	ldrb	r3, [r2, r3]
 8003004:	075b      	lsls	r3, r3, #29
 8003006:	d400      	bmi.n	800300a <parse_wireless_message+0x182>
 8003008:	e765      	b.n	8002ed6 <parse_wireless_message+0x4e>
 800300a:	2109      	movs	r1, #9
 800300c:	e76a      	b.n	8002ee4 <parse_wireless_message+0x5c>
 800300e:	2309      	movs	r3, #9
	memcpy(contents_string, wireless->uart_buffer + start_of_transmit, length);
 8003010:	1d20      	adds	r0, r4, #4
	int length = end_of_transmit - start_of_transmit;
 8003012:	1a5a      	subs	r2, r3, r1
	memcpy(contents_string, wireless->uart_buffer + start_of_transmit, length);
 8003014:	1841      	adds	r1, r0, r1
 8003016:	4668      	mov	r0, sp
 8003018:	f003 fcd2 	bl	80069c0 <memcpy>
	int content = atoi(contents_string);
 800301c:	4668      	mov	r0, sp
 800301e:	f003 fc95 	bl	800694c <atoi>
	wireless->message_contents = content;
 8003022:	6120      	str	r0, [r4, #16]
	return true;
 8003024:	2001      	movs	r0, #1
 8003026:	e756      	b.n	8002ed6 <parse_wireless_message+0x4e>
		if (wireless->uart_buffer[i] == 'E') {
 8003028:	000b      	movs	r3, r1
 800302a:	e7f1      	b.n	8003010 <parse_wireless_message+0x188>
 800302c:	0800b5a9 	.word	0x0800b5a9

08003030 <receive_wireless>:
void receive_wireless(Wireless *wireless, Skater* skater, Joint* joint) {
 8003030:	b570      	push	{r4, r5, r6, lr}
 8003032:	000d      	movs	r5, r1
	HAL_UART_Receive_DMA(wireless->uart, (uint8_t *)wireless->uart_buffer, sizeof(wireless->uart_buffer));
 8003034:	0001      	movs	r1, r0
void receive_wireless(Wireless *wireless, Skater* skater, Joint* joint) {
 8003036:	0004      	movs	r4, r0
 8003038:	0016      	movs	r6, r2
	HAL_UART_Receive_DMA(wireless->uart, (uint8_t *)wireless->uart_buffer, sizeof(wireless->uart_buffer));
 800303a:	c901      	ldmia	r1!, {r0}
 800303c:	220a      	movs	r2, #10
 800303e:	f002 ff43 	bl	8005ec8 <HAL_UART_Receive_DMA>
	bool target_success =  parse_wireless_message(wireless, skater, joint, 'T');
 8003042:	2354      	movs	r3, #84	; 0x54
 8003044:	0032      	movs	r2, r6
 8003046:	0029      	movs	r1, r5
 8003048:	0020      	movs	r0, r4
 800304a:	f7ff ff1d 	bl	8002e88 <parse_wireless_message>
	if (target_success) {
 800304e:	2800      	cmp	r0, #0
 8003050:	d100      	bne.n	8003054 <receive_wireless+0x24>
}
 8003052:	bd70      	pop	{r4, r5, r6, pc}
		wireless->ms_since_comms = 0;
 8003054:	2300      	movs	r3, #0
		bool is_skater_here = !has_skater_recently_left_board(skater);
 8003056:	0028      	movs	r0, r5
		wireless->ms_since_comms = 0;
 8003058:	6163      	str	r3, [r4, #20]
		bool is_skater_here = !has_skater_recently_left_board(skater);
 800305a:	f000 fd01 	bl	8003a60 <has_skater_recently_left_board>
		if (is_skater_here) {
 800305e:	2800      	cmp	r0, #0
 8003060:	d1f7      	bne.n	8003052 <receive_wireless+0x22>
			int trigger_val = wireless->message_contents;
 8003062:	6923      	ldr	r3, [r4, #16]
			else if (trigger_val < 32) {
 8003064:	2b1f      	cmp	r3, #31
 8003066:	dd09      	ble.n	800307c <receive_wireless+0x4c>
			else if (trigger_val < 63) {
 8003068:	2b3e      	cmp	r3, #62	; 0x3e
 800306a:	dc0c      	bgt.n	8003086 <receive_wireless+0x56>
				desired_steps = (trigger_val - 32) * (MAX_BRAKING_STEPS - RIGHT_BEFORE_BRAKING_STEPS) / 32 + RIGHT_BEFORE_BRAKING_STEPS;
 800306c:	490b      	ldr	r1, [pc, #44]	; (800309c <receive_wireless+0x6c>)
 800306e:	3b20      	subs	r3, #32
 8003070:	4359      	muls	r1, r3
 8003072:	4b0a      	ldr	r3, [pc, #40]	; (800309c <receive_wireless+0x6c>)
 8003074:	1149      	asrs	r1, r1, #5
 8003076:	469c      	mov	ip, r3
 8003078:	4461      	add	r1, ip
 800307a:	e000      	b.n	800307e <receive_wireless+0x4e>
				desired_steps = RIGHT_BEFORE_BRAKING_STEPS;
 800307c:	4907      	ldr	r1, [pc, #28]	; (800309c <receive_wireless+0x6c>)
			set_joint_target(joint, desired_steps);
 800307e:	0030      	movs	r0, r6
 8003080:	f000 f940 	bl	8003304 <set_joint_target>
 8003084:	e7e5      	b.n	8003052 <receive_wireless+0x22>
				desired_steps = MAX_BRAKING_STEPS;
 8003086:	3b3f      	subs	r3, #63	; 0x3f
 8003088:	1e5a      	subs	r2, r3, #1
 800308a:	4193      	sbcs	r3, r2
 800308c:	4259      	negs	r1, r3
 800308e:	4b04      	ldr	r3, [pc, #16]	; (80030a0 <receive_wireless+0x70>)
 8003090:	4019      	ands	r1, r3
 8003092:	4b04      	ldr	r3, [pc, #16]	; (80030a4 <receive_wireless+0x74>)
 8003094:	469c      	mov	ip, r3
 8003096:	4461      	add	r1, ip
 8003098:	e7f1      	b.n	800307e <receive_wireless+0x4e>
 800309a:	46c0      	nop			; (mov r8, r8)
 800309c:	000032c8 	.word	0x000032c8
 80030a0:	ffffcd38 	.word	0xffffcd38
 80030a4:	00006590 	.word	0x00006590

080030a8 <new_force_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ForceSensor object
ForceSensor *new_force_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 80030a8:	b570      	push	{r4, r5, r6, lr}
 80030aa:	0005      	movs	r5, r0
    ForceSensor *force_sensor = (ForceSensor*) malloc(sizeof(ForceSensor));
 80030ac:	2008      	movs	r0, #8
ForceSensor *new_force_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 80030ae:	000c      	movs	r4, r1
    ForceSensor *force_sensor = (ForceSensor*) malloc(sizeof(ForceSensor));
 80030b0:	f003 fc7c 	bl	80069ac <malloc>
	force_sensor->adc_sensor = _adc_sensor;
 80030b4:	6005      	str	r5, [r0, #0]
    force_sensor->rank = _rank;
 80030b6:	7104      	strb	r4, [r0, #4]
	return force_sensor;
}
 80030b8:	bd70      	pop	{r4, r5, r6, pc}
 80030ba:	46c0      	nop			; (mov r8, r8)

080030bc <get_force_sensor_data>:

// REQUIRES: ForceSensor is a force_sensor object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value force sensor voltage output.
uint16_t get_force_sensor_data(ForceSensor *force_sensor) {
 80030bc:	b510      	push	{r4, lr}
    return get_adc_sensor_value(force_sensor->adc_sensor, force_sensor->rank);
 80030be:	7901      	ldrb	r1, [r0, #4]
 80030c0:	6800      	ldr	r0, [r0, #0]
 80030c2:	f7ff fe33 	bl	8002d2c <get_adc_sensor_value>
}
 80030c6:	bd10      	pop	{r4, pc}

080030c8 <new_i2c_mux>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hi2c is the i2c channel
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a new I2C mux
I2CMux *new_i2c_mux(I2C_HandleTypeDef *hi2c) {
 80030c8:	b570      	push	{r4, r5, r6, lr}
 80030ca:	0005      	movs	r5, r0
	I2CMux *i2c_mux = (I2CMux*) malloc(sizeof(I2CMux));
 80030cc:	2030      	movs	r0, #48	; 0x30
 80030ce:	f003 fc6d 	bl	80069ac <malloc>
	i2c_mux->i2c = hi2c;
	for (size_t i = 0; i < 8; ++i) {
		i2c_mux->channels_register_data[i] = 0b1 < i;
 80030d2:	2300      	movs	r3, #0
	I2CMux *i2c_mux = (I2CMux*) malloc(sizeof(I2CMux));
 80030d4:	0004      	movs	r4, r0
		i2c_mux->channels_register_data[i] = 0b1 < i;
 80030d6:	6043      	str	r3, [r0, #4]
 80030d8:	6083      	str	r3, [r0, #8]
 80030da:	3301      	adds	r3, #1
	i2c_mux->i2c = hi2c;
 80030dc:	6005      	str	r5, [r0, #0]
		i2c_mux->channels_register_data[i] = 0b1 < i;
 80030de:	60c3      	str	r3, [r0, #12]
 80030e0:	6103      	str	r3, [r0, #16]
 80030e2:	6143      	str	r3, [r0, #20]
 80030e4:	6183      	str	r3, [r0, #24]
 80030e6:	61c3      	str	r3, [r0, #28]
 80030e8:	6203      	str	r3, [r0, #32]
	}
	for (size_t i = 0; i < 10; ++i) {
		i2c_mux->buffer[i] = 0;
 80030ea:	220a      	movs	r2, #10
 80030ec:	2100      	movs	r1, #0
 80030ee:	3024      	adds	r0, #36	; 0x24
 80030f0:	f003 fc6f 	bl	80069d2 <memset>
	}
	return i2c_mux;
}
 80030f4:	0020      	movs	r0, r4
 80030f6:	bd70      	pop	{r4, r5, r6, pc}

080030f8 <activate_i2c_mux_channel>:

// REQUIRES: i2c_mux is the mux and channel is an integer [0, 7]
// MODIFIES: nothing
// EFFECTS: Activates an i2c mux channel
void activate_i2c_mux_channel(I2CMux *i2c_mux, uint8_t channel) {
	i2c_mux->buffer[0] = I2C_MUX_SELECT_CMD;
 80030f8:	2324      	movs	r3, #36	; 0x24
 80030fa:	22cc      	movs	r2, #204	; 0xcc
	i2c_mux->buffer[1] = i2c_mux->channels_register_data[channel];
 80030fc:	0089      	lsls	r1, r1, #2
void activate_i2c_mux_channel(I2CMux *i2c_mux, uint8_t channel) {
 80030fe:	b500      	push	{lr}
	i2c_mux->buffer[1] = i2c_mux->channels_register_data[channel];
 8003100:	1841      	adds	r1, r0, r1
	i2c_mux->buffer[0] = I2C_MUX_SELECT_CMD;
 8003102:	54c2      	strb	r2, [r0, r3]
	i2c_mux->buffer[1] = i2c_mux->channels_register_data[channel];
 8003104:	684a      	ldr	r2, [r1, #4]
 8003106:	3301      	adds	r3, #1
 8003108:	54c2      	strb	r2, [r0, r3]
	HAL_I2C_Master_Transmit(
		i2c_mux->i2c,
		I2C_MUX_ADDRESS << 1,
		i2c_mux->buffer,
 800310a:	0002      	movs	r2, r0
void activate_i2c_mux_channel(I2CMux *i2c_mux, uint8_t channel) {
 800310c:	b083      	sub	sp, #12
	HAL_I2C_Master_Transmit(
 800310e:	3b20      	subs	r3, #32
 8003110:	21e0      	movs	r1, #224	; 0xe0
 8003112:	6800      	ldr	r0, [r0, #0]
		i2c_mux->buffer,
 8003114:	3224      	adds	r2, #36	; 0x24
	HAL_I2C_Master_Transmit(
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	3b03      	subs	r3, #3
 800311a:	f001 feaf 	bl	8004e7c <HAL_I2C_Master_Transmit>
		2,
		5);
}
 800311e:	b003      	add	sp, #12
 8003120:	bd00      	pop	{pc}
 8003122:	46c0      	nop			; (mov r8, r8)

08003124 <new_imu>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hi2c is the i2c channel
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created IMU object
IMU *new_imu(I2C_HandleTypeDef *hi2c, I2CMux *_i2c_mux, uint8_t _channel) {
 8003124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003126:	0007      	movs	r7, r0
	IMU *imu = (IMU*) malloc(sizeof(IMU));
 8003128:	2020      	movs	r0, #32
IMU *new_imu(I2C_HandleTypeDef *hi2c, I2CMux *_i2c_mux, uint8_t _channel) {
 800312a:	000e      	movs	r6, r1
 800312c:	0015      	movs	r5, r2
	IMU *imu = (IMU*) malloc(sizeof(IMU));
 800312e:	f003 fc3d 	bl	80069ac <malloc>
	imu->i2c = hi2c;
	imu->addr = ADDRESS_511_ACCEL;
 8003132:	2319      	movs	r3, #25
 8003134:	7103      	strb	r3, [r0, #4]
	imu->accel_values[0] = 0.0;
 8003136:	2300      	movs	r3, #0
 8003138:	80c3      	strh	r3, [r0, #6]
	imu->accel_values[1] = 0.0;
 800313a:	23c0      	movs	r3, #192	; 0xc0
	IMU *imu = (IMU*) malloc(sizeof(IMU));
 800313c:	0004      	movs	r4, r0
	imu->accel_values[1] = 0.0;
 800313e:	061b      	lsls	r3, r3, #24
	imu->i2c = hi2c;
 8003140:	6007      	str	r7, [r0, #0]
	imu->accel_values[1] = 0.0;
 8003142:	6083      	str	r3, [r0, #8]
	imu->accel_values[2] = (IMU_Z_ACCEL_GRAVITY_GS) / CONVERT_RAW_IMU_TO_GS;
	for (size_t i = 0; i < 10; ++i) {
		imu->buffer[i] = 0;
 8003144:	220a      	movs	r2, #10
 8003146:	2100      	movs	r1, #0
 8003148:	300c      	adds	r0, #12
 800314a:	f003 fc42 	bl	80069d2 <memset>
	}
	imu->i2c_mux = _i2c_mux;
	imu->mux_channel = _channel;
	return imu;
}
 800314e:	0020      	movs	r0, r4
	imu->i2c_mux = _i2c_mux;
 8003150:	61a6      	str	r6, [r4, #24]
	imu->mux_channel = _channel;
 8003152:	7725      	strb	r5, [r4, #28]
}
 8003154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003156:	46c0      	nop			; (mov r8, r8)

08003158 <init_imu>:

// REQUIRES: IMU is an IMU object
// MODIFIES: nothing
// EFFECTS: Initializes the IMU
void init_imu(IMU* imu) {
 8003158:	b570      	push	{r4, r5, r6, lr}
 800315a:	0004      	movs	r4, r0
 800315c:	0025      	movs	r5, r4
// MODIFIES: nothing
// EFFECTS: Writes data to a particular register
void write_imu_register(IMU* imu, uint8_t reg, uint8_t data) {
	imu->buffer[0] = reg;
	imu->buffer[1] = data;
	HAL_I2C_Master_Transmit(
 800315e:	2605      	movs	r6, #5
void init_imu(IMU* imu) {
 8003160:	b082      	sub	sp, #8
	activate_i2c_mux_channel(imu->i2c_mux, imu->mux_channel);
 8003162:	7f01      	ldrb	r1, [r0, #28]
 8003164:	6980      	ldr	r0, [r0, #24]
 8003166:	f7ff ffc7 	bl	80030f8 <activate_i2c_mux_channel>
		imu->i2c,
		imu->addr << 1,
 800316a:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 800316c:	4b28      	ldr	r3, [pc, #160]	; (8003210 <init_imu+0xb8>)
 800316e:	350c      	adds	r5, #12
	HAL_I2C_Master_Transmit(
 8003170:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 8003172:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 8003174:	6820      	ldr	r0, [r4, #0]
 8003176:	2302      	movs	r3, #2
 8003178:	0049      	lsls	r1, r1, #1
 800317a:	9600      	str	r6, [sp, #0]
 800317c:	f001 fe7e 	bl	8004e7c <HAL_I2C_Master_Transmit>
	imu->buffer[0] = reg;
 8003180:	2321      	movs	r3, #33	; 0x21
		imu->addr << 1,
 8003182:	7921      	ldrb	r1, [r4, #4]
	HAL_I2C_Master_Transmit(
 8003184:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 8003186:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 8003188:	6820      	ldr	r0, [r4, #0]
 800318a:	0049      	lsls	r1, r1, #1
 800318c:	9600      	str	r6, [sp, #0]
 800318e:	3b1f      	subs	r3, #31
 8003190:	f001 fe74 	bl	8004e7c <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 8003194:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 8003196:	4b1f      	ldr	r3, [pc, #124]	; (8003214 <init_imu+0xbc>)
	HAL_I2C_Master_Transmit(
 8003198:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 800319a:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 800319c:	6820      	ldr	r0, [r4, #0]
 800319e:	2302      	movs	r3, #2
 80031a0:	0049      	lsls	r1, r1, #1
 80031a2:	9600      	str	r6, [sp, #0]
 80031a4:	f001 fe6a 	bl	8004e7c <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031a8:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031aa:	4b1b      	ldr	r3, [pc, #108]	; (8003218 <init_imu+0xc0>)
	HAL_I2C_Master_Transmit(
 80031ac:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031ae:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031b0:	6820      	ldr	r0, [r4, #0]
 80031b2:	2302      	movs	r3, #2
 80031b4:	0049      	lsls	r1, r1, #1
 80031b6:	9600      	str	r6, [sp, #0]
 80031b8:	f001 fe60 	bl	8004e7c <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031bc:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031be:	4b17      	ldr	r3, [pc, #92]	; (800321c <init_imu+0xc4>)
	HAL_I2C_Master_Transmit(
 80031c0:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031c2:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031c4:	6820      	ldr	r0, [r4, #0]
 80031c6:	2302      	movs	r3, #2
 80031c8:	0049      	lsls	r1, r1, #1
 80031ca:	9600      	str	r6, [sp, #0]
 80031cc:	f001 fe56 	bl	8004e7c <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031d0:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031d2:	4b13      	ldr	r3, [pc, #76]	; (8003220 <init_imu+0xc8>)
	HAL_I2C_Master_Transmit(
 80031d4:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031d6:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031d8:	6820      	ldr	r0, [r4, #0]
 80031da:	2302      	movs	r3, #2
 80031dc:	0049      	lsls	r1, r1, #1
 80031de:	9600      	str	r6, [sp, #0]
 80031e0:	f001 fe4c 	bl	8004e7c <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031e4:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031e6:	4b0f      	ldr	r3, [pc, #60]	; (8003224 <init_imu+0xcc>)
	HAL_I2C_Master_Transmit(
 80031e8:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031ea:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031ec:	6820      	ldr	r0, [r4, #0]
 80031ee:	2302      	movs	r3, #2
 80031f0:	0049      	lsls	r1, r1, #1
 80031f2:	9600      	str	r6, [sp, #0]
 80031f4:	f001 fe42 	bl	8004e7c <HAL_I2C_Master_Transmit>
	imu->buffer[0] = reg;
 80031f8:	2333      	movs	r3, #51	; 0x33
		imu->addr << 1,
 80031fa:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031fc:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031fe:	002a      	movs	r2, r5
 8003200:	6820      	ldr	r0, [r4, #0]
 8003202:	0049      	lsls	r1, r1, #1
 8003204:	9600      	str	r6, [sp, #0]
 8003206:	3b31      	subs	r3, #49	; 0x31
 8003208:	f001 fe38 	bl	8004e7c <HAL_I2C_Master_Transmit>
}
 800320c:	b002      	add	sp, #8
 800320e:	bd70      	pop	{r4, r5, r6, pc}
 8003210:	00004720 	.word	0x00004720
 8003214:	00004422 	.word	0x00004422
 8003218:	00004823 	.word	0x00004823
 800321c:	ffff8024 	.word	0xffff8024
 8003220:	00002030 	.word	0x00002030
 8003224:	ffffe032 	.word	0xffffe032

08003228 <is_imu_z_accel_equal_to_gravity>:
bool is_imu_z_accel_equal_to_gravity(IMU *imu) {
 8003228:	b510      	push	{r4, lr}
	float g_s_diff = (imu->accel_values[axis]) * CONVERT_RAW_IMU_TO_GS;
 800322a:	230a      	movs	r3, #10
 800322c:	5ec0      	ldrsh	r0, [r0, r3]
 800322e:	f7fd fe43 	bl	8000eb8 <__aeabi_i2f>
 8003232:	21e2      	movs	r1, #226	; 0xe2
 8003234:	0589      	lsls	r1, r1, #22
 8003236:	f7fd fd19 	bl	8000c6c <__aeabi_fmul>
	float diff = fabs(z_val - IMU_Z_ACCEL_GRAVITY_GS);
 800323a:	21fe      	movs	r1, #254	; 0xfe
 800323c:	0589      	lsls	r1, r1, #22
 800323e:	f7fd fac7 	bl	80007d0 <__aeabi_fadd>
    return diff < IMU_ACCEL_NOISE;
 8003242:	21fa      	movs	r1, #250	; 0xfa
	float diff = fabs(z_val - IMU_Z_ACCEL_GRAVITY_GS);
 8003244:	0040      	lsls	r0, r0, #1
 8003246:	0840      	lsrs	r0, r0, #1
    return diff < IMU_ACCEL_NOISE;
 8003248:	0589      	lsls	r1, r1, #22
 800324a:	f7fd f93d 	bl	80004c8 <__aeabi_fcmplt>
 800324e:	1e43      	subs	r3, r0, #1
 8003250:	4198      	sbcs	r0, r3
}
 8003252:	bd10      	pop	{r4, pc}

08003254 <new_interrupt_timer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _timer corresponds to timer
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created InterruptTimer object
InterruptTimer *new_interrupt_timer(TIM_HandleTypeDef *_timer) {
 8003254:	b510      	push	{r4, lr}
 8003256:	0004      	movs	r4, r0
	InterruptTimer *interrupt_timer = (InterruptTimer*) malloc(sizeof(InterruptTimer));
 8003258:	2004      	movs	r0, #4
 800325a:	f003 fba7 	bl	80069ac <malloc>
	interrupt_timer->timer = _timer;
 800325e:	6004      	str	r4, [r0, #0]
	return interrupt_timer;
}
 8003260:	bd10      	pop	{r4, pc}
 8003262:	46c0      	nop			; (mov r8, r8)

08003264 <start_interrupt_timer>:

// REQUIRES: interrupt_timer is an InterruptTimer object
// MODIFIES: nothing
// EFFECTS: Enables interrupts for the interrupt timer
void start_interrupt_timer(InterruptTimer *interrupt_timer) {
 8003264:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start_IT(interrupt_timer->timer);
 8003266:	6800      	ldr	r0, [r0, #0]
 8003268:	f002 fd32 	bl	8005cd0 <HAL_TIM_Base_Start_IT>
}
 800326c:	bd10      	pop	{r4, pc}
 800326e:	46c0      	nop			; (mov r8, r8)

08003270 <new_joint>:

// REQUIRES: _motor is a Motor object,
// and _rest_limit_switch_pin and _brake_limit_switch_pin is a PinData object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Joint object
Joint *new_joint(Motor* _motor, PinData* _rest_limit_switch_pin, PinData* _brake_limit_switch_pin) {
 8003270:	b570      	push	{r4, r5, r6, lr}
 8003272:	0006      	movs	r6, r0
	Joint *joint = (Joint*) malloc(sizeof(Joint));
 8003274:	2018      	movs	r0, #24
Joint *new_joint(Motor* _motor, PinData* _rest_limit_switch_pin, PinData* _brake_limit_switch_pin) {
 8003276:	000d      	movs	r5, r1
 8003278:	0014      	movs	r4, r2
	Joint *joint = (Joint*) malloc(sizeof(Joint));
 800327a:	f003 fb97 	bl	80069ac <malloc>
	joint->motor = _motor;
    joint->rest_limit_switch_pin = _rest_limit_switch_pin;
    joint->brake_limit_switch_pin = _brake_limit_switch_pin;
    joint->current_angle_steps = CALIBRATION_POINT_REST_STEPS;
    joint->desired_angle_steps = CALIBRATION_POINT_REST_STEPS;
	joint->is_calibrated = false;
 800327e:	2280      	movs	r2, #128	; 0x80
    joint->current_angle_steps = CALIBRATION_POINT_REST_STEPS;
 8003280:	2300      	movs	r3, #0
	joint->is_calibrated = false;
 8003282:	0052      	lsls	r2, r2, #1
	joint->motor = _motor;
 8003284:	6006      	str	r6, [r0, #0]
    joint->rest_limit_switch_pin = _rest_limit_switch_pin;
 8003286:	6045      	str	r5, [r0, #4]
    joint->brake_limit_switch_pin = _brake_limit_switch_pin;
 8003288:	6084      	str	r4, [r0, #8]
    joint->current_angle_steps = CALIBRATION_POINT_REST_STEPS;
 800328a:	60c3      	str	r3, [r0, #12]
    joint->desired_angle_steps = CALIBRATION_POINT_REST_STEPS;
 800328c:	6103      	str	r3, [r0, #16]
	joint->is_calibrated = false;
 800328e:	8282      	strh	r2, [r0, #20]
	joint->is_rest_limit_switch_activated = true;
	joint->is_brake_limit_switch_activated = false;
 8003290:	7583      	strb	r3, [r0, #22]
	return joint;
}
 8003292:	bd70      	pop	{r4, r5, r6, pc}

08003294 <is_joint_close_enough_to_target>:

// REQUIRES: joint is a Joint object
// MODIFIES: Nothing
// EFFECTS: Returns whether or not current joint angle is close enough to desired angle
bool is_joint_close_enough_to_target(Joint *joint) {
 8003294:	0003      	movs	r3, r0
	return joint->desired_angle_steps == joint->current_angle_steps;
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	6900      	ldr	r0, [r0, #16]
 800329a:	1ac0      	subs	r0, r0, r3
 800329c:	4243      	negs	r3, r0
 800329e:	4158      	adcs	r0, r3
 80032a0:	b2c0      	uxtb	r0, r0
}
 80032a2:	4770      	bx	lr

080032a4 <move_joint_to_target>:

// REQUIRES: joint is a Joint object
// MODIFIES: Nothing
// EFFECTS: Moves the motor based on current steps and desired steps
void move_joint_to_target(Joint *joint) {
 80032a4:	b570      	push	{r4, r5, r6, lr}
	return joint->desired_angle_steps == joint->current_angle_steps;
 80032a6:	6906      	ldr	r6, [r0, #16]
 80032a8:	68c5      	ldr	r5, [r0, #12]
void move_joint_to_target(Joint *joint) {
 80032aa:	0004      	movs	r4, r0
	if (!is_joint_close_enough_to_target(joint)) {
 80032ac:	42ae      	cmp	r6, r5
 80032ae:	d100      	bne.n	80032b2 <move_joint_to_target+0xe>
		bool is_difference_steps_positive = joint->desired_angle_steps > joint->current_angle_steps;
		step_motor_direction(joint->motor, is_difference_steps_positive);
		int8_t steps = is_difference_steps_positive ? 1 : -1;
		joint->current_angle_steps += steps;
	}
}
 80032b0:	bd70      	pop	{r4, r5, r6, pc}
		bool is_difference_steps_positive = joint->desired_angle_steps > joint->current_angle_steps;
 80032b2:	2101      	movs	r1, #1
 80032b4:	42ae      	cmp	r6, r5
 80032b6:	dc00      	bgt.n	80032ba <move_joint_to_target+0x16>
 80032b8:	2100      	movs	r1, #0
		step_motor_direction(joint->motor, is_difference_steps_positive);
 80032ba:	6820      	ldr	r0, [r4, #0]
 80032bc:	b2c9      	uxtb	r1, r1
 80032be:	f000 fb91 	bl	80039e4 <step_motor_direction>
		int8_t steps = is_difference_steps_positive ? 1 : -1;
 80032c2:	2301      	movs	r3, #1
 80032c4:	42ae      	cmp	r6, r5
 80032c6:	dc00      	bgt.n	80032ca <move_joint_to_target+0x26>
 80032c8:	3b02      	subs	r3, #2
		joint->current_angle_steps += steps;
 80032ca:	68e2      	ldr	r2, [r4, #12]
 80032cc:	4694      	mov	ip, r2
 80032ce:	4463      	add	r3, ip
 80032d0:	60e3      	str	r3, [r4, #12]
}
 80032d2:	e7ed      	b.n	80032b0 <move_joint_to_target+0xc>

080032d4 <refresh_joint_limit_switch>:

// REQUIRES: joint is a Joint object
// MODIFIES: is_rest_limit_switch_activated and is_brake_limit_switch_activated
// EFFECTS: Updates joint limit switch value
void refresh_joint_limit_switch(Joint *joint) {
 80032d4:	b510      	push	{r4, lr}
 80032d6:	0004      	movs	r4, r0
	bool raw_rest_pin_value = get_pin_value(joint->rest_limit_switch_pin);
 80032d8:	6840      	ldr	r0, [r0, #4]
 80032da:	f000 fba9 	bl	8003a30 <get_pin_value>
	joint->is_rest_limit_switch_activated = raw_rest_pin_value;
 80032de:	7560      	strb	r0, [r4, #21]
	if (joint->is_rest_limit_switch_activated) {
 80032e0:	2800      	cmp	r0, #0
 80032e2:	d004      	beq.n	80032ee <refresh_joint_limit_switch+0x1a>
		joint->is_calibrated = true;
 80032e4:	2301      	movs	r3, #1
 80032e6:	7523      	strb	r3, [r4, #20]

// REQUIRES: joint is a Joint object
// MODIFIES: potentiometer_error
// EFFECTS: Zeros the joint
void zero_joint(Joint *joint) {
	joint->current_angle_steps = 0;
 80032e8:	2300      	movs	r3, #0
 80032ea:	60e3      	str	r3, [r4, #12]
}
 80032ec:	bd10      	pop	{r4, pc}
		bool raw_brake_pin_value = get_pin_value(joint->brake_limit_switch_pin);
 80032ee:	68a0      	ldr	r0, [r4, #8]
 80032f0:	f000 fb9e 	bl	8003a30 <get_pin_value>
		joint->is_brake_limit_switch_activated = raw_brake_pin_value;
 80032f4:	75a0      	strb	r0, [r4, #22]
		if (joint->is_brake_limit_switch_activated) {
 80032f6:	2800      	cmp	r0, #0
 80032f8:	d0f8      	beq.n	80032ec <refresh_joint_limit_switch+0x18>
			joint->current_angle_steps = MAX_BRAKING_STEPS;
 80032fa:	4b01      	ldr	r3, [pc, #4]	; (8003300 <refresh_joint_limit_switch+0x2c>)
 80032fc:	60e3      	str	r3, [r4, #12]
}
 80032fe:	e7f5      	b.n	80032ec <refresh_joint_limit_switch+0x18>
 8003300:	00006590 	.word	0x00006590

08003304 <set_joint_target>:
	if (joint->is_calibrated) {
 8003304:	7d03      	ldrb	r3, [r0, #20]
		joint->desired_angle_steps = CALIBRATION_POINT_REST_STEPS;
 8003306:	1e5a      	subs	r2, r3, #1
 8003308:	4193      	sbcs	r3, r2
 800330a:	425b      	negs	r3, r3
 800330c:	400b      	ands	r3, r1
 800330e:	6103      	str	r3, [r0, #16]
}
 8003310:	4770      	bx	lr
 8003312:	46c0      	nop			; (mov r8, r8)

08003314 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
	receive_wireless(wireless, skater, joint);
 8003314:	4b04      	ldr	r3, [pc, #16]	; (8003328 <HAL_UART_RxCpltCallback+0x14>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003316:	b510      	push	{r4, lr}
	receive_wireless(wireless, skater, joint);
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	4b04      	ldr	r3, [pc, #16]	; (800332c <HAL_UART_RxCpltCallback+0x18>)
 800331c:	6819      	ldr	r1, [r3, #0]
 800331e:	4b04      	ldr	r3, [pc, #16]	; (8003330 <HAL_UART_RxCpltCallback+0x1c>)
 8003320:	6818      	ldr	r0, [r3, #0]
 8003322:	f7ff fe85 	bl	8003030 <receive_wireless>
}
 8003326:	bd10      	pop	{r4, pc}
 8003328:	20000510 	.word	0x20000510
 800332c:	20000524 	.word	0x20000524
 8003330:	20000530 	.word	0x20000530

08003334 <HAL_TIM_PeriodElapsedCallback>:
    	trigger_speed_sensor_interrupt(speed_sensor, false);
    }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	if (htim == fast_interrupt_timer->timer) {
 8003334:	4b2b      	ldr	r3, [pc, #172]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003336:	b570      	push	{r4, r5, r6, lr}
	if (htim == fast_interrupt_timer->timer) {
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4283      	cmp	r3, r0
 800333e:	d005      	beq.n	800334c <HAL_TIM_PeriodElapsedCallback+0x18>
		// 50 us
		move_joint_to_target(joint);
		set_pin_value(debug_pin_1, 0);

	}
	else if (htim == slow_interrupt_timer->timer) {
 8003340:	4b29      	ldr	r3, [pc, #164]	; (80033e8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4283      	cmp	r3, r0
 8003348:	d00e      	beq.n	8003368 <HAL_TIM_PeriodElapsedCallback+0x34>
			refresh_speed_sensor_logic(speed_sensor);
		}

		refresh_wireless_status(wireless);
	}
}
 800334a:	bd70      	pop	{r4, r5, r6, pc}
		set_pin_value(debug_pin_1, 1);
 800334c:	4c27      	ldr	r4, [pc, #156]	; (80033ec <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800334e:	2101      	movs	r1, #1
 8003350:	6820      	ldr	r0, [r4, #0]
 8003352:	f000 fb61 	bl	8003a18 <set_pin_value>
		move_joint_to_target(joint);
 8003356:	4b26      	ldr	r3, [pc, #152]	; (80033f0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8003358:	6818      	ldr	r0, [r3, #0]
 800335a:	f7ff ffa3 	bl	80032a4 <move_joint_to_target>
		set_pin_value(debug_pin_1, 0);
 800335e:	2100      	movs	r1, #0
 8003360:	6820      	ldr	r0, [r4, #0]
 8003362:	f000 fb59 	bl	8003a18 <set_pin_value>
 8003366:	e7f0      	b.n	800334a <HAL_TIM_PeriodElapsedCallback+0x16>
		update_adc_sensor_values(adc_sensor);
 8003368:	4b22      	ldr	r3, [pc, #136]	; (80033f4 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800336a:	6818      	ldr	r0, [r3, #0]
 800336c:	f7ff fce2 	bl	8002d34 <update_adc_sensor_values>
			refresh_skater_status(skater);
 8003370:	4c21      	ldr	r4, [pc, #132]	; (80033f8 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8003372:	6820      	ldr	r0, [r4, #0]
 8003374:	f000 fb8a 	bl	8003a8c <refresh_skater_status>
			bool motor_thinks_is_at_rest_max = joint->current_angle_steps == MAX_REST_STEPS;
 8003378:	4d1d      	ldr	r5, [pc, #116]	; (80033f0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800337a:	6828      	ldr	r0, [r5, #0]
 800337c:	68c3      	ldr	r3, [r0, #12]
			if (motor_thinks_is_at_rest_max && !joint->is_rest_limit_switch_activated) {
 800337e:	2b00      	cmp	r3, #0
 8003380:	d11f      	bne.n	80033c2 <HAL_TIM_PeriodElapsedCallback+0x8e>
 8003382:	7d43      	ldrb	r3, [r0, #21]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d025      	beq.n	80033d4 <HAL_TIM_PeriodElapsedCallback+0xa0>
			refresh_joint_limit_switch(joint);
 8003388:	f7ff ffa4 	bl	80032d4 <refresh_joint_limit_switch>
		if (has_skater_recently_left_board(skater)) {
 800338c:	6820      	ldr	r0, [r4, #0]
 800338e:	f000 fb67 	bl	8003a60 <has_skater_recently_left_board>
 8003392:	2800      	cmp	r0, #0
 8003394:	d00a      	beq.n	80033ac <HAL_TIM_PeriodElapsedCallback+0x78>
			bool board_is_on_the_floor = is_imu_z_accel_equal_to_gravity(front_imu);
 8003396:	4b19      	ldr	r3, [pc, #100]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8003398:	6818      	ldr	r0, [r3, #0]
 800339a:	f7ff ff45 	bl	8003228 <is_imu_z_accel_equal_to_gravity>
			if (board_is_on_the_floor) {
 800339e:	2800      	cmp	r0, #0
 80033a0:	d11b      	bne.n	80033da <HAL_TIM_PeriodElapsedCallback+0xa6>
 80033a2:	4c17      	ldr	r4, [pc, #92]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0xcc>)
		refresh_wireless_status(wireless);
 80033a4:	6820      	ldr	r0, [r4, #0]
 80033a6:	f7ff fd15 	bl	8002dd4 <refresh_wireless_status>
}
 80033aa:	e7ce      	b.n	800334a <HAL_TIM_PeriodElapsedCallback+0x16>
		else if (USE_WIRELESS_COMMS_WATCHDOG && is_wireless_comms_lost(wireless)) {
 80033ac:	4c14      	ldr	r4, [pc, #80]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80033ae:	6820      	ldr	r0, [r4, #0]
 80033b0:	f7ff fd14 	bl	8002ddc <is_wireless_comms_lost>
 80033b4:	2800      	cmp	r0, #0
 80033b6:	d0f5      	beq.n	80033a4 <HAL_TIM_PeriodElapsedCallback+0x70>
			set_joint_target(joint, RIGHT_BEFORE_BRAKING_STEPS);
 80033b8:	6828      	ldr	r0, [r5, #0]
 80033ba:	4912      	ldr	r1, [pc, #72]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80033bc:	f7ff ffa2 	bl	8003304 <set_joint_target>
 80033c0:	e7f0      	b.n	80033a4 <HAL_TIM_PeriodElapsedCallback+0x70>
				if (motor_thinks_is_at_brake_max && !joint->is_brake_limit_switch_activated) {
 80033c2:	4a11      	ldr	r2, [pc, #68]	; (8003408 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d1df      	bne.n	8003388 <HAL_TIM_PeriodElapsedCallback+0x54>
 80033c8:	7d83      	ldrb	r3, [r0, #22]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1dc      	bne.n	8003388 <HAL_TIM_PeriodElapsedCallback+0x54>
					joint->current_angle_steps -= ARBITRARY_ADD_ANGLE_FOR_LIMIT_SWITCH_STEPS;
 80033ce:	4b0f      	ldr	r3, [pc, #60]	; (800340c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80033d0:	60c3      	str	r3, [r0, #12]
 80033d2:	e7d9      	b.n	8003388 <HAL_TIM_PeriodElapsedCallback+0x54>
				joint->current_angle_steps += ARBITRARY_ADD_ANGLE_FOR_LIMIT_SWITCH_STEPS;
 80033d4:	4b0e      	ldr	r3, [pc, #56]	; (8003410 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80033d6:	60c3      	str	r3, [r0, #12]
 80033d8:	e7d6      	b.n	8003388 <HAL_TIM_PeriodElapsedCallback+0x54>
				set_joint_target(joint, MAX_BRAKING_STEPS);
 80033da:	6828      	ldr	r0, [r5, #0]
 80033dc:	490a      	ldr	r1, [pc, #40]	; (8003408 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80033de:	f7ff ff91 	bl	8003304 <set_joint_target>
 80033e2:	e7de      	b.n	80033a2 <HAL_TIM_PeriodElapsedCallback+0x6e>
 80033e4:	20000214 	.word	0x20000214
 80033e8:	20000528 	.word	0x20000528
 80033ec:	20000210 	.word	0x20000210
 80033f0:	20000510 	.word	0x20000510
 80033f4:	200001fc 	.word	0x200001fc
 80033f8:	20000524 	.word	0x20000524
 80033fc:	2000021c 	.word	0x2000021c
 8003400:	20000530 	.word	0x20000530
 8003404:	000032c8 	.word	0x000032c8
 8003408:	00006590 	.word	0x00006590
 800340c:	00005fb4 	.word	0x00005fb4
 8003410:	000005dc 	.word	0x000005dc

08003414 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003414:	b500      	push	{lr}
 8003416:	b093      	sub	sp, #76	; 0x4c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003418:	2238      	movs	r2, #56	; 0x38
 800341a:	2100      	movs	r1, #0
 800341c:	a804      	add	r0, sp, #16
 800341e:	f003 fad8 	bl	80069d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003422:	2210      	movs	r2, #16
 8003424:	2100      	movs	r1, #0
 8003426:	4668      	mov	r0, sp
 8003428:	f003 fad3 	bl	80069d2 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800342c:	2080      	movs	r0, #128	; 0x80
 800342e:	0080      	lsls	r0, r0, #2
 8003430:	f001 ff16 	bl	8005260 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003434:	2302      	movs	r3, #2
 8003436:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003438:	33fe      	adds	r3, #254	; 0xfe
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800343a:	2240      	movs	r2, #64	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800343c:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800343e:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003440:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003442:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003444:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003446:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003448:	f001 ff3a 	bl	80052c0 <HAL_RCC_OscConfig>
 800344c:	2800      	cmp	r0, #0
 800344e:	d001      	beq.n	8003454 <SystemClock_Config+0x40>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003450:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003452:	e7fe      	b.n	8003452 <SystemClock_Config+0x3e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003454:	2207      	movs	r2, #7
 8003456:	2300      	movs	r3, #0
 8003458:	9200      	str	r2, [sp, #0]
 800345a:	9301      	str	r3, [sp, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003460:	2100      	movs	r1, #0
 8003462:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003464:	9202      	str	r2, [sp, #8]
 8003466:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003468:	f002 f9e4 	bl	8005834 <HAL_RCC_ClockConfig>
 800346c:	2800      	cmp	r0, #0
 800346e:	d001      	beq.n	8003474 <SystemClock_Config+0x60>
 8003470:	b672      	cpsid	i
  while (1)
 8003472:	e7fe      	b.n	8003472 <SystemClock_Config+0x5e>
}
 8003474:	b013      	add	sp, #76	; 0x4c
 8003476:	bd00      	pop	{pc}

08003478 <main>:
{
 8003478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800347a:	46de      	mov	lr, fp
 800347c:	4657      	mov	r7, sl
 800347e:	464e      	mov	r6, r9
 8003480:	4645      	mov	r5, r8
 8003482:	b5e0      	push	{r5, r6, r7, lr}
	adc_sensor = new_adc_sensor(&hadc1, 3);
 8003484:	2103      	movs	r1, #3
{
 8003486:	b08b      	sub	sp, #44	; 0x2c
	adc_sensor = new_adc_sensor(&hadc1, 3);
 8003488:	48e4      	ldr	r0, [pc, #912]	; (800381c <main+0x3a4>)
 800348a:	f7ff fc3d 	bl	8002d08 <new_adc_sensor>
	i2c_mux = new_i2c_mux(&hi2c2);
 800348e:	4ce4      	ldr	r4, [pc, #912]	; (8003820 <main+0x3a8>)
	adc_sensor = new_adc_sensor(&hadc1, 3);
 8003490:	4de4      	ldr	r5, [pc, #912]	; (8003824 <main+0x3ac>)
 8003492:	6028      	str	r0, [r5, #0]
	i2c_mux = new_i2c_mux(&hi2c2);
 8003494:	0020      	movs	r0, r4
 8003496:	f7ff fe17 	bl	80030c8 <new_i2c_mux>
 800349a:	4ee3      	ldr	r6, [pc, #908]	; (8003828 <main+0x3b0>)
 800349c:	0001      	movs	r1, r0
 800349e:	6030      	str	r0, [r6, #0]
	front_imu = new_imu(&hi2c2, i2c_mux, 0);
 80034a0:	2200      	movs	r2, #0
 80034a2:	0020      	movs	r0, r4
 80034a4:	f7ff fe3e 	bl	8003124 <new_imu>
 80034a8:	4be0      	ldr	r3, [pc, #896]	; (800382c <main+0x3b4>)
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034aa:	6831      	ldr	r1, [r6, #0]
	front_imu = new_imu(&hi2c2, i2c_mux, 0);
 80034ac:	6018      	str	r0, [r3, #0]
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034ae:	2201      	movs	r2, #1
 80034b0:	0020      	movs	r0, r4
	front_imu = new_imu(&hi2c2, i2c_mux, 0);
 80034b2:	4699      	mov	r9, r3
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034b4:	f7ff fe36 	bl	8003124 <new_imu>
 80034b8:	4bdd      	ldr	r3, [pc, #884]	; (8003830 <main+0x3b8>)
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034ba:	2201      	movs	r2, #1
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034bc:	6018      	str	r0, [r3, #0]
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034be:	20a0      	movs	r0, #160	; 0xa0
 80034c0:	2180      	movs	r1, #128	; 0x80
 80034c2:	05c0      	lsls	r0, r0, #23
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034c4:	4698      	mov	r8, r3
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034c6:	f000 fa9b 	bl	8003a00 <new_pin_data>
 80034ca:	4bda      	ldr	r3, [pc, #872]	; (8003834 <main+0x3bc>)
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034cc:	2201      	movs	r2, #1
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034ce:	6018      	str	r0, [r3, #0]
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034d0:	20a0      	movs	r0, #160	; 0xa0
 80034d2:	2140      	movs	r1, #64	; 0x40
 80034d4:	05c0      	lsls	r0, r0, #23
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034d6:	469a      	mov	sl, r3
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034d8:	f000 fa92 	bl	8003a00 <new_pin_data>
 80034dc:	4bd6      	ldr	r3, [pc, #856]	; (8003838 <main+0x3c0>)
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034de:	2200      	movs	r2, #0
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034e0:	6018      	str	r0, [r3, #0]
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034e2:	20a0      	movs	r0, #160	; 0xa0
 80034e4:	2102      	movs	r1, #2
 80034e6:	05c0      	lsls	r0, r0, #23
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034e8:	469b      	mov	fp, r3
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034ea:	f000 fa89 	bl	8003a00 <new_pin_data>
	brake_limit_switch_pin = new_pin_data(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, PIN_IS_INPUT);
 80034ee:	2180      	movs	r1, #128	; 0x80
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034f0:	4ed2      	ldr	r6, [pc, #840]	; (800383c <main+0x3c4>)
	brake_limit_switch_pin = new_pin_data(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, PIN_IS_INPUT);
 80034f2:	2200      	movs	r2, #0
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034f4:	6030      	str	r0, [r6, #0]
	brake_limit_switch_pin = new_pin_data(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, PIN_IS_INPUT);
 80034f6:	0089      	lsls	r1, r1, #2
 80034f8:	48d1      	ldr	r0, [pc, #836]	; (8003840 <main+0x3c8>)
 80034fa:	f000 fa81 	bl	8003a00 <new_pin_data>
 80034fe:	4fd1      	ldr	r7, [pc, #836]	; (8003844 <main+0x3cc>)
	debug_led = new_pin_data(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, PIN_IS_OUTPUT);
 8003500:	2201      	movs	r2, #1
	brake_limit_switch_pin = new_pin_data(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, PIN_IS_INPUT);
 8003502:	6038      	str	r0, [r7, #0]
	debug_led = new_pin_data(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, PIN_IS_OUTPUT);
 8003504:	2104      	movs	r1, #4
 8003506:	48d0      	ldr	r0, [pc, #832]	; (8003848 <main+0x3d0>)
 8003508:	f000 fa7a 	bl	8003a00 <new_pin_data>
 800350c:	4bcf      	ldr	r3, [pc, #828]	; (800384c <main+0x3d4>)
 800350e:	6018      	str	r0, [r3, #0]
	motor = new_motor(motor_direction_pin, motor_step_pin);
 8003510:	465b      	mov	r3, fp
 8003512:	6819      	ldr	r1, [r3, #0]
 8003514:	4653      	mov	r3, sl
 8003516:	6818      	ldr	r0, [r3, #0]
 8003518:	f000 fa5a 	bl	80039d0 <new_motor>
 800351c:	4bcc      	ldr	r3, [pc, #816]	; (8003850 <main+0x3d8>)
 800351e:	6018      	str	r0, [r3, #0]
	slow_interrupt_timer = new_interrupt_timer(&htim14);
 8003520:	48cc      	ldr	r0, [pc, #816]	; (8003854 <main+0x3dc>)
	motor = new_motor(motor_direction_pin, motor_step_pin);
 8003522:	469a      	mov	sl, r3
	slow_interrupt_timer = new_interrupt_timer(&htim14);
 8003524:	f7ff fe96 	bl	8003254 <new_interrupt_timer>
 8003528:	4bcb      	ldr	r3, [pc, #812]	; (8003858 <main+0x3e0>)
 800352a:	6018      	str	r0, [r3, #0]
	fast_interrupt_timer = new_interrupt_timer(&htim16);
 800352c:	48cb      	ldr	r0, [pc, #812]	; (800385c <main+0x3e4>)
 800352e:	f7ff fe91 	bl	8003254 <new_interrupt_timer>
 8003532:	4bcb      	ldr	r3, [pc, #812]	; (8003860 <main+0x3e8>)
 8003534:	6018      	str	r0, [r3, #0]
	imu_interrupt_timer = new_interrupt_timer(&htim17);
 8003536:	48cb      	ldr	r0, [pc, #812]	; (8003864 <main+0x3ec>)
 8003538:	f7ff fe8c 	bl	8003254 <new_interrupt_timer>
 800353c:	4bca      	ldr	r3, [pc, #808]	; (8003868 <main+0x3f0>)
	joint = new_joint(motor, rest_limit_switch_pin, brake_limit_switch_pin);
 800353e:	683a      	ldr	r2, [r7, #0]
	imu_interrupt_timer = new_interrupt_timer(&htim17);
 8003540:	6018      	str	r0, [r3, #0]
	joint = new_joint(motor, rest_limit_switch_pin, brake_limit_switch_pin);
 8003542:	4653      	mov	r3, sl
 8003544:	6831      	ldr	r1, [r6, #0]
 8003546:	6818      	ldr	r0, [r3, #0]
 8003548:	f7ff fe92 	bl	8003270 <new_joint>
 800354c:	4bc7      	ldr	r3, [pc, #796]	; (800386c <main+0x3f4>)
	force_sensor = new_force_sensor(adc_sensor, 0);
 800354e:	2100      	movs	r1, #0
	joint = new_joint(motor, rest_limit_switch_pin, brake_limit_switch_pin);
 8003550:	6018      	str	r0, [r3, #0]
	force_sensor = new_force_sensor(adc_sensor, 0);
 8003552:	6828      	ldr	r0, [r5, #0]
 8003554:	f7ff fda8 	bl	80030a8 <new_force_sensor>
 8003558:	4ec5      	ldr	r6, [pc, #788]	; (8003870 <main+0x3f8>)
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 800355a:	2102      	movs	r1, #2
	force_sensor = new_force_sensor(adc_sensor, 0);
 800355c:	6030      	str	r0, [r6, #0]
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 800355e:	6828      	ldr	r0, [r5, #0]
 8003560:	f7ff fbf8 	bl	8002d54 <new_battery_sensor>
 8003564:	4bc3      	ldr	r3, [pc, #780]	; (8003874 <main+0x3fc>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003566:	4dc4      	ldr	r5, [pc, #784]	; (8003878 <main+0x400>)
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 8003568:	6018      	str	r0, [r3, #0]
	skater = new_skater(force_sensor);
 800356a:	6830      	ldr	r0, [r6, #0]
 800356c:	f000 fa6e 	bl	8003a4c <new_skater>
 8003570:	4bc2      	ldr	r3, [pc, #776]	; (800387c <main+0x404>)
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin;
 8003572:	2602      	movs	r6, #2
	skater = new_skater(force_sensor);
 8003574:	6018      	str	r0, [r3, #0]
	wireless = new_wireless(&huart1);
 8003576:	4bc2      	ldr	r3, [pc, #776]	; (8003880 <main+0x408>)
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin;
 8003578:	2700      	movs	r7, #0
	wireless = new_wireless(&huart1);
 800357a:	0018      	movs	r0, r3
 800357c:	469b      	mov	fp, r3
 800357e:	f7ff fc21 	bl	8002dc4 <new_wireless>
 8003582:	4bc0      	ldr	r3, [pc, #768]	; (8003884 <main+0x40c>)
 8003584:	6018      	str	r0, [r3, #0]
	speed_sensor = new_speed_sensor(front_imu, back_imu);
 8003586:	4643      	mov	r3, r8
 8003588:	6819      	ldr	r1, [r3, #0]
 800358a:	464b      	mov	r3, r9
 800358c:	6818      	ldr	r0, [r3, #0]
 800358e:	f000 fa89 	bl	8003aa4 <new_speed_sensor>
 8003592:	4bbd      	ldr	r3, [pc, #756]	; (8003888 <main+0x410>)
 8003594:	6018      	str	r0, [r3, #0]
  HAL_Init();
 8003596:	f000 fce1 	bl	8003f5c <HAL_Init>
  SystemClock_Config();
 800359a:	f7ff ff3b 	bl	8003414 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800359e:	2214      	movs	r2, #20
 80035a0:	2100      	movs	r1, #0
 80035a2:	a804      	add	r0, sp, #16
 80035a4:	f003 fa15 	bl	80069d2 <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035a8:	2302      	movs	r3, #2
 80035aa:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035ac:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ae:	431a      	orrs	r2, r3
 80035b0:	636a      	str	r2, [r5, #52]	; 0x34
 80035b2:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035b4:	48a2      	ldr	r0, [pc, #648]	; (8003840 <main+0x3c8>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035b6:	4013      	ands	r3, r2
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035b8:	2220      	movs	r2, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ba:	9301      	str	r3, [sp, #4]
 80035bc:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035be:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035c0:	0089      	lsls	r1, r1, #2
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035c2:	4313      	orrs	r3, r2
 80035c4:	636b      	str	r3, [r5, #52]	; 0x34
 80035c6:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80035c8:	4013      	ands	r3, r2
 80035ca:	9302      	str	r3, [sp, #8]
 80035cc:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ce:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80035d0:	3a1f      	subs	r2, #31
 80035d2:	4313      	orrs	r3, r2
 80035d4:	636b      	str	r3, [r5, #52]	; 0x34
 80035d6:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80035d8:	4692      	mov	sl, r2
 80035da:	4013      	ands	r3, r2
 80035dc:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035de:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e0:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035e2:	f001 fb11 	bl	8004c08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);
 80035e6:	2200      	movs	r2, #0
 80035e8:	2104      	movs	r1, #4
 80035ea:	4897      	ldr	r0, [pc, #604]	; (8003848 <main+0x3d0>)
 80035ec:	f001 fb0c 	bl	8004c08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LIMIT_SWITCH_2_Pin|DRV8825_STP_Pin|DRV8825_DIR_Pin, GPIO_PIN_RESET);
 80035f0:	20a0      	movs	r0, #160	; 0xa0
 80035f2:	2200      	movs	r2, #0
 80035f4:	21c2      	movs	r1, #194	; 0xc2
 80035f6:	05c0      	lsls	r0, r0, #23
 80035f8:	f001 fb06 	bl	8004c08 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin;
 80035fc:	2280      	movs	r2, #128	; 0x80
 80035fe:	2301      	movs	r3, #1
 8003600:	0092      	lsls	r2, r2, #2
  HAL_GPIO_Init(LIMIT_SWITCH_1_GPIO_Port, &GPIO_InitStruct);
 8003602:	488f      	ldr	r0, [pc, #572]	; (8003840 <main+0x3c8>)
 8003604:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin;
 8003606:	9204      	str	r2, [sp, #16]
 8003608:	9305      	str	r3, [sp, #20]
 800360a:	9606      	str	r6, [sp, #24]
 800360c:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(LIMIT_SWITCH_1_GPIO_Port, &GPIO_InitStruct);
 800360e:	f001 f9e7 	bl	80049e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 8003612:	2204      	movs	r2, #4
 8003614:	2301      	movs	r3, #1
 8003616:	9204      	str	r2, [sp, #16]
 8003618:	9305      	str	r3, [sp, #20]
 800361a:	2200      	movs	r2, #0
 800361c:	2300      	movs	r3, #0
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 800361e:	488a      	ldr	r0, [pc, #552]	; (8003848 <main+0x3d0>)
 8003620:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 8003622:	9206      	str	r2, [sp, #24]
 8003624:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 8003626:	f001 f9db 	bl	80049e0 <HAL_GPIO_Init>
  HAL_GPIO_Init(LIMIT_SWITCH_2_GPIO_Port, &GPIO_InitStruct);
 800362a:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = LIMIT_SWITCH_2_Pin;
 800362c:	2202      	movs	r2, #2
 800362e:	2301      	movs	r3, #1
  HAL_GPIO_Init(LIMIT_SWITCH_2_GPIO_Port, &GPIO_InitStruct);
 8003630:	a904      	add	r1, sp, #16
 8003632:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LIMIT_SWITCH_2_Pin;
 8003634:	9204      	str	r2, [sp, #16]
 8003636:	9305      	str	r3, [sp, #20]
 8003638:	9606      	str	r6, [sp, #24]
 800363a:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(LIMIT_SWITCH_2_GPIO_Port, &GPIO_InitStruct);
 800363c:	f001 f9d0 	bl	80049e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_4|PA5_FRONT_IMU_INT_Pin;
 8003640:	2388      	movs	r3, #136	; 0x88
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003642:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003644:	2600      	movs	r6, #0
  GPIO_InitStruct.Pin = GPIO_PIN_4|PA5_FRONT_IMU_INT_Pin;
 8003646:	2230      	movs	r2, #48	; 0x30
 8003648:	035b      	lsls	r3, r3, #13
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800364a:	a904      	add	r1, sp, #16
 800364c:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_4|PA5_FRONT_IMU_INT_Pin;
 800364e:	9204      	str	r2, [sp, #16]
 8003650:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003652:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003654:	f001 f9c4 	bl	80049e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DRV8825_STP_Pin|DRV8825_DIR_Pin;
 8003658:	22c0      	movs	r2, #192	; 0xc0
 800365a:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800365c:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = DRV8825_STP_Pin|DRV8825_DIR_Pin;
 800365e:	9204      	str	r2, [sp, #16]
 8003660:	9305      	str	r3, [sp, #20]
 8003662:	2200      	movs	r2, #0
 8003664:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003666:	a904      	add	r1, sp, #16
 8003668:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = DRV8825_STP_Pin|DRV8825_DIR_Pin;
 800366a:	9206      	str	r2, [sp, #24]
 800366c:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800366e:	f001 f9b7 	bl	80049e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PB0_BACK_IMU_INT_Pin;
 8003672:	2388      	movs	r3, #136	; 0x88
 8003674:	2201      	movs	r2, #1
 8003676:	035b      	lsls	r3, r3, #13
  HAL_GPIO_Init(PB0_BACK_IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8003678:	4871      	ldr	r0, [pc, #452]	; (8003840 <main+0x3c8>)
 800367a:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = PB0_BACK_IMU_INT_Pin;
 800367c:	9204      	str	r2, [sp, #16]
 800367e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003680:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(PB0_BACK_IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8003682:	f001 f9ad 	bl	80049e0 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8003686:	2200      	movs	r2, #0
 8003688:	2100      	movs	r1, #0
 800368a:	2005      	movs	r0, #5
 800368c:	f001 f814 	bl	80046b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8003690:	2005      	movs	r0, #5
 8003692:	f001 f843 	bl	800471c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003696:	2200      	movs	r2, #0
 8003698:	2100      	movs	r1, #0
 800369a:	2007      	movs	r0, #7
 800369c:	f001 f80c 	bl	80046b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80036a0:	2007      	movs	r0, #7
 80036a2:	f001 f83b 	bl	800471c <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036a6:	4652      	mov	r2, sl
 80036a8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036aa:	2100      	movs	r1, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036ac:	4313      	orrs	r3, r2
 80036ae:	63ab      	str	r3, [r5, #56]	; 0x38
 80036b0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036b2:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036b4:	4013      	ands	r3, r2
 80036b6:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036b8:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036ba:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036bc:	f000 fffc 	bl	80046b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80036c0:	2009      	movs	r0, #9
 80036c2:	f001 f82b 	bl	800471c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80036c6:	2200      	movs	r2, #0
 80036c8:	2100      	movs	r1, #0
 80036ca:	200a      	movs	r0, #10
 80036cc:	f000 fff4 	bl	80046b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80036d0:	200a      	movs	r0, #10
 80036d2:	f001 f823 	bl	800471c <HAL_NVIC_EnableIRQ>
  hi2c2.Instance = I2C2;
 80036d6:	4b6d      	ldr	r3, [pc, #436]	; (800388c <main+0x414>)
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80036d8:	0020      	movs	r0, r4
  hi2c2.Instance = I2C2;
 80036da:	6023      	str	r3, [r4, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 80036dc:	4b6c      	ldr	r3, [pc, #432]	; (8003890 <main+0x418>)
  hi2c2.Init.OwnAddress1 = 0;
 80036de:	60a6      	str	r6, [r4, #8]
  hi2c2.Init.Timing = 0x00303D5B;
 80036e0:	6063      	str	r3, [r4, #4]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036e2:	4653      	mov	r3, sl
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80036e4:	6126      	str	r6, [r4, #16]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036e6:	60e3      	str	r3, [r4, #12]
  hi2c2.Init.OwnAddress2 = 0;
 80036e8:	6166      	str	r6, [r4, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80036ea:	61a6      	str	r6, [r4, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036ec:	61e6      	str	r6, [r4, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036ee:	6226      	str	r6, [r4, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80036f0:	f001 fb6a 	bl	8004dc8 <HAL_I2C_Init>
 80036f4:	2800      	cmp	r0, #0
 80036f6:	d001      	beq.n	80036fc <main+0x284>
 80036f8:	b672      	cpsid	i
  while (1)
 80036fa:	e7fe      	b.n	80036fa <main+0x282>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80036fc:	2100      	movs	r1, #0
 80036fe:	0020      	movs	r0, r4
 8003700:	f001 fd60 	bl	80051c4 <HAL_I2CEx_ConfigAnalogFilter>
 8003704:	1e01      	subs	r1, r0, #0
 8003706:	d001      	beq.n	800370c <main+0x294>
 8003708:	b672      	cpsid	i
  while (1)
 800370a:	e7fe      	b.n	800370a <main+0x292>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800370c:	0020      	movs	r0, r4
 800370e:	f001 fd81 	bl	8005214 <HAL_I2CEx_ConfigDigitalFilter>
 8003712:	2800      	cmp	r0, #0
 8003714:	d001      	beq.n	800371a <main+0x2a2>
 8003716:	b672      	cpsid	i
  while (1)
 8003718:	e7fe      	b.n	8003718 <main+0x2a0>
  huart1.Instance = USART1;
 800371a:	465a      	mov	r2, fp
 800371c:	4b5d      	ldr	r3, [pc, #372]	; (8003894 <main+0x41c>)
  huart1.Init.Mode = UART_MODE_TX_RX;
 800371e:	250c      	movs	r5, #12
  huart1.Instance = USART1;
 8003720:	6013      	str	r3, [r2, #0]
  huart1.Init.BaudRate = 9600;
 8003722:	2396      	movs	r3, #150	; 0x96
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003724:	6090      	str	r0, [r2, #8]
  huart1.Init.BaudRate = 9600;
 8003726:	019b      	lsls	r3, r3, #6
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003728:	60d0      	str	r0, [r2, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800372a:	6110      	str	r0, [r2, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800372c:	6190      	str	r0, [r2, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800372e:	61d0      	str	r0, [r2, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003730:	6210      	str	r0, [r2, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003732:	6250      	str	r0, [r2, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003734:	6290      	str	r0, [r2, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003736:	4658      	mov	r0, fp
  huart1.Init.BaudRate = 9600;
 8003738:	6053      	str	r3, [r2, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800373a:	6155      	str	r5, [r2, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800373c:	f002 ffdc 	bl	80066f8 <HAL_UART_Init>
 8003740:	1e01      	subs	r1, r0, #0
 8003742:	d001      	beq.n	8003748 <main+0x2d0>
 8003744:	b672      	cpsid	i
  while (1)
 8003746:	e7fe      	b.n	8003746 <main+0x2ce>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003748:	4658      	mov	r0, fp
 800374a:	f003 f85d 	bl	8006808 <HAL_UARTEx_SetTxFifoThreshold>
 800374e:	1e01      	subs	r1, r0, #0
 8003750:	d001      	beq.n	8003756 <main+0x2de>
 8003752:	b672      	cpsid	i
  while (1)
 8003754:	e7fe      	b.n	8003754 <main+0x2dc>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003756:	4658      	mov	r0, fp
 8003758:	f003 f8a6 	bl	80068a8 <HAL_UARTEx_SetRxFifoThreshold>
 800375c:	2800      	cmp	r0, #0
 800375e:	d001      	beq.n	8003764 <main+0x2ec>
 8003760:	b672      	cpsid	i
  while (1)
 8003762:	e7fe      	b.n	8003762 <main+0x2ea>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003764:	4658      	mov	r0, fp
 8003766:	f003 f833 	bl	80067d0 <HAL_UARTEx_DisableFifoMode>
 800376a:	1e04      	subs	r4, r0, #0
 800376c:	d001      	beq.n	8003772 <main+0x2fa>
 800376e:	b672      	cpsid	i
  while (1)
 8003770:	e7fe      	b.n	8003770 <main+0x2f8>
  ADC_ChannelConfTypeDef sConfig = {0};
 8003772:	0001      	movs	r1, r0
 8003774:	002a      	movs	r2, r5
 8003776:	a804      	add	r0, sp, #16
 8003778:	f003 f92b 	bl	80069d2 <memset>
  hadc1.Instance = ADC1;
 800377c:	4a27      	ldr	r2, [pc, #156]	; (800381c <main+0x3a4>)
 800377e:	4b46      	ldr	r3, [pc, #280]	; (8003898 <main+0x420>)
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8003780:	4651      	mov	r1, sl
  hadc1.Instance = ADC1;
 8003782:	6013      	str	r3, [r2, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003784:	2380      	movs	r3, #128	; 0x80
 8003786:	05db      	lsls	r3, r3, #23
 8003788:	6053      	str	r3, [r2, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_6B;
 800378a:	2318      	movs	r3, #24
 800378c:	6093      	str	r3, [r2, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800378e:	2380      	movs	r3, #128	; 0x80
 8003790:	039b      	lsls	r3, r3, #14
 8003792:	6113      	str	r3, [r2, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003794:	2304      	movs	r3, #4
 8003796:	6153      	str	r3, [r2, #20]
  hadc1.Init.NbrOfConversion = 3;
 8003798:	2303      	movs	r3, #3
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800379a:	60d4      	str	r4, [r2, #12]
  hadc1.Init.NbrOfConversion = 3;
 800379c:	61d3      	str	r3, [r2, #28]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800379e:	8314      	strh	r4, [r2, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80037a0:	0013      	movs	r3, r2
  hadc1.Init.ContinuousConvMode = DISABLE;
 80037a2:	7694      	strb	r4, [r2, #26]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80037a4:	2220      	movs	r2, #32
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80037a6:	625c      	str	r4, [r3, #36]	; 0x24
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80037a8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80037aa:	629c      	str	r4, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80037ac:	232c      	movs	r3, #44	; 0x2c
 80037ae:	4a1b      	ldr	r2, [pc, #108]	; (800381c <main+0x3a4>)
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80037b0:	0011      	movs	r1, r2
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80037b2:	54d4      	strb	r4, [r2, r3]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80037b4:	2300      	movs	r3, #0
 80037b6:	2200      	movs	r2, #0
 80037b8:	630a      	str	r2, [r1, #48]	; 0x30
 80037ba:	634b      	str	r3, [r1, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80037bc:	233c      	movs	r3, #60	; 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80037be:	0008      	movs	r0, r1
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80037c0:	638c      	str	r4, [r1, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80037c2:	54cc      	strb	r4, [r1, r3]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80037c4:	64cc      	str	r4, [r1, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80037c6:	f000 fc01 	bl	8003fcc <HAL_ADC_Init>
 80037ca:	2800      	cmp	r0, #0
 80037cc:	d001      	beq.n	80037d2 <main+0x35a>
 80037ce:	b672      	cpsid	i
  while (1)
 80037d0:	e7fe      	b.n	80037d0 <main+0x358>
  sConfig.Channel = ADC_CHANNEL_0;
 80037d2:	2201      	movs	r2, #1
 80037d4:	2300      	movs	r3, #0
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80037d6:	9006      	str	r0, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037d8:	a904      	add	r1, sp, #16
 80037da:	4810      	ldr	r0, [pc, #64]	; (800381c <main+0x3a4>)
  sConfig.Channel = ADC_CHANNEL_0;
 80037dc:	9204      	str	r2, [sp, #16]
 80037de:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037e0:	f000 fd70 	bl	80042c4 <HAL_ADC_ConfigChannel>
 80037e4:	2800      	cmp	r0, #0
 80037e6:	d001      	beq.n	80037ec <main+0x374>
 80037e8:	b672      	cpsid	i
  while (1)
 80037ea:	e7fe      	b.n	80037ea <main+0x372>
  sConfig.Channel = ADC_CHANNEL_2;
 80037ec:	2304      	movs	r3, #4
 80037ee:	4a2b      	ldr	r2, [pc, #172]	; (800389c <main+0x424>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037f0:	480a      	ldr	r0, [pc, #40]	; (800381c <main+0x3a4>)
 80037f2:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_2;
 80037f4:	9204      	str	r2, [sp, #16]
 80037f6:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037f8:	f000 fd64 	bl	80042c4 <HAL_ADC_ConfigChannel>
 80037fc:	2800      	cmp	r0, #0
 80037fe:	d001      	beq.n	8003804 <main+0x38c>
 8003800:	b672      	cpsid	i
  while (1)
 8003802:	e7fe      	b.n	8003802 <main+0x38a>
  sConfig.Channel = ADC_CHANNEL_3;
 8003804:	2308      	movs	r3, #8
 8003806:	4a26      	ldr	r2, [pc, #152]	; (80038a0 <main+0x428>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003808:	4804      	ldr	r0, [pc, #16]	; (800381c <main+0x3a4>)
 800380a:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_3;
 800380c:	9204      	str	r2, [sp, #16]
 800380e:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003810:	f000 fd58 	bl	80042c4 <HAL_ADC_ConfigChannel>
 8003814:	2800      	cmp	r0, #0
 8003816:	d045      	beq.n	80038a4 <main+0x42c>
 8003818:	b672      	cpsid	i
  while (1)
 800381a:	e7fe      	b.n	800381a <main+0x3a2>
 800381c:	20000220 	.word	0x20000220
 8003820:	2000033c 	.word	0x2000033c
 8003824:	200001fc 	.word	0x200001fc
 8003828:	20000508 	.word	0x20000508
 800382c:	2000021c 	.word	0x2000021c
 8003830:	20000200 	.word	0x20000200
 8003834:	20000518 	.word	0x20000518
 8003838:	2000051c 	.word	0x2000051c
 800383c:	20000520 	.word	0x20000520
 8003840:	50000400 	.word	0x50000400
 8003844:	20000208 	.word	0x20000208
 8003848:	50001400 	.word	0x50001400
 800384c:	2000020c 	.word	0x2000020c
 8003850:	20000514 	.word	0x20000514
 8003854:	20000390 	.word	0x20000390
 8003858:	20000528 	.word	0x20000528
 800385c:	200003dc 	.word	0x200003dc
 8003860:	20000214 	.word	0x20000214
 8003864:	20000428 	.word	0x20000428
 8003868:	2000050c 	.word	0x2000050c
 800386c:	20000510 	.word	0x20000510
 8003870:	20000218 	.word	0x20000218
 8003874:	20000204 	.word	0x20000204
 8003878:	40021000 	.word	0x40021000
 800387c:	20000524 	.word	0x20000524
 8003880:	20000474 	.word	0x20000474
 8003884:	20000530 	.word	0x20000530
 8003888:	2000052c 	.word	0x2000052c
 800388c:	40005800 	.word	0x40005800
 8003890:	00303d5b 	.word	0x00303d5b
 8003894:	40013800 	.word	0x40013800
 8003898:	40012400 	.word	0x40012400
 800389c:	08000004 	.word	0x08000004
 80038a0:	0c000008 	.word	0x0c000008
  htim14.Instance = TIM14;
 80038a4:	4a3b      	ldr	r2, [pc, #236]	; (8003994 <main+0x51c>)
 80038a6:	4b3c      	ldr	r3, [pc, #240]	; (8003998 <main+0x520>)
  htim14.Init.Prescaler = 15;
 80038a8:	240f      	movs	r4, #15
  htim14.Instance = TIM14;
 80038aa:	6013      	str	r3, [r2, #0]
  htim14.Init.Period = SLOW_PERIOD;
 80038ac:	23fa      	movs	r3, #250	; 0xfa
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038ae:	6090      	str	r0, [r2, #8]
  htim14.Init.Period = SLOW_PERIOD;
 80038b0:	00db      	lsls	r3, r3, #3
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038b2:	6110      	str	r0, [r2, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038b4:	6190      	str	r0, [r2, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80038b6:	0010      	movs	r0, r2
  htim14.Init.Prescaler = 15;
 80038b8:	6054      	str	r4, [r2, #4]
  htim14.Init.Period = SLOW_PERIOD;
 80038ba:	60d3      	str	r3, [r2, #12]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80038bc:	f002 f98c 	bl	8005bd8 <HAL_TIM_Base_Init>
 80038c0:	2800      	cmp	r0, #0
 80038c2:	d001      	beq.n	80038c8 <main+0x450>
 80038c4:	b672      	cpsid	i
  while (1)
 80038c6:	e7fe      	b.n	80038c6 <main+0x44e>
  htim16.Instance = TIM16;
 80038c8:	4a34      	ldr	r2, [pc, #208]	; (800399c <main+0x524>)
 80038ca:	4b35      	ldr	r3, [pc, #212]	; (80039a0 <main+0x528>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038cc:	6090      	str	r0, [r2, #8]
  htim16.Instance = TIM16;
 80038ce:	6013      	str	r3, [r2, #0]
  htim16.Init.Period = FAST_PERIOD;
 80038d0:	2332      	movs	r3, #50	; 0x32
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038d2:	6110      	str	r0, [r2, #16]
  htim16.Init.RepetitionCounter = 0;
 80038d4:	6150      	str	r0, [r2, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038d6:	6190      	str	r0, [r2, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80038d8:	0010      	movs	r0, r2
  htim16.Init.Prescaler = 15;
 80038da:	6054      	str	r4, [r2, #4]
  htim16.Init.Period = FAST_PERIOD;
 80038dc:	60d3      	str	r3, [r2, #12]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80038de:	f002 f97b 	bl	8005bd8 <HAL_TIM_Base_Init>
 80038e2:	2800      	cmp	r0, #0
 80038e4:	d001      	beq.n	80038ea <main+0x472>
 80038e6:	b672      	cpsid	i
  while (1)
 80038e8:	e7fe      	b.n	80038e8 <main+0x470>
  htim17.Instance = TIM17;
 80038ea:	4a2e      	ldr	r2, [pc, #184]	; (80039a4 <main+0x52c>)
 80038ec:	4b2e      	ldr	r3, [pc, #184]	; (80039a8 <main+0x530>)
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038ee:	6090      	str	r0, [r2, #8]
  htim17.Instance = TIM17;
 80038f0:	6013      	str	r3, [r2, #0]
  htim17.Init.Prescaler = 127;
 80038f2:	237f      	movs	r3, #127	; 0x7f
 80038f4:	6053      	str	r3, [r2, #4]
  htim17.Init.Period = IMU_PERIOD;
 80038f6:	4b2d      	ldr	r3, [pc, #180]	; (80039ac <main+0x534>)
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038f8:	6110      	str	r0, [r2, #16]
  htim17.Init.RepetitionCounter = 0;
 80038fa:	6150      	str	r0, [r2, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038fc:	6190      	str	r0, [r2, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80038fe:	0010      	movs	r0, r2
  htim17.Init.Period = IMU_PERIOD;
 8003900:	60d3      	str	r3, [r2, #12]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8003902:	f002 f969 	bl	8005bd8 <HAL_TIM_Base_Init>
 8003906:	2800      	cmp	r0, #0
 8003908:	d001      	beq.n	800390e <main+0x496>
 800390a:	b672      	cpsid	i
  while (1)
 800390c:	e7fe      	b.n	800390c <main+0x494>
  init_imu(front_imu);
 800390e:	464b      	mov	r3, r9
 8003910:	6818      	ldr	r0, [r3, #0]
 8003912:	f7ff fc21 	bl	8003158 <init_imu>
  init_imu(back_imu);
 8003916:	4643      	mov	r3, r8
 8003918:	6818      	ldr	r0, [r3, #0]
 800391a:	f7ff fc1d 	bl	8003158 <init_imu>
  start_interrupt_timer(fast_interrupt_timer);
 800391e:	4b24      	ldr	r3, [pc, #144]	; (80039b0 <main+0x538>)
	  HAL_Delay(1000);
 8003920:	25fa      	movs	r5, #250	; 0xfa
  start_interrupt_timer(fast_interrupt_timer);
 8003922:	6818      	ldr	r0, [r3, #0]
 8003924:	f7ff fc9e 	bl	8003264 <start_interrupt_timer>
  start_interrupt_timer(slow_interrupt_timer);
 8003928:	4b22      	ldr	r3, [pc, #136]	; (80039b4 <main+0x53c>)
		  uint8_t is_skater_detected = !is_skater_gone(skater);
 800392a:	2401      	movs	r4, #1
  start_interrupt_timer(slow_interrupt_timer);
 800392c:	6818      	ldr	r0, [r3, #0]
 800392e:	f7ff fc99 	bl	8003264 <start_interrupt_timer>
  receive_wireless(wireless, skater, joint);
 8003932:	4b21      	ldr	r3, [pc, #132]	; (80039b8 <main+0x540>)
	  HAL_Delay(1000);
 8003934:	00ad      	lsls	r5, r5, #2
  receive_wireless(wireless, skater, joint);
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	4b20      	ldr	r3, [pc, #128]	; (80039bc <main+0x544>)
 800393a:	6819      	ldr	r1, [r3, #0]
 800393c:	4b20      	ldr	r3, [pc, #128]	; (80039c0 <main+0x548>)
 800393e:	6818      	ldr	r0, [r3, #0]
 8003940:	f7ff fb76 	bl	8003030 <receive_wireless>
	  HAL_Delay(1000);
 8003944:	0028      	movs	r0, r5
 8003946:	f000 fb2f 	bl	8003fa8 <HAL_Delay>
	  if (is_joint_close_enough_to_target(joint)) {
 800394a:	4b1b      	ldr	r3, [pc, #108]	; (80039b8 <main+0x540>)
 800394c:	6818      	ldr	r0, [r3, #0]
 800394e:	f7ff fca1 	bl	8003294 <is_joint_close_enough_to_target>
 8003952:	2800      	cmp	r0, #0
 8003954:	d0f6      	beq.n	8003944 <main+0x4cc>
		  uint8_t current_speed = get_speed_sensor_data(speed_sensor);
 8003956:	4b1b      	ldr	r3, [pc, #108]	; (80039c4 <main+0x54c>)
 8003958:	6818      	ldr	r0, [r3, #0]
 800395a:	f000 f8b1 	bl	8003ac0 <get_speed_sensor_data>
		  send_wireless_speed(wireless, current_speed);
 800395e:	4b18      	ldr	r3, [pc, #96]	; (80039c0 <main+0x548>)
		  uint8_t current_speed = get_speed_sensor_data(speed_sensor);
 8003960:	0001      	movs	r1, r0
		  send_wireless_speed(wireless, current_speed);
 8003962:	6818      	ldr	r0, [r3, #0]
 8003964:	f7ff fa42 	bl	8002dec <send_wireless_speed>
		  uint8_t battery_data = get_battery_sensor_data(battery_sensor);
 8003968:	4b17      	ldr	r3, [pc, #92]	; (80039c8 <main+0x550>)
 800396a:	6818      	ldr	r0, [r3, #0]
 800396c:	f7ff f9fc 	bl	8002d68 <get_battery_sensor_data>
		  send_wireless_battery_data(wireless, battery_data);
 8003970:	4b13      	ldr	r3, [pc, #76]	; (80039c0 <main+0x548>)
		  uint8_t battery_data = get_battery_sensor_data(battery_sensor);
 8003972:	0001      	movs	r1, r0
		  send_wireless_battery_data(wireless, battery_data);
 8003974:	6818      	ldr	r0, [r3, #0]
 8003976:	f7ff fa6d 	bl	8002e54 <send_wireless_battery_data>
		  uint8_t is_skater_detected = !is_skater_gone(skater);
 800397a:	4b10      	ldr	r3, [pc, #64]	; (80039bc <main+0x544>)
 800397c:	6818      	ldr	r0, [r3, #0]
 800397e:	f000 f87d 	bl	8003a7c <is_skater_gone>
 8003982:	0001      	movs	r1, r0
		  send_wireless_detect_skater_status(wireless, is_skater_detected);
 8003984:	4b0e      	ldr	r3, [pc, #56]	; (80039c0 <main+0x548>)
		  uint8_t is_skater_detected = !is_skater_gone(skater);
 8003986:	4061      	eors	r1, r4
		  send_wireless_detect_skater_status(wireless, is_skater_detected);
 8003988:	6818      	ldr	r0, [r3, #0]
 800398a:	b2c9      	uxtb	r1, r1
 800398c:	f7ff fa48 	bl	8002e20 <send_wireless_detect_skater_status>
 8003990:	e7d8      	b.n	8003944 <main+0x4cc>
 8003992:	46c0      	nop			; (mov r8, r8)
 8003994:	20000390 	.word	0x20000390
 8003998:	40002000 	.word	0x40002000
 800399c:	200003dc 	.word	0x200003dc
 80039a0:	40014400 	.word	0x40014400
 80039a4:	20000428 	.word	0x20000428
 80039a8:	40014800 	.word	0x40014800
 80039ac:	0000c350 	.word	0x0000c350
 80039b0:	20000214 	.word	0x20000214
 80039b4:	20000528 	.word	0x20000528
 80039b8:	20000510 	.word	0x20000510
 80039bc:	20000524 	.word	0x20000524
 80039c0:	20000530 	.word	0x20000530
 80039c4:	2000052c 	.word	0x2000052c
 80039c8:	20000204 	.word	0x20000204

080039cc <Error_Handler>:
 80039cc:	b672      	cpsid	i
  while (1)
 80039ce:	e7fe      	b.n	80039ce <Error_Handler+0x2>

080039d0 <new_motor>:
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Motor object
Motor *new_motor(
	PinData *_dir_pin,
	PinData *_stp_pin
) {
 80039d0:	b570      	push	{r4, r5, r6, lr}
 80039d2:	0005      	movs	r5, r0
    Motor *motor = (Motor*) malloc(sizeof(Motor));
 80039d4:	2008      	movs	r0, #8
) {
 80039d6:	000c      	movs	r4, r1
    Motor *motor = (Motor*) malloc(sizeof(Motor));
 80039d8:	f002 ffe8 	bl	80069ac <malloc>
    motor->dir_pin = _dir_pin;
 80039dc:	6005      	str	r5, [r0, #0]
    motor->stp_pin = _stp_pin;
 80039de:	6044      	str	r4, [r0, #4]
	return motor;
}
 80039e0:	bd70      	pop	{r4, r5, r6, pc}
 80039e2:	46c0      	nop			; (mov r8, r8)

080039e4 <step_motor_direction>:

// REQUIRES: motor is a Motor object
// and direction is a bool that dictates direction
// MODIFIES: nothing
// EFFECTS: Moves the motor a certain by a certain amount of steps
void step_motor_direction(Motor *motor, bool dir) {
 80039e4:	b510      	push	{r4, lr}
 80039e6:	0004      	movs	r4, r0
	set_pin_value(motor->dir_pin, dir);
 80039e8:	6800      	ldr	r0, [r0, #0]
 80039ea:	f000 f815 	bl	8003a18 <set_pin_value>
	set_pin_value(motor->stp_pin, GPIO_PIN_SET);
 80039ee:	6860      	ldr	r0, [r4, #4]
 80039f0:	2101      	movs	r1, #1
 80039f2:	f000 f811 	bl	8003a18 <set_pin_value>
//	for (uint8_t i = 0; i < 10; ++i);
	set_pin_value(motor->stp_pin, GPIO_PIN_RESET);
 80039f6:	2100      	movs	r1, #0
 80039f8:	6860      	ldr	r0, [r4, #4]
 80039fa:	f000 f80d 	bl	8003a18 <set_pin_value>
}
 80039fe:	bd10      	pop	{r4, pc}

08003a00 <new_pin_data>:
// REQUIRES: _port and _pin corresponds to
// the port and pin and _is_output is boolean
// that is true if the pin is an output pin.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created PinData object
PinData *new_pin_data(GPIO_TypeDef *_port, uint16_t _pin, bool _is_output) {
 8003a00:	b570      	push	{r4, r5, r6, lr}
 8003a02:	0006      	movs	r6, r0
    PinData *pin_data = (PinData*) malloc(sizeof(PinData));
 8003a04:	2008      	movs	r0, #8
PinData *new_pin_data(GPIO_TypeDef *_port, uint16_t _pin, bool _is_output) {
 8003a06:	000d      	movs	r5, r1
 8003a08:	0014      	movs	r4, r2
    PinData *pin_data = (PinData*) malloc(sizeof(PinData));
 8003a0a:	f002 ffcf 	bl	80069ac <malloc>
	pin_data->port = _port;
 8003a0e:	6006      	str	r6, [r0, #0]
    pin_data->pin = _pin;
 8003a10:	8085      	strh	r5, [r0, #4]
    pin_data->is_output = _is_output;
 8003a12:	7184      	strb	r4, [r0, #6]
	return pin_data;
}
 8003a14:	bd70      	pop	{r4, r5, r6, pc}
 8003a16:	46c0      	nop			; (mov r8, r8)

08003a18 <set_pin_value>:

// REQUIRES: pin_data is PinData and value is 0 or 1
// MODIFIES: nothing
// EFFECTS: Sets pin to value
void set_pin_value(PinData *pin_data, uint8_t value) {
 8003a18:	b510      	push	{r4, lr}
	if (!pin_data->is_output) {
 8003a1a:	7983      	ldrb	r3, [r0, #6]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d006      	beq.n	8003a2e <set_pin_value+0x16>
		return;
	}
	HAL_GPIO_WritePin(pin_data->port, pin_data->pin, value == 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8003a20:	1e4b      	subs	r3, r1, #1
 8003a22:	4199      	sbcs	r1, r3
 8003a24:	b2ca      	uxtb	r2, r1
 8003a26:	8881      	ldrh	r1, [r0, #4]
 8003a28:	6800      	ldr	r0, [r0, #0]
 8003a2a:	f001 f8ed 	bl	8004c08 <HAL_GPIO_WritePin>
}
 8003a2e:	bd10      	pop	{r4, pc}

08003a30 <get_pin_value>:

// REQUIRES: pin_data is PinData
// MODIFIES: nothing
// EFFECTS: Returns value of pin
bool get_pin_value(PinData *pin_data) {
 8003a30:	b510      	push	{r4, lr}
	if (pin_data->is_output) {
 8003a32:	7982      	ldrb	r2, [r0, #6]
bool get_pin_value(PinData *pin_data) {
 8003a34:	0003      	movs	r3, r0
		return false;
 8003a36:	2000      	movs	r0, #0
	if (pin_data->is_output) {
 8003a38:	2a00      	cmp	r2, #0
 8003a3a:	d106      	bne.n	8003a4a <get_pin_value+0x1a>
	}
	bool value = HAL_GPIO_ReadPin(pin_data->port, pin_data->pin);
 8003a3c:	8899      	ldrh	r1, [r3, #4]
 8003a3e:	6818      	ldr	r0, [r3, #0]
 8003a40:	f001 f8dc 	bl	8004bfc <HAL_GPIO_ReadPin>
 8003a44:	1e43      	subs	r3, r0, #1
 8003a46:	4198      	sbcs	r0, r3
 8003a48:	b2c0      	uxtb	r0, r0
	return value;
}
 8003a4a:	bd10      	pop	{r4, pc}

08003a4c <new_skater>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _force_sensor is a ForceSensor object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Skater object
Skater *new_skater(ForceSensor *_force_sensor) {
 8003a4c:	b510      	push	{r4, lr}
 8003a4e:	0004      	movs	r4, r0
	Skater *skater = (Skater*) malloc(sizeof(Skater));
 8003a50:	2008      	movs	r0, #8
 8003a52:	f002 ffab 	bl	80069ac <malloc>
	skater->force_sensor = _force_sensor;
	skater->ms_since_skater_detected = 0;
 8003a56:	2300      	movs	r3, #0
	skater->force_sensor = _force_sensor;
 8003a58:	6004      	str	r4, [r0, #0]
	skater->ms_since_skater_detected = 0;
 8003a5a:	6043      	str	r3, [r0, #4]
	return skater;
}
 8003a5c:	bd10      	pop	{r4, pc}
 8003a5e:	46c0      	nop			; (mov r8, r8)

08003a60 <has_skater_recently_left_board>:

// REQUIRES: skater is a Skater object
// MODIFIES: nothing
// EFFECTS: Returns whether skater has recently left board
bool has_skater_recently_left_board(Skater *skater) {
	return 1000 <= skater->ms_since_skater_detected && skater->ms_since_skater_detected <= TIME_TO_RELEASE_BRAKE_AFTER_SKATER_NOT_DETECTED;
 8003a60:	4a04      	ldr	r2, [pc, #16]	; (8003a74 <has_skater_recently_left_board+0x14>)
 8003a62:	6843      	ldr	r3, [r0, #4]
 8003a64:	4694      	mov	ip, r2
 8003a66:	2000      	movs	r0, #0
 8003a68:	4a03      	ldr	r2, [pc, #12]	; (8003a78 <has_skater_recently_left_board+0x18>)
 8003a6a:	4463      	add	r3, ip
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	4140      	adcs	r0, r0
 8003a70:	b2c0      	uxtb	r0, r0
}
 8003a72:	4770      	bx	lr
 8003a74:	fffffc18 	.word	0xfffffc18
 8003a78:	00000bb8 	.word	0x00000bb8

08003a7c <is_skater_gone>:

// REQUIRES: skater is a Skater object
// MODIFIES: nothing
// EFFECTS: Returns whether skater is gone or not
bool is_skater_gone(Skater *skater) {
	return 1000 < skater->ms_since_skater_detected;
 8003a7c:	6843      	ldr	r3, [r0, #4]
 8003a7e:	20fa      	movs	r0, #250	; 0xfa
 8003a80:	0080      	lsls	r0, r0, #2
 8003a82:	4298      	cmp	r0, r3
 8003a84:	4180      	sbcs	r0, r0
 8003a86:	4240      	negs	r0, r0
}
 8003a88:	4770      	bx	lr
 8003a8a:	46c0      	nop			; (mov r8, r8)

08003a8c <refresh_skater_status>:

// REQUIRES: skater is a Skater object
// MODIFIES: ms_since_skater_detected
// EFFECTS: Updates the value of ms_since_skater_detected
// This function is expected to be called every 2 ms.
void refresh_skater_status(Skater *skater) {
 8003a8c:	b510      	push	{r4, lr}
 8003a8e:	0004      	movs	r4, r0
	uint16_t raw_value = get_force_sensor_data(skater->force_sensor);
 8003a90:	6800      	ldr	r0, [r0, #0]
 8003a92:	f7ff fb13 	bl	80030bc <get_force_sensor_data>
	bool is_skater_detected = raw_value < RAW_FORCE_SENSOR_VALUE_INDICATING_SKATER_PRESENCE;

	// If skater is detected, reset value to 0.
	// If skater is not detected, then keep incrementing ms_since_skater_detected.
	if (is_skater_detected) {
		skater->ms_since_skater_detected = 0;
 8003a96:	2300      	movs	r3, #0
	if (is_skater_detected) {
 8003a98:	282a      	cmp	r0, #42	; 0x2a
 8003a9a:	d901      	bls.n	8003aa0 <refresh_skater_status+0x14>
	}
	else {
		skater->ms_since_skater_detected += 2;
 8003a9c:	6863      	ldr	r3, [r4, #4]
 8003a9e:	3302      	adds	r3, #2
 8003aa0:	6063      	str	r3, [r4, #4]
	}
}
 8003aa2:	bd10      	pop	{r4, pc}

08003aa4 <new_speed_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _front_imu and _back_imu are IMU objects
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created SpeedSensor object
SpeedSensor *new_speed_sensor(IMU *_front_imu, IMU *_back_imu) {
 8003aa4:	b570      	push	{r4, r5, r6, lr}
 8003aa6:	0005      	movs	r5, r0
	SpeedSensor *speed_sensor = (SpeedSensor*) malloc(sizeof(SpeedSensor));
 8003aa8:	2010      	movs	r0, #16
SpeedSensor *new_speed_sensor(IMU *_front_imu, IMU *_back_imu) {
 8003aaa:	000c      	movs	r4, r1
	SpeedSensor *speed_sensor = (SpeedSensor*) malloc(sizeof(SpeedSensor));
 8003aac:	f002 ff7e 	bl	80069ac <malloc>
	speed_sensor->front_imu = _front_imu;
	speed_sensor->back_imu = _back_imu;
	speed_sensor->speed = 0;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	7203      	strb	r3, [r0, #8]
	speed_sensor->ms_since_front_imu_spiked = 0xFFFFFFFF;
 8003ab4:	3b01      	subs	r3, #1
	speed_sensor->front_imu = _front_imu;
 8003ab6:	6005      	str	r5, [r0, #0]
	speed_sensor->back_imu = _back_imu;
 8003ab8:	6044      	str	r4, [r0, #4]
	speed_sensor->ms_since_front_imu_spiked = 0xFFFFFFFF;
 8003aba:	60c3      	str	r3, [r0, #12]
	return speed_sensor;
}
 8003abc:	bd70      	pop	{r4, r5, r6, pc}
 8003abe:	46c0      	nop			; (mov r8, r8)

08003ac0 <get_speed_sensor_data>:

// REQUIRES: SpeedSensor is a speed_sensor object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored speed value of the speed sensor
uint8_t get_speed_sensor_data(SpeedSensor *speed_sensor) {
	return speed_sensor->speed;
 8003ac0:	7a00      	ldrb	r0, [r0, #8]
}
 8003ac2:	4770      	bx	lr

08003ac4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	4b0a      	ldr	r3, [pc, #40]	; (8003af0 <HAL_MspInit+0x2c>)
{
 8003ac8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aca:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003acc:	4311      	orrs	r1, r2
 8003ace:	6419      	str	r1, [r3, #64]	; 0x40
 8003ad0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003ad2:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ad4:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ad6:	9200      	str	r2, [sp, #0]
 8003ad8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ada:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003adc:	0549      	lsls	r1, r1, #21
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	63da      	str	r2, [r3, #60]	; 0x3c
 8003ae2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ae4:	400b      	ands	r3, r1
 8003ae6:	9301      	str	r3, [sp, #4]
 8003ae8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003aea:	b002      	add	sp, #8
 8003aec:	4770      	bx	lr
 8003aee:	46c0      	nop			; (mov r8, r8)
 8003af0:	40021000 	.word	0x40021000

08003af4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003af4:	b570      	push	{r4, r5, r6, lr}
 8003af6:	0004      	movs	r4, r0
 8003af8:	b092      	sub	sp, #72	; 0x48
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003afa:	2214      	movs	r2, #20
 8003afc:	2100      	movs	r1, #0
 8003afe:	a802      	add	r0, sp, #8
 8003b00:	f002 ff67 	bl	80069d2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003b04:	2228      	movs	r2, #40	; 0x28
 8003b06:	2100      	movs	r1, #0
 8003b08:	a808      	add	r0, sp, #32
 8003b0a:	f002 ff62 	bl	80069d2 <memset>
  if(hadc->Instance==ADC1)
 8003b0e:	4b25      	ldr	r3, [pc, #148]	; (8003ba4 <HAL_ADC_MspInit+0xb0>)
 8003b10:	6822      	ldr	r2, [r4, #0]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d001      	beq.n	8003b1a <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003b16:	b012      	add	sp, #72	; 0x48
 8003b18:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003b1a:	2380      	movs	r3, #128	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b1c:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003b1e:	01db      	lsls	r3, r3, #7
 8003b20:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b22:	f001 ff63 	bl	80059ec <HAL_RCCEx_PeriphCLKConfig>
 8003b26:	2800      	cmp	r0, #0
 8003b28:	d135      	bne.n	8003b96 <HAL_ADC_MspInit+0xa2>
    __HAL_RCC_ADC_CLK_ENABLE();
 8003b2a:	2080      	movs	r0, #128	; 0x80
 8003b2c:	4b1e      	ldr	r3, [pc, #120]	; (8003ba8 <HAL_ADC_MspInit+0xb4>)
 8003b2e:	0340      	lsls	r0, r0, #13
 8003b30:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b32:	2600      	movs	r6, #0
    __HAL_RCC_ADC_CLK_ENABLE();
 8003b34:	4301      	orrs	r1, r0
 8003b36:	6419      	str	r1, [r3, #64]	; 0x40
 8003b38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b3a:	4002      	ands	r2, r0
 8003b3c:	9200      	str	r2, [sp, #0]
 8003b3e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b40:	2201      	movs	r2, #1
 8003b42:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b44:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b46:	4311      	orrs	r1, r2
 8003b48:	6359      	str	r1, [r3, #52]	; 0x34
 8003b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b4c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b4e:	401a      	ands	r2, r3
 8003b50:	9201      	str	r2, [sp, #4]
 8003b52:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = FORCE_SENSOR_Pin|POTENTIOMETER_Pin|BATTERYDATA_Pin;
 8003b54:	220d      	movs	r2, #13
 8003b56:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b58:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = FORCE_SENSOR_Pin|POTENTIOMETER_Pin|BATTERYDATA_Pin;
 8003b5a:	9202      	str	r2, [sp, #8]
 8003b5c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b5e:	9604      	str	r6, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b60:	f000 ff3e 	bl	80049e0 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8003b64:	4d11      	ldr	r5, [pc, #68]	; (8003bac <HAL_ADC_MspInit+0xb8>)
 8003b66:	4b12      	ldr	r3, [pc, #72]	; (8003bb0 <HAL_ADC_MspInit+0xbc>)
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003b68:	0028      	movs	r0, r5
    hdma_adc1.Instance = DMA1_Channel1;
 8003b6a:	602b      	str	r3, [r5, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003b6c:	2305      	movs	r3, #5
 8003b6e:	606b      	str	r3, [r5, #4]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003b70:	337b      	adds	r3, #123	; 0x7b
 8003b72:	612b      	str	r3, [r5, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b74:	3380      	adds	r3, #128	; 0x80
 8003b76:	616b      	str	r3, [r5, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b78:	2380      	movs	r3, #128	; 0x80
 8003b7a:	00db      	lsls	r3, r3, #3
 8003b7c:	61ab      	str	r3, [r5, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003b7e:	2320      	movs	r3, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b80:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b82:	60ee      	str	r6, [r5, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003b84:	61eb      	str	r3, [r5, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003b86:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003b88:	f000 fdee 	bl	8004768 <HAL_DMA_Init>
 8003b8c:	2800      	cmp	r0, #0
 8003b8e:	d105      	bne.n	8003b9c <HAL_ADC_MspInit+0xa8>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003b90:	6525      	str	r5, [r4, #80]	; 0x50
 8003b92:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8003b94:	e7bf      	b.n	8003b16 <HAL_ADC_MspInit+0x22>
      Error_Handler();
 8003b96:	f7ff ff19 	bl	80039cc <Error_Handler>
 8003b9a:	e7c6      	b.n	8003b2a <HAL_ADC_MspInit+0x36>
      Error_Handler();
 8003b9c:	f7ff ff16 	bl	80039cc <Error_Handler>
 8003ba0:	e7f6      	b.n	8003b90 <HAL_ADC_MspInit+0x9c>
 8003ba2:	46c0      	nop			; (mov r8, r8)
 8003ba4:	40012400 	.word	0x40012400
 8003ba8:	40021000 	.word	0x40021000
 8003bac:	20000284 	.word	0x20000284
 8003bb0:	40020008 	.word	0x40020008

08003bb4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003bb4:	b510      	push	{r4, lr}
 8003bb6:	0004      	movs	r4, r0
 8003bb8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bba:	2214      	movs	r2, #20
 8003bbc:	2100      	movs	r1, #0
 8003bbe:	a802      	add	r0, sp, #8
 8003bc0:	f002 ff07 	bl	80069d2 <memset>
  if(hi2c->Instance==I2C2)
 8003bc4:	4b12      	ldr	r3, [pc, #72]	; (8003c10 <HAL_I2C_MspInit+0x5c>)
 8003bc6:	6822      	ldr	r2, [r4, #0]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d001      	beq.n	8003bd0 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003bcc:	b008      	add	sp, #32
 8003bce:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	4c10      	ldr	r4, [pc, #64]	; (8003c14 <HAL_I2C_MspInit+0x60>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bd4:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bd6:	6b62      	ldr	r2, [r4, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bd8:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	6362      	str	r2, [r4, #52]	; 0x34
 8003bde:	6b62      	ldr	r2, [r4, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003be2:	4013      	ands	r3, r2
 8003be4:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8003be6:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003be8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8003bea:	2312      	movs	r3, #18
 8003bec:	0152      	lsls	r2, r2, #5
 8003bee:	9202      	str	r2, [sp, #8]
 8003bf0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8003bf2:	2306      	movs	r3, #6
 8003bf4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bf6:	f000 fef3 	bl	80049e0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003bfa:	2180      	movs	r1, #128	; 0x80
 8003bfc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003bfe:	03c9      	lsls	r1, r1, #15
 8003c00:	430a      	orrs	r2, r1
 8003c02:	63e2      	str	r2, [r4, #60]	; 0x3c
 8003c04:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003c06:	400b      	ands	r3, r1
 8003c08:	9301      	str	r3, [sp, #4]
 8003c0a:	9b01      	ldr	r3, [sp, #4]
}
 8003c0c:	e7de      	b.n	8003bcc <HAL_I2C_MspInit+0x18>
 8003c0e:	46c0      	nop			; (mov r8, r8)
 8003c10:	40005800 	.word	0x40005800
 8003c14:	40021000 	.word	0x40021000

08003c18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003c18:	b500      	push	{lr}
  if(htim_base->Instance==TIM14)
 8003c1a:	6803      	ldr	r3, [r0, #0]
 8003c1c:	4a22      	ldr	r2, [pc, #136]	; (8003ca8 <HAL_TIM_Base_MspInit+0x90>)
{
 8003c1e:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM14)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d007      	beq.n	8003c34 <HAL_TIM_Base_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
  else if(htim_base->Instance==TIM16)
 8003c24:	4a21      	ldr	r2, [pc, #132]	; (8003cac <HAL_TIM_Base_MspInit+0x94>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d017      	beq.n	8003c5a <HAL_TIM_Base_MspInit+0x42>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
  else if(htim_base->Instance==TIM17)
 8003c2a:	4a21      	ldr	r2, [pc, #132]	; (8003cb0 <HAL_TIM_Base_MspInit+0x98>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d027      	beq.n	8003c80 <HAL_TIM_Base_MspInit+0x68>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8003c30:	b005      	add	sp, #20
 8003c32:	bd00      	pop	{pc}
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003c34:	2080      	movs	r0, #128	; 0x80
 8003c36:	4a1f      	ldr	r2, [pc, #124]	; (8003cb4 <HAL_TIM_Base_MspInit+0x9c>)
 8003c38:	0200      	lsls	r0, r0, #8
 8003c3a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003c3c:	4301      	orrs	r1, r0
 8003c3e:	6411      	str	r1, [r2, #64]	; 0x40
 8003c40:	6c13      	ldr	r3, [r2, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003c42:	2100      	movs	r1, #0
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003c44:	4003      	ands	r3, r0
 8003c46:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003c48:	2200      	movs	r2, #0
 8003c4a:	2013      	movs	r0, #19
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003c4c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003c4e:	f000 fd33 	bl	80046b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8003c52:	2013      	movs	r0, #19
 8003c54:	f000 fd62 	bl	800471c <HAL_NVIC_EnableIRQ>
 8003c58:	e7ea      	b.n	8003c30 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003c5a:	2080      	movs	r0, #128	; 0x80
 8003c5c:	4a15      	ldr	r2, [pc, #84]	; (8003cb4 <HAL_TIM_Base_MspInit+0x9c>)
 8003c5e:	0280      	lsls	r0, r0, #10
 8003c60:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003c62:	4301      	orrs	r1, r0
 8003c64:	6411      	str	r1, [r2, #64]	; 0x40
 8003c66:	6c13      	ldr	r3, [r2, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003c68:	2100      	movs	r1, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003c6a:	4003      	ands	r3, r0
 8003c6c:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003c6e:	2200      	movs	r2, #0
 8003c70:	2015      	movs	r0, #21
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003c72:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003c74:	f000 fd20 	bl	80046b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8003c78:	2015      	movs	r0, #21
 8003c7a:	f000 fd4f 	bl	800471c <HAL_NVIC_EnableIRQ>
 8003c7e:	e7d7      	b.n	8003c30 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003c80:	2080      	movs	r0, #128	; 0x80
 8003c82:	4a0c      	ldr	r2, [pc, #48]	; (8003cb4 <HAL_TIM_Base_MspInit+0x9c>)
 8003c84:	02c0      	lsls	r0, r0, #11
 8003c86:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003c88:	4301      	orrs	r1, r0
 8003c8a:	6411      	str	r1, [r2, #64]	; 0x40
 8003c8c:	6c13      	ldr	r3, [r2, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8003c8e:	2100      	movs	r1, #0
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003c90:	4003      	ands	r3, r0
 8003c92:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8003c94:	2200      	movs	r2, #0
 8003c96:	2016      	movs	r0, #22
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003c98:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8003c9a:	f000 fd0d 	bl	80046b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8003c9e:	2016      	movs	r0, #22
 8003ca0:	f000 fd3c 	bl	800471c <HAL_NVIC_EnableIRQ>
}
 8003ca4:	e7c4      	b.n	8003c30 <HAL_TIM_Base_MspInit+0x18>
 8003ca6:	46c0      	nop			; (mov r8, r8)
 8003ca8:	40002000 	.word	0x40002000
 8003cac:	40014400 	.word	0x40014400
 8003cb0:	40014800 	.word	0x40014800
 8003cb4:	40021000 	.word	0x40021000

08003cb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003cb8:	b570      	push	{r4, r5, r6, lr}
 8003cba:	0004      	movs	r4, r0
 8003cbc:	b092      	sub	sp, #72	; 0x48
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cbe:	2214      	movs	r2, #20
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	a802      	add	r0, sp, #8
 8003cc4:	f002 fe85 	bl	80069d2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003cc8:	2228      	movs	r2, #40	; 0x28
 8003cca:	2100      	movs	r1, #0
 8003ccc:	a808      	add	r0, sp, #32
 8003cce:	f002 fe80 	bl	80069d2 <memset>
  if(huart->Instance==USART1)
 8003cd2:	4b25      	ldr	r3, [pc, #148]	; (8003d68 <HAL_UART_MspInit+0xb0>)
 8003cd4:	6822      	ldr	r2, [r4, #0]
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d001      	beq.n	8003cde <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003cda:	b012      	add	sp, #72	; 0x48
 8003cdc:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003cde:	2301      	movs	r3, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ce0:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003ce2:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ce4:	f001 fe82 	bl	80059ec <HAL_RCCEx_PeriphCLKConfig>
 8003ce8:	2800      	cmp	r0, #0
 8003cea:	d136      	bne.n	8003d5a <HAL_UART_MspInit+0xa2>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003cec:	2080      	movs	r0, #128	; 0x80
 8003cee:	4b1f      	ldr	r3, [pc, #124]	; (8003d6c <HAL_UART_MspInit+0xb4>)
 8003cf0:	01c0      	lsls	r0, r0, #7
 8003cf2:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003cf4:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8003cf6:	4301      	orrs	r1, r0
 8003cf8:	6419      	str	r1, [r3, #64]	; 0x40
 8003cfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cfc:	4002      	ands	r2, r0
 8003cfe:	9200      	str	r2, [sp, #0]
 8003d00:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d02:	2202      	movs	r2, #2
 8003d04:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d06:	481a      	ldr	r0, [pc, #104]	; (8003d70 <HAL_UART_MspInit+0xb8>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d08:	4311      	orrs	r1, r2
 8003d0a:	6359      	str	r1, [r3, #52]	; 0x34
 8003d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d0e:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d10:	401a      	ands	r2, r3
 8003d12:	9201      	str	r2, [sp, #4]
 8003d14:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = BLUETOOTH_UART_RX_Pin|BLUETOOTH_UART_TX_Pin;
 8003d16:	22c0      	movs	r2, #192	; 0xc0
 8003d18:	2302      	movs	r3, #2
 8003d1a:	9202      	str	r2, [sp, #8]
 8003d1c:	9303      	str	r3, [sp, #12]
 8003d1e:	2300      	movs	r3, #0
 8003d20:	2200      	movs	r2, #0
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003d22:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = BLUETOOTH_UART_RX_Pin|BLUETOOTH_UART_TX_Pin;
 8003d24:	9204      	str	r2, [sp, #16]
 8003d26:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d28:	f000 fe5a 	bl	80049e0 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003d2c:	4d11      	ldr	r5, [pc, #68]	; (8003d74 <HAL_UART_MspInit+0xbc>)
 8003d2e:	4b12      	ldr	r3, [pc, #72]	; (8003d78 <HAL_UART_MspInit+0xc0>)
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003d30:	0028      	movs	r0, r5
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003d32:	602b      	str	r3, [r5, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003d34:	2332      	movs	r3, #50	; 0x32
 8003d36:	606b      	str	r3, [r5, #4]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003d38:	334e      	adds	r3, #78	; 0x4e
 8003d3a:	612b      	str	r3, [r5, #16]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003d3c:	3b60      	subs	r3, #96	; 0x60
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d3e:	60ae      	str	r6, [r5, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d40:	60ee      	str	r6, [r5, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d42:	616e      	str	r6, [r5, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d44:	61ae      	str	r6, [r5, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003d46:	61eb      	str	r3, [r5, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003d48:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003d4a:	f000 fd0d 	bl	8004768 <HAL_DMA_Init>
 8003d4e:	2800      	cmp	r0, #0
 8003d50:	d106      	bne.n	8003d60 <HAL_UART_MspInit+0xa8>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003d52:	2380      	movs	r3, #128	; 0x80
 8003d54:	62ac      	str	r4, [r5, #40]	; 0x28
 8003d56:	50e5      	str	r5, [r4, r3]
}
 8003d58:	e7bf      	b.n	8003cda <HAL_UART_MspInit+0x22>
      Error_Handler();
 8003d5a:	f7ff fe37 	bl	80039cc <Error_Handler>
 8003d5e:	e7c5      	b.n	8003cec <HAL_UART_MspInit+0x34>
      Error_Handler();
 8003d60:	f7ff fe34 	bl	80039cc <Error_Handler>
 8003d64:	e7f5      	b.n	8003d52 <HAL_UART_MspInit+0x9a>
 8003d66:	46c0      	nop			; (mov r8, r8)
 8003d68:	40013800 	.word	0x40013800
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	50000400 	.word	0x50000400
 8003d74:	200002e0 	.word	0x200002e0
 8003d78:	4002001c 	.word	0x4002001c

08003d7c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003d7c:	e7fe      	b.n	8003d7c <NMI_Handler>
 8003d7e:	46c0      	nop			; (mov r8, r8)

08003d80 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d80:	e7fe      	b.n	8003d80 <HardFault_Handler>
 8003d82:	46c0      	nop			; (mov r8, r8)

08003d84 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003d84:	4770      	bx	lr
 8003d86:	46c0      	nop			; (mov r8, r8)

08003d88 <PendSV_Handler>:
 8003d88:	4770      	bx	lr
 8003d8a:	46c0      	nop			; (mov r8, r8)

08003d8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d8c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d8e:	f000 f8f9 	bl	8003f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d92:	bd10      	pop	{r4, pc}

08003d94 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8003d94:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_BACK_IMU_INT_Pin);
 8003d96:	2001      	movs	r0, #1
 8003d98:	f000 ff40 	bl	8004c1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8003d9c:	bd10      	pop	{r4, pc}
 8003d9e:	46c0      	nop			; (mov r8, r8)

08003da0 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003da0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003da2:	2010      	movs	r0, #16
 8003da4:	f000 ff3a 	bl	8004c1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PA5_FRONT_IMU_INT_Pin);
 8003da8:	2020      	movs	r0, #32
 8003daa:	f000 ff37 	bl	8004c1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003dae:	bd10      	pop	{r4, pc}

08003db0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003db0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003db2:	4802      	ldr	r0, [pc, #8]	; (8003dbc <DMA1_Channel1_IRQHandler+0xc>)
 8003db4:	f000 fdb8 	bl	8004928 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003db8:	bd10      	pop	{r4, pc}
 8003dba:	46c0      	nop			; (mov r8, r8)
 8003dbc:	20000284 	.word	0x20000284

08003dc0 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8003dc0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003dc2:	4802      	ldr	r0, [pc, #8]	; (8003dcc <DMA1_Channel2_3_IRQHandler+0xc>)
 8003dc4:	f000 fdb0 	bl	8004928 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003dc8:	bd10      	pop	{r4, pc}
 8003dca:	46c0      	nop			; (mov r8, r8)
 8003dcc:	200002e0 	.word	0x200002e0

08003dd0 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003dd0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003dd2:	4802      	ldr	r0, [pc, #8]	; (8003ddc <TIM14_IRQHandler+0xc>)
 8003dd4:	f001 ffb6 	bl	8005d44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003dd8:	bd10      	pop	{r4, pc}
 8003dda:	46c0      	nop			; (mov r8, r8)
 8003ddc:	20000390 	.word	0x20000390

08003de0 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8003de0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003de2:	4802      	ldr	r0, [pc, #8]	; (8003dec <TIM16_IRQHandler+0xc>)
 8003de4:	f001 ffae 	bl	8005d44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8003de8:	bd10      	pop	{r4, pc}
 8003dea:	46c0      	nop			; (mov r8, r8)
 8003dec:	200003dc 	.word	0x200003dc

08003df0 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8003df0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8003df2:	4802      	ldr	r0, [pc, #8]	; (8003dfc <TIM17_IRQHandler+0xc>)
 8003df4:	f001 ffa6 	bl	8005d44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8003df8:	bd10      	pop	{r4, pc}
 8003dfa:	46c0      	nop			; (mov r8, r8)
 8003dfc:	20000428 	.word	0x20000428

08003e00 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8003e00:	2001      	movs	r0, #1
 8003e02:	4770      	bx	lr

08003e04 <_kill>:

int _kill(int pid, int sig)
{
 8003e04:	b510      	push	{r4, lr}
	errno = EINVAL;
 8003e06:	f002 fda7 	bl	8006958 <__errno>
 8003e0a:	2316      	movs	r3, #22
 8003e0c:	6003      	str	r3, [r0, #0]
	return -1;
 8003e0e:	2001      	movs	r0, #1
}
 8003e10:	4240      	negs	r0, r0
 8003e12:	bd10      	pop	{r4, pc}

08003e14 <_exit>:

void _exit (int status)
{
 8003e14:	b510      	push	{r4, lr}
	errno = EINVAL;
 8003e16:	f002 fd9f 	bl	8006958 <__errno>
 8003e1a:	2316      	movs	r3, #22
 8003e1c:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8003e1e:	e7fe      	b.n	8003e1e <_exit+0xa>

08003e20 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e20:	b570      	push	{r4, r5, r6, lr}
 8003e22:	1e16      	subs	r6, r2, #0
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e24:	dd07      	ble.n	8003e36 <_read+0x16>
 8003e26:	000c      	movs	r4, r1
 8003e28:	188d      	adds	r5, r1, r2
	{
		*ptr++ = __io_getchar();
 8003e2a:	e000      	b.n	8003e2e <_read+0xe>
 8003e2c:	bf00      	nop
 8003e2e:	7020      	strb	r0, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e30:	3401      	adds	r4, #1
 8003e32:	42ac      	cmp	r4, r5
 8003e34:	d1f9      	bne.n	8003e2a <_read+0xa>
	}

return len;
}
 8003e36:	0030      	movs	r0, r6
 8003e38:	bd70      	pop	{r4, r5, r6, pc}
 8003e3a:	46c0      	nop			; (mov r8, r8)

08003e3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003e3c:	b570      	push	{r4, r5, r6, lr}
 8003e3e:	1e16      	subs	r6, r2, #0
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e40:	dd07      	ble.n	8003e52 <_write+0x16>
 8003e42:	000c      	movs	r4, r1
 8003e44:	188d      	adds	r5, r1, r2
	{
		__io_putchar(*ptr++);
 8003e46:	7820      	ldrb	r0, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e48:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 8003e4a:	e000      	b.n	8003e4e <_write+0x12>
 8003e4c:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e4e:	42ac      	cmp	r4, r5
 8003e50:	d1f9      	bne.n	8003e46 <_write+0xa>
	}
	return len;
}
 8003e52:	0030      	movs	r0, r6
 8003e54:	bd70      	pop	{r4, r5, r6, pc}
 8003e56:	46c0      	nop			; (mov r8, r8)

08003e58 <_close>:

int _close(int file)
{
	return -1;
 8003e58:	2001      	movs	r0, #1
}
 8003e5a:	4240      	negs	r0, r0
 8003e5c:	4770      	bx	lr
 8003e5e:	46c0      	nop			; (mov r8, r8)

08003e60 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003e60:	2380      	movs	r3, #128	; 0x80
 8003e62:	019b      	lsls	r3, r3, #6
	return 0;
}
 8003e64:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8003e66:	604b      	str	r3, [r1, #4]
}
 8003e68:	4770      	bx	lr
 8003e6a:	46c0      	nop			; (mov r8, r8)

08003e6c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003e6c:	2001      	movs	r0, #1
 8003e6e:	4770      	bx	lr

08003e70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003e70:	2000      	movs	r0, #0
 8003e72:	4770      	bx	lr

08003e74 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e74:	490c      	ldr	r1, [pc, #48]	; (8003ea8 <_sbrk+0x34>)
 8003e76:	4a0d      	ldr	r2, [pc, #52]	; (8003eac <_sbrk+0x38>)
{
 8003e78:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e7a:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e7c:	490c      	ldr	r1, [pc, #48]	; (8003eb0 <_sbrk+0x3c>)
{
 8003e7e:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8003e80:	6808      	ldr	r0, [r1, #0]
 8003e82:	2800      	cmp	r0, #0
 8003e84:	d004      	beq.n	8003e90 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e86:	18c3      	adds	r3, r0, r3
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d806      	bhi.n	8003e9a <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003e8c:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 8003e8e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003e90:	4808      	ldr	r0, [pc, #32]	; (8003eb4 <_sbrk+0x40>)
  if (__sbrk_heap_end + incr > max_heap)
 8003e92:	18c3      	adds	r3, r0, r3
    __sbrk_heap_end = &_end;
 8003e94:	6008      	str	r0, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d9f8      	bls.n	8003e8c <_sbrk+0x18>
    errno = ENOMEM;
 8003e9a:	f002 fd5d 	bl	8006958 <__errno>
 8003e9e:	230c      	movs	r3, #12
 8003ea0:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003ea2:	2001      	movs	r0, #1
 8003ea4:	4240      	negs	r0, r0
 8003ea6:	e7f2      	b.n	8003e8e <_sbrk+0x1a>
 8003ea8:	00000400 	.word	0x00000400
 8003eac:	20002000 	.word	0x20002000
 8003eb0:	20000534 	.word	0x20000534
 8003eb4:	20000550 	.word	0x20000550

08003eb8 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003eb8:	4770      	bx	lr
 8003eba:	46c0      	nop			; (mov r8, r8)

08003ebc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003ebc:	480d      	ldr	r0, [pc, #52]	; (8003ef4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003ebe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003ec0:	f7ff fffa 	bl	8003eb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ec4:	480c      	ldr	r0, [pc, #48]	; (8003ef8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003ec6:	490d      	ldr	r1, [pc, #52]	; (8003efc <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ec8:	4a0d      	ldr	r2, [pc, #52]	; (8003f00 <LoopForever+0xe>)
  movs r3, #0
 8003eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ecc:	e002      	b.n	8003ed4 <LoopCopyDataInit>

08003ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ed2:	3304      	adds	r3, #4

08003ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ed8:	d3f9      	bcc.n	8003ece <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003eda:	4a0a      	ldr	r2, [pc, #40]	; (8003f04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003edc:	4c0a      	ldr	r4, [pc, #40]	; (8003f08 <LoopForever+0x16>)
  movs r3, #0
 8003ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ee0:	e001      	b.n	8003ee6 <LoopFillZerobss>

08003ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ee4:	3204      	adds	r2, #4

08003ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ee8:	d3fb      	bcc.n	8003ee2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003eea:	f002 fd3b 	bl	8006964 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003eee:	f7ff fac3 	bl	8003478 <main>

08003ef2 <LoopForever>:

LoopForever:
  b LoopForever
 8003ef2:	e7fe      	b.n	8003ef2 <LoopForever>
  ldr   r0, =_estack
 8003ef4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003efc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003f00:	0800ba64 	.word	0x0800ba64
  ldr r2, =_sbss
 8003f04:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003f08:	2000054c 	.word	0x2000054c

08003f0c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003f0c:	e7fe      	b.n	8003f0c <ADC1_IRQHandler>
	...

08003f10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f10:	b510      	push	{r4, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003f12:	4b0f      	ldr	r3, [pc, #60]	; (8003f50 <HAL_InitTick+0x40>)
{
 8003f14:	0004      	movs	r4, r0
  if ((uint32_t)uwTickFreq != 0U)
 8003f16:	7819      	ldrb	r1, [r3, #0]
 8003f18:	2900      	cmp	r1, #0
 8003f1a:	d101      	bne.n	8003f20 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8003f1c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8003f1e:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003f20:	20fa      	movs	r0, #250	; 0xfa
 8003f22:	0080      	lsls	r0, r0, #2
 8003f24:	f7fc f90a 	bl	800013c <__udivsi3>
 8003f28:	4b0a      	ldr	r3, [pc, #40]	; (8003f54 <HAL_InitTick+0x44>)
 8003f2a:	0001      	movs	r1, r0
 8003f2c:	6818      	ldr	r0, [r3, #0]
 8003f2e:	f7fc f905 	bl	800013c <__udivsi3>
 8003f32:	f000 fbff 	bl	8004734 <HAL_SYSTICK_Config>
 8003f36:	2800      	cmp	r0, #0
 8003f38:	d1f0      	bne.n	8003f1c <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f3a:	2c03      	cmp	r4, #3
 8003f3c:	d8ee      	bhi.n	8003f1c <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f3e:	3801      	subs	r0, #1
 8003f40:	2200      	movs	r2, #0
 8003f42:	0021      	movs	r1, r4
 8003f44:	f000 fbb8 	bl	80046b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003f48:	4b03      	ldr	r3, [pc, #12]	; (8003f58 <HAL_InitTick+0x48>)
 8003f4a:	2000      	movs	r0, #0
 8003f4c:	601c      	str	r4, [r3, #0]
  return status;
 8003f4e:	e7e6      	b.n	8003f1e <HAL_InitTick+0xe>
 8003f50:	20000004 	.word	0x20000004
 8003f54:	20000000 	.word	0x20000000
 8003f58:	20000008 	.word	0x20000008

08003f5c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f5c:	2380      	movs	r3, #128	; 0x80
 8003f5e:	4a08      	ldr	r2, [pc, #32]	; (8003f80 <HAL_Init+0x24>)
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	6811      	ldr	r1, [r2, #0]
{
 8003f64:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f66:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f68:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f6a:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f6c:	f7ff ffd0 	bl	8003f10 <HAL_InitTick>
 8003f70:	1e04      	subs	r4, r0, #0
 8003f72:	d002      	beq.n	8003f7a <HAL_Init+0x1e>
    status = HAL_ERROR;
 8003f74:	2401      	movs	r4, #1
}
 8003f76:	0020      	movs	r0, r4
 8003f78:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 8003f7a:	f7ff fda3 	bl	8003ac4 <HAL_MspInit>
 8003f7e:	e7fa      	b.n	8003f76 <HAL_Init+0x1a>
 8003f80:	40022000 	.word	0x40022000

08003f84 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8003f84:	4a03      	ldr	r2, [pc, #12]	; (8003f94 <HAL_IncTick+0x10>)
 8003f86:	4b04      	ldr	r3, [pc, #16]	; (8003f98 <HAL_IncTick+0x14>)
 8003f88:	6811      	ldr	r1, [r2, #0]
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	185b      	adds	r3, r3, r1
 8003f8e:	6013      	str	r3, [r2, #0]
}
 8003f90:	4770      	bx	lr
 8003f92:	46c0      	nop			; (mov r8, r8)
 8003f94:	20000538 	.word	0x20000538
 8003f98:	20000004 	.word	0x20000004

08003f9c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003f9c:	4b01      	ldr	r3, [pc, #4]	; (8003fa4 <HAL_GetTick+0x8>)
 8003f9e:	6818      	ldr	r0, [r3, #0]
}
 8003fa0:	4770      	bx	lr
 8003fa2:	46c0      	nop			; (mov r8, r8)
 8003fa4:	20000538 	.word	0x20000538

08003fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003fa8:	b570      	push	{r4, r5, r6, lr}
 8003faa:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003fac:	f7ff fff6 	bl	8003f9c <HAL_GetTick>
 8003fb0:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003fb2:	1c63      	adds	r3, r4, #1
 8003fb4:	d002      	beq.n	8003fbc <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003fb6:	4b04      	ldr	r3, [pc, #16]	; (8003fc8 <HAL_Delay+0x20>)
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003fbc:	f7ff ffee 	bl	8003f9c <HAL_GetTick>
 8003fc0:	1b40      	subs	r0, r0, r5
 8003fc2:	42a0      	cmp	r0, r4
 8003fc4:	d3fa      	bcc.n	8003fbc <HAL_Delay+0x14>
  {
  }
}
 8003fc6:	bd70      	pop	{r4, r5, r6, pc}
 8003fc8:	20000004 	.word	0x20000004

08003fcc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fce:	46c6      	mov	lr, r8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003fd0:	2300      	movs	r3, #0
{
 8003fd2:	b500      	push	{lr}
 8003fd4:	b082      	sub	sp, #8
 8003fd6:	1e04      	subs	r4, r0, #0
  __IO uint32_t wait_loop_index = 0UL;
 8003fd8:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003fda:	d100      	bne.n	8003fde <HAL_ADC_Init+0x12>
 8003fdc:	e0db      	b.n	8004196 <HAL_ADC_Init+0x1ca>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003fde:	6d85      	ldr	r5, [r0, #88]	; 0x58
 8003fe0:	2d00      	cmp	r5, #0
 8003fe2:	d100      	bne.n	8003fe6 <HAL_ADC_Init+0x1a>
 8003fe4:	e0ab      	b.n	800413e <HAL_ADC_Init+0x172>
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003fe6:	2380      	movs	r3, #128	; 0x80

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003fe8:	6825      	ldr	r5, [r4, #0]
 8003fea:	055b      	lsls	r3, r3, #21
 8003fec:	68aa      	ldr	r2, [r5, #8]
 8003fee:	421a      	tst	r2, r3
 8003ff0:	d115      	bne.n	800401e <HAL_ADC_Init+0x52>
  MODIFY_REG(ADCx->CR,
 8003ff2:	68aa      	ldr	r2, [r5, #8]
 8003ff4:	497e      	ldr	r1, [pc, #504]	; (80041f0 <HAL_ADC_Init+0x224>)
 8003ff6:	400a      	ands	r2, r1
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	60ab      	str	r3, [r5, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ffc:	4b7d      	ldr	r3, [pc, #500]	; (80041f4 <HAL_ADC_Init+0x228>)
 8003ffe:	497e      	ldr	r1, [pc, #504]	; (80041f8 <HAL_ADC_Init+0x22c>)
 8004000:	6818      	ldr	r0, [r3, #0]
 8004002:	f7fc f89b 	bl	800013c <__udivsi3>
 8004006:	3001      	adds	r0, #1
 8004008:	0040      	lsls	r0, r0, #1
 800400a:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 800400c:	9b01      	ldr	r3, [sp, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d005      	beq.n	800401e <HAL_ADC_Init+0x52>
    {
      wait_loop_index--;
 8004012:	9b01      	ldr	r3, [sp, #4]
 8004014:	3b01      	subs	r3, #1
 8004016:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004018:	9b01      	ldr	r3, [sp, #4]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1f9      	bne.n	8004012 <HAL_ADC_Init+0x46>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800401e:	68ab      	ldr	r3, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004020:	2000      	movs	r0, #0
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	d400      	bmi.n	8004028 <HAL_ADC_Init+0x5c>
 8004026:	e07d      	b.n	8004124 <HAL_ADC_Init+0x158>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004028:	68ab      	ldr	r3, [r5, #8]
 800402a:	075b      	lsls	r3, r3, #29
 800402c:	d509      	bpl.n	8004042 <HAL_ADC_Init+0x76>
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800402e:	6da3      	ldr	r3, [r4, #88]	; 0x58

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004030:	2210      	movs	r2, #16

    tmp_hal_status = HAL_ERROR;
 8004032:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004034:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004036:	4313      	orrs	r3, r2
 8004038:	65a3      	str	r3, [r4, #88]	; 0x58
  }

  return tmp_hal_status;
}
 800403a:	b002      	add	sp, #8
 800403c:	bc80      	pop	{r7}
 800403e:	46b8      	mov	r8, r7
 8004040:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004042:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004044:	06db      	lsls	r3, r3, #27
 8004046:	d4f3      	bmi.n	8004030 <HAL_ADC_Init+0x64>
    ADC_STATE_CLR_SET(hadc->State,
 8004048:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800404a:	4a6c      	ldr	r2, [pc, #432]	; (80041fc <HAL_ADC_Init+0x230>)
 800404c:	4013      	ands	r3, r2
 800404e:	3206      	adds	r2, #6
 8004050:	32ff      	adds	r2, #255	; 0xff
 8004052:	4313      	orrs	r3, r2
 8004054:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004056:	68ab      	ldr	r3, [r5, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004058:	07db      	lsls	r3, r3, #31
 800405a:	d476      	bmi.n	800414a <HAL_ADC_Init+0x17e>
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800405c:	7ea6      	ldrb	r6, [r4, #26]
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800405e:	7e63      	ldrb	r3, [r4, #25]
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004060:	0377      	lsls	r7, r6, #13
 8004062:	46bc      	mov	ip, r7
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004064:	7e21      	ldrb	r1, [r4, #24]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004066:	6b27      	ldr	r7, [r4, #48]	; 0x30
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004068:	03db      	lsls	r3, r3, #15
 800406a:	4698      	mov	r8, r3
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800406c:	68a2      	ldr	r2, [r4, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800406e:	0389      	lsls	r1, r1, #14
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004070:	2f00      	cmp	r7, #0
 8004072:	d001      	beq.n	8004078 <HAL_ADC_Init+0xac>
 8004074:	2780      	movs	r7, #128	; 0x80
 8004076:	017f      	lsls	r7, r7, #5
 8004078:	68e3      	ldr	r3, [r4, #12]
 800407a:	431a      	orrs	r2, r3
 800407c:	4643      	mov	r3, r8
 800407e:	430a      	orrs	r2, r1
 8004080:	431a      	orrs	r2, r3
 8004082:	4663      	mov	r3, ip
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004084:	6921      	ldr	r1, [r4, #16]
 8004086:	431a      	orrs	r2, r3
 8004088:	2900      	cmp	r1, #0
 800408a:	da00      	bge.n	800408e <HAL_ADC_Init+0xc2>
 800408c:	e09f      	b.n	80041ce <HAL_ADC_Init+0x202>
 800408e:	2380      	movs	r3, #128	; 0x80
 8004090:	039b      	lsls	r3, r3, #14
 8004092:	469c      	mov	ip, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004094:	232c      	movs	r3, #44	; 0x2c
 8004096:	5ce3      	ldrb	r3, [r4, r3]
 8004098:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800409a:	4313      	orrs	r3, r2
 800409c:	433b      	orrs	r3, r7
 800409e:	4662      	mov	r2, ip
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80040a0:	2720      	movs	r7, #32
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80040a2:	4313      	orrs	r3, r2
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80040a4:	5de2      	ldrb	r2, [r4, r7]
 80040a6:	2a01      	cmp	r2, #1
 80040a8:	d100      	bne.n	80040ac <HAL_ADC_Init+0xe0>
 80040aa:	e094      	b.n	80041d6 <HAL_ADC_Init+0x20a>
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80040ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80040ae:	2a00      	cmp	r2, #0
 80040b0:	d005      	beq.n	80040be <HAL_ADC_Init+0xf2>
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80040b2:	26e0      	movs	r6, #224	; 0xe0
 80040b4:	0076      	lsls	r6, r6, #1
 80040b6:	4032      	ands	r2, r6
 80040b8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80040ba:	4332      	orrs	r2, r6
 80040bc:	4313      	orrs	r3, r2
      MODIFY_REG(hadc->Instance->CFGR1,
 80040be:	68ea      	ldr	r2, [r5, #12]
 80040c0:	4e4f      	ldr	r6, [pc, #316]	; (8004200 <HAL_ADC_Init+0x234>)
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80040c2:	6867      	ldr	r7, [r4, #4]
      MODIFY_REG(hadc->Instance->CFGR1,
 80040c4:	4032      	ands	r2, r6
 80040c6:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80040c8:	0fbe      	lsrs	r6, r7, #30
 80040ca:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
      MODIFY_REG(hadc->Instance->CFGR1,
 80040cc:	60eb      	str	r3, [r5, #12]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80040ce:	07b3      	lsls	r3, r6, #30
 80040d0:	4698      	mov	r8, r3
 80040d2:	431a      	orrs	r2, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 80040d4:	233c      	movs	r3, #60	; 0x3c
 80040d6:	5ce3      	ldrb	r3, [r4, r3]
 80040d8:	469c      	mov	ip, r3
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d109      	bne.n	80040f2 <HAL_ADC_Init+0x126>
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80040de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80040e0:	6c66      	ldr	r6, [r4, #68]	; 0x44
 80040e2:	4333      	orrs	r3, r6
 80040e4:	4313      	orrs	r3, r2
 80040e6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80040e8:	4313      	orrs	r3, r2
 80040ea:	4642      	mov	r2, r8
 80040ec:	4313      	orrs	r3, r2
 80040ee:	4662      	mov	r2, ip
 80040f0:	431a      	orrs	r2, r3
      MODIFY_REG(hadc->Instance->CFGR2,
 80040f2:	692b      	ldr	r3, [r5, #16]
 80040f4:	4e43      	ldr	r6, [pc, #268]	; (8004204 <HAL_ADC_Init+0x238>)
 80040f6:	4033      	ands	r3, r6
 80040f8:	4313      	orrs	r3, r2
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80040fa:	2280      	movs	r2, #128	; 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 80040fc:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80040fe:	007b      	lsls	r3, r7, #1
 8004100:	085b      	lsrs	r3, r3, #1
 8004102:	05d2      	lsls	r2, r2, #23
 8004104:	4293      	cmp	r3, r2
 8004106:	d021      	beq.n	800414c <HAL_ADC_Init+0x180>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004108:	2380      	movs	r3, #128	; 0x80
 800410a:	061b      	lsls	r3, r3, #24
 800410c:	429f      	cmp	r7, r3
 800410e:	d01d      	beq.n	800414c <HAL_ADC_Init+0x180>
        MODIFY_REG(ADC1_COMMON->CCR,
 8004110:	4a3d      	ldr	r2, [pc, #244]	; (8004208 <HAL_ADC_Init+0x23c>)
 8004112:	4e3e      	ldr	r6, [pc, #248]	; (800420c <HAL_ADC_Init+0x240>)
 8004114:	6813      	ldr	r3, [r2, #0]
 8004116:	4033      	ands	r3, r6
 8004118:	26f0      	movs	r6, #240	; 0xf0
 800411a:	03b6      	lsls	r6, r6, #14
 800411c:	4037      	ands	r7, r6
 800411e:	431f      	orrs	r7, r3
 8004120:	6017      	str	r7, [r2, #0]
 8004122:	e013      	b.n	800414c <HAL_ADC_Init+0x180>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004124:	2210      	movs	r2, #16
 8004126:	6da3      	ldr	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8004128:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800412a:	4313      	orrs	r3, r2
 800412c:	65a3      	str	r3, [r4, #88]	; 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800412e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004130:	3a0f      	subs	r2, #15
 8004132:	4313      	orrs	r3, r2
 8004134:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004136:	68ab      	ldr	r3, [r5, #8]
 8004138:	075b      	lsls	r3, r3, #29
 800413a:	d582      	bpl.n	8004042 <HAL_ADC_Init+0x76>
 800413c:	e777      	b.n	800402e <HAL_ADC_Init+0x62>
    HAL_ADC_MspInit(hadc);
 800413e:	f7ff fcd9 	bl	8003af4 <HAL_ADC_MspInit>
    hadc->Lock = HAL_UNLOCKED;
 8004142:	2354      	movs	r3, #84	; 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 8004144:	65e5      	str	r5, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8004146:	54e5      	strb	r5, [r4, r3]
 8004148:	e74d      	b.n	8003fe6 <HAL_ADC_Init+0x1a>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800414a:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(ADCx->SMPR,
 800414c:	2207      	movs	r2, #7
 800414e:	2770      	movs	r7, #112	; 0x70
 8004150:	696b      	ldr	r3, [r5, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8004152:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8004154:	4393      	bics	r3, r2
 8004156:	4333      	orrs	r3, r6
 8004158:	616b      	str	r3, [r5, #20]
 800415a:	696a      	ldr	r2, [r5, #20]
 800415c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800415e:	43ba      	bics	r2, r7
 8004160:	011b      	lsls	r3, r3, #4
 8004162:	4313      	orrs	r3, r2
 8004164:	616b      	str	r3, [r5, #20]
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8004166:	2900      	cmp	r1, #0
 8004168:	d117      	bne.n	800419a <HAL_ADC_Init+0x1ce>
      SET_BIT(hadc->Instance->CHSELR,
 800416a:	2310      	movs	r3, #16
 800416c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800416e:	425b      	negs	r3, r3
 8004170:	4313      	orrs	r3, r2
 8004172:	62ab      	str	r3, [r5, #40]	; 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004174:	2307      	movs	r3, #7
 8004176:	696a      	ldr	r2, [r5, #20]
 8004178:	4013      	ands	r3, r2
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800417a:	429e      	cmp	r6, r3
 800417c:	d01e      	beq.n	80041bc <HAL_ADC_Init+0x1f0>
      ADC_STATE_CLR_SET(hadc->State,
 800417e:	2212      	movs	r2, #18
 8004180:	6da3      	ldr	r3, [r4, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 8004182:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8004184:	4393      	bics	r3, r2
 8004186:	3a02      	subs	r2, #2
 8004188:	4313      	orrs	r3, r2
 800418a:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800418c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800418e:	3a0f      	subs	r2, #15
 8004190:	4313      	orrs	r3, r2
 8004192:	65e3      	str	r3, [r4, #92]	; 0x5c
      tmp_hal_status = HAL_ERROR;
 8004194:	e751      	b.n	800403a <HAL_ADC_Init+0x6e>
    return HAL_ERROR;
 8004196:	2001      	movs	r0, #1
 8004198:	e74f      	b.n	800403a <HAL_ADC_Init+0x6e>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800419a:	2380      	movs	r3, #128	; 0x80
 800419c:	039b      	lsls	r3, r3, #14
 800419e:	4299      	cmp	r1, r3
 80041a0:	d1e8      	bne.n	8004174 <HAL_ADC_Init+0x1a8>
      MODIFY_REG(hadc->Instance->CHSELR,
 80041a2:	221c      	movs	r2, #28
 80041a4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80041a6:	69e3      	ldr	r3, [r4, #28]
 80041a8:	3b01      	subs	r3, #1
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	401a      	ands	r2, r3
 80041ae:	2310      	movs	r3, #16
 80041b0:	425b      	negs	r3, r3
 80041b2:	4093      	lsls	r3, r2
 80041b4:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80041b6:	4313      	orrs	r3, r2
 80041b8:	62ab      	str	r3, [r5, #40]	; 0x28
 80041ba:	e7db      	b.n	8004174 <HAL_ADC_Init+0x1a8>
      ADC_CLEAR_ERRORCODE(hadc);
 80041bc:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 80041be:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 80041c0:	65e3      	str	r3, [r4, #92]	; 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 80041c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80041c4:	4393      	bics	r3, r2
 80041c6:	3a02      	subs	r2, #2
 80041c8:	4313      	orrs	r3, r2
 80041ca:	65a3      	str	r3, [r4, #88]	; 0x58
 80041cc:	e735      	b.n	800403a <HAL_ADC_Init+0x6e>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80041ce:	004b      	lsls	r3, r1, #1
 80041d0:	085b      	lsrs	r3, r3, #1
 80041d2:	469c      	mov	ip, r3
 80041d4:	e75e      	b.n	8004094 <HAL_ADC_Init+0xc8>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80041d6:	2e00      	cmp	r6, #0
 80041d8:	d103      	bne.n	80041e2 <HAL_ADC_Init+0x216>
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80041da:	2280      	movs	r2, #128	; 0x80
 80041dc:	0252      	lsls	r2, r2, #9
 80041de:	4313      	orrs	r3, r2
 80041e0:	e764      	b.n	80040ac <HAL_ADC_Init+0xe0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041e2:	6da6      	ldr	r6, [r4, #88]	; 0x58
 80041e4:	4337      	orrs	r7, r6
 80041e6:	65a7      	str	r7, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041e8:	6de6      	ldr	r6, [r4, #92]	; 0x5c
 80041ea:	4332      	orrs	r2, r6
 80041ec:	65e2      	str	r2, [r4, #92]	; 0x5c
 80041ee:	e75d      	b.n	80040ac <HAL_ADC_Init+0xe0>
 80041f0:	6fffffe8 	.word	0x6fffffe8
 80041f4:	20000000 	.word	0x20000000
 80041f8:	00030d40 	.word	0x00030d40
 80041fc:	fffffefd 	.word	0xfffffefd
 8004200:	fffe0201 	.word	0xfffe0201
 8004204:	1ffffc02 	.word	0x1ffffc02
 8004208:	40012708 	.word	0x40012708
 800420c:	ffc3ffff 	.word	0xffc3ffff

08004210 <HAL_ADC_ConvCpltCallback>:
 8004210:	4770      	bx	lr
 8004212:	46c0      	nop			; (mov r8, r8)

08004214 <HAL_ADC_ConvHalfCpltCallback>:
 8004214:	4770      	bx	lr
 8004216:	46c0      	nop			; (mov r8, r8)

08004218 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004218:	b510      	push	{r4, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800421a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800421c:	f7ff fffa 	bl	8004214 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004220:	bd10      	pop	{r4, pc}
 8004222:	46c0      	nop			; (mov r8, r8)

08004224 <HAL_ADC_ErrorCallback>:
 8004224:	4770      	bx	lr
 8004226:	46c0      	nop			; (mov r8, r8)

08004228 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004228:	2240      	movs	r2, #64	; 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800422a:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 800422c:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800422e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004230:	4313      	orrs	r3, r2
 8004232:	6583      	str	r3, [r0, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004234:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8004236:	3a3c      	subs	r2, #60	; 0x3c
 8004238:	4313      	orrs	r3, r2
 800423a:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800423c:	f7ff fff2 	bl	8004224 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004240:	bd10      	pop	{r4, pc}
 8004242:	46c0      	nop			; (mov r8, r8)

08004244 <ADC_DMAConvCplt>:
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004244:	2150      	movs	r1, #80	; 0x50
{
 8004246:	0003      	movs	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004248:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 800424a:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800424c:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800424e:	4211      	tst	r1, r2
 8004250:	d10d      	bne.n	800426e <ADC_DMAConvCplt+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004252:	2380      	movs	r3, #128	; 0x80
 8004254:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	4313      	orrs	r3, r2
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800425a:	22c0      	movs	r2, #192	; 0xc0
 800425c:	6583      	str	r3, [r0, #88]	; 0x58
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800425e:	6803      	ldr	r3, [r0, #0]
 8004260:	0112      	lsls	r2, r2, #4
 8004262:	68d9      	ldr	r1, [r3, #12]
 8004264:	4211      	tst	r1, r2
 8004266:	d00a      	beq.n	800427e <ADC_DMAConvCplt+0x3a>
    HAL_ADC_ConvCpltCallback(hadc);
 8004268:	f7ff ffd2 	bl	8004210 <HAL_ADC_ConvCpltCallback>
}
 800426c:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800426e:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8004270:	06d2      	lsls	r2, r2, #27
 8004272:	d416      	bmi.n	80042a2 <ADC_DMAConvCplt+0x5e>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004274:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004276:	0018      	movs	r0, r3
 8004278:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800427a:	4790      	blx	r2
}
 800427c:	e7f6      	b.n	800426c <ADC_DMAConvCplt+0x28>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800427e:	7e82      	ldrb	r2, [r0, #26]
 8004280:	2a00      	cmp	r2, #0
 8004282:	d1f1      	bne.n	8004268 <ADC_DMAConvCplt+0x24>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	0712      	lsls	r2, r2, #28
 8004288:	d5ee      	bpl.n	8004268 <ADC_DMAConvCplt+0x24>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800428a:	689a      	ldr	r2, [r3, #8]
 800428c:	0752      	lsls	r2, r2, #29
 800428e:	d50b      	bpl.n	80042a8 <ADC_DMAConvCplt+0x64>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004290:	2220      	movs	r2, #32
 8004292:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004294:	4313      	orrs	r3, r2
 8004296:	6583      	str	r3, [r0, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004298:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800429a:	3a1f      	subs	r2, #31
 800429c:	4313      	orrs	r3, r2
 800429e:	65c3      	str	r3, [r0, #92]	; 0x5c
 80042a0:	e7e2      	b.n	8004268 <ADC_DMAConvCplt+0x24>
      HAL_ADC_ErrorCallback(hadc);
 80042a2:	f7ff ffbf 	bl	8004224 <HAL_ADC_ErrorCallback>
 80042a6:	e7e1      	b.n	800426c <ADC_DMAConvCplt+0x28>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80042a8:	210c      	movs	r1, #12
 80042aa:	685a      	ldr	r2, [r3, #4]
 80042ac:	438a      	bics	r2, r1
 80042ae:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 80042b0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80042b2:	4a03      	ldr	r2, [pc, #12]	; (80042c0 <ADC_DMAConvCplt+0x7c>)
 80042b4:	4013      	ands	r3, r2
 80042b6:	3204      	adds	r2, #4
 80042b8:	32ff      	adds	r2, #255	; 0xff
 80042ba:	4313      	orrs	r3, r2
 80042bc:	6583      	str	r3, [r0, #88]	; 0x58
 80042be:	e7d3      	b.n	8004268 <ADC_DMAConvCplt+0x24>
 80042c0:	fffffefe 	.word	0xfffffefe

080042c4 <HAL_ADC_ConfigChannel>:
{
 80042c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042c6:	4645      	mov	r5, r8
 80042c8:	46de      	mov	lr, fp
 80042ca:	4657      	mov	r7, sl
 80042cc:	464e      	mov	r6, r9
  __IO uint32_t wait_loop_index = 0UL;
 80042ce:	2300      	movs	r3, #0
{
 80042d0:	b5e0      	push	{r5, r6, r7, lr}
 80042d2:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 80042d4:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(hadc);
 80042d6:	3354      	adds	r3, #84	; 0x54
 80042d8:	5cc2      	ldrb	r2, [r0, r3]
{
 80042da:	0004      	movs	r4, r0
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80042dc:	6905      	ldr	r5, [r0, #16]
  __HAL_LOCK(hadc);
 80042de:	2a01      	cmp	r2, #1
 80042e0:	d100      	bne.n	80042e4 <HAL_ADC_ConfigChannel+0x20>
 80042e2:	e091      	b.n	8004408 <HAL_ADC_ConfigChannel+0x144>
 80042e4:	2001      	movs	r0, #1
 80042e6:	2204      	movs	r2, #4
 80042e8:	54e0      	strb	r0, [r4, r3]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80042ea:	6823      	ldr	r3, [r4, #0]
 80042ec:	689e      	ldr	r6, [r3, #8]
 80042ee:	4232      	tst	r2, r6
 80042f0:	d00d      	beq.n	800430e <HAL_ADC_ConfigChannel+0x4a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80042f4:	321c      	adds	r2, #28
 80042f6:	4313      	orrs	r3, r2
 80042f8:	65a3      	str	r3, [r4, #88]	; 0x58
  __HAL_UNLOCK(hadc);
 80042fa:	2354      	movs	r3, #84	; 0x54
 80042fc:	2200      	movs	r2, #0
 80042fe:	54e2      	strb	r2, [r4, r3]
}
 8004300:	b005      	add	sp, #20
 8004302:	bcf0      	pop	{r4, r5, r6, r7}
 8004304:	46bb      	mov	fp, r7
 8004306:	46b2      	mov	sl, r6
 8004308:	46a9      	mov	r9, r5
 800430a:	46a0      	mov	r8, r4
 800430c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (pConfig->Rank != ADC_RANK_NONE)
 800430e:	684e      	ldr	r6, [r1, #4]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004310:	4395      	bics	r5, r2
    if (pConfig->Rank != ADC_RANK_NONE)
 8004312:	2e02      	cmp	r6, #2
 8004314:	d05c      	beq.n	80043d0 <HAL_ADC_ConfigChannel+0x10c>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004316:	2780      	movs	r7, #128	; 0x80
 8004318:	063f      	lsls	r7, r7, #24
 800431a:	42bd      	cmp	r5, r7
 800431c:	d051      	beq.n	80043c2 <HAL_ADC_ConfigChannel+0xfe>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800431e:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8004320:	270f      	movs	r7, #15
 8004322:	46aa      	mov	sl, r5
 8004324:	251f      	movs	r5, #31
 8004326:	46ac      	mov	ip, r5
 8004328:	4035      	ands	r5, r6
 800432a:	40af      	lsls	r7, r5
 800432c:	46a9      	mov	r9, r5
 800432e:	43fd      	mvns	r5, r7
 8004330:	9500      	str	r5, [sp, #0]
 8004332:	4655      	mov	r5, sl
 8004334:	43bd      	bics	r5, r7
 8004336:	46a8      	mov	r8, r5
 8004338:	680d      	ldr	r5, [r1, #0]
 800433a:	9701      	str	r7, [sp, #4]
 800433c:	036f      	lsls	r7, r5, #13
 800433e:	d16c      	bne.n	800441a <HAL_ADC_ConfigChannel+0x156>
 8004340:	4660      	mov	r0, ip
 8004342:	0eaa      	lsrs	r2, r5, #26
 8004344:	4010      	ands	r0, r2
 8004346:	0002      	movs	r2, r0
 8004348:	4648      	mov	r0, r9
 800434a:	4082      	lsls	r2, r0
 800434c:	4640      	mov	r0, r8
 800434e:	4310      	orrs	r0, r2
 8004350:	4680      	mov	r8, r0
 8004352:	4642      	mov	r2, r8
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004354:	08b6      	lsrs	r6, r6, #2
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004356:	6622      	str	r2, [r4, #96]	; 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004358:	69e2      	ldr	r2, [r4, #28]
 800435a:	3601      	adds	r6, #1
 800435c:	4296      	cmp	r6, r2
 800435e:	d808      	bhi.n	8004372 <HAL_ADC_ConfigChannel+0xae>
  MODIFY_REG(ADCx->CHSELR,
 8004360:	464e      	mov	r6, r9
 8004362:	00aa      	lsls	r2, r5, #2
 8004364:	0f12      	lsrs	r2, r2, #28
 8004366:	40b2      	lsls	r2, r6
 8004368:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800436a:	9e00      	ldr	r6, [sp, #0]
 800436c:	4030      	ands	r0, r6
 800436e:	4302      	orrs	r2, r0
 8004370:	629a      	str	r2, [r3, #40]	; 0x28
  MODIFY_REG(ADCx->SMPR,
 8004372:	0228      	lsls	r0, r5, #8
 8004374:	688a      	ldr	r2, [r1, #8]
 8004376:	0001      	movs	r1, r0
 8004378:	695e      	ldr	r6, [r3, #20]
 800437a:	4002      	ands	r2, r0
 800437c:	4866      	ldr	r0, [pc, #408]	; (8004518 <HAL_ADC_ConfigChannel+0x254>)
 800437e:	438e      	bics	r6, r1
 8004380:	4002      	ands	r2, r0
 8004382:	4332      	orrs	r2, r6
 8004384:	615a      	str	r2, [r3, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004386:	2d00      	cmp	r5, #0
 8004388:	db01      	blt.n	800438e <HAL_ADC_ConfigChannel+0xca>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800438a:	2000      	movs	r0, #0
}
 800438c:	e7b5      	b.n	80042fa <HAL_ADC_ConfigChannel+0x36>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800438e:	21e0      	movs	r1, #224	; 0xe0
 8004390:	4862      	ldr	r0, [pc, #392]	; (800451c <HAL_ADC_ConfigChannel+0x258>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004392:	4a63      	ldr	r2, [pc, #396]	; (8004520 <HAL_ADC_ConfigChannel+0x25c>)
 8004394:	6803      	ldr	r3, [r0, #0]
 8004396:	0449      	lsls	r1, r1, #17
 8004398:	4019      	ands	r1, r3
 800439a:	4295      	cmp	r5, r2
 800439c:	d051      	beq.n	8004442 <HAL_ADC_ConfigChannel+0x17e>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800439e:	4a61      	ldr	r2, [pc, #388]	; (8004524 <HAL_ADC_ConfigChannel+0x260>)
 80043a0:	4295      	cmp	r5, r2
 80043a2:	d045      	beq.n	8004430 <HAL_ADC_ConfigChannel+0x16c>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80043a4:	4a60      	ldr	r2, [pc, #384]	; (8004528 <HAL_ADC_ConfigChannel+0x264>)
 80043a6:	4295      	cmp	r5, r2
 80043a8:	d1ef      	bne.n	800438a <HAL_ADC_ConfigChannel+0xc6>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80043aa:	2580      	movs	r5, #128	; 0x80
 80043ac:	03ed      	lsls	r5, r5, #15
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80043ae:	422b      	tst	r3, r5
 80043b0:	d1eb      	bne.n	800438a <HAL_ADC_ConfigChannel+0xc6>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80043b2:	6802      	ldr	r2, [r0, #0]
 80043b4:	4b5d      	ldr	r3, [pc, #372]	; (800452c <HAL_ADC_ConfigChannel+0x268>)
 80043b6:	401a      	ands	r2, r3
 80043b8:	430a      	orrs	r2, r1
 80043ba:	4315      	orrs	r5, r2
 80043bc:	6005      	str	r5, [r0, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043be:	2000      	movs	r0, #0
}
 80043c0:	e79b      	b.n	80042fa <HAL_ADC_ConfigChannel+0x36>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80043c2:	680d      	ldr	r5, [r1, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80043c4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80043c6:	036a      	lsls	r2, r5, #13
 80043c8:	0b52      	lsrs	r2, r2, #13
 80043ca:	4302      	orrs	r2, r0
 80043cc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80043ce:	e7d0      	b.n	8004372 <HAL_ADC_ConfigChannel+0xae>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80043d0:	2280      	movs	r2, #128	; 0x80
 80043d2:	0612      	lsls	r2, r2, #24
 80043d4:	4295      	cmp	r5, r2
 80043d6:	d019      	beq.n	800440c <HAL_ADC_ConfigChannel+0x148>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80043d8:	680a      	ldr	r2, [r1, #0]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80043da:	2a00      	cmp	r2, #0
 80043dc:	dad5      	bge.n	800438a <HAL_ADC_ConfigChannel+0xc6>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80043de:	494f      	ldr	r1, [pc, #316]	; (800451c <HAL_ADC_ConfigChannel+0x258>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80043e0:	484f      	ldr	r0, [pc, #316]	; (8004520 <HAL_ADC_ConfigChannel+0x25c>)
 80043e2:	680b      	ldr	r3, [r1, #0]
 80043e4:	4282      	cmp	r2, r0
 80043e6:	d029      	beq.n	800443c <HAL_ADC_ConfigChannel+0x178>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80043e8:	484e      	ldr	r0, [pc, #312]	; (8004524 <HAL_ADC_ConfigChannel+0x260>)
 80043ea:	4282      	cmp	r2, r0
 80043ec:	d04c      	beq.n	8004488 <HAL_ADC_ConfigChannel+0x1c4>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80043ee:	484e      	ldr	r0, [pc, #312]	; (8004528 <HAL_ADC_ConfigChannel+0x264>)
 80043f0:	4282      	cmp	r2, r0
 80043f2:	d1ca      	bne.n	800438a <HAL_ADC_ConfigChannel+0xc6>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043f4:	20c0      	movs	r0, #192	; 0xc0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80043f6:	680a      	ldr	r2, [r1, #0]
 80043f8:	0440      	lsls	r0, r0, #17
 80043fa:	4003      	ands	r3, r0
 80043fc:	484b      	ldr	r0, [pc, #300]	; (800452c <HAL_ADC_ConfigChannel+0x268>)
 80043fe:	4002      	ands	r2, r0
 8004400:	4313      	orrs	r3, r2
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004402:	2000      	movs	r0, #0
 8004404:	600b      	str	r3, [r1, #0]
 8004406:	e778      	b.n	80042fa <HAL_ADC_ConfigChannel+0x36>
  __HAL_LOCK(hadc);
 8004408:	2002      	movs	r0, #2
 800440a:	e779      	b.n	8004300 <HAL_ADC_ConfigChannel+0x3c>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800440c:	680a      	ldr	r2, [r1, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800440e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004410:	0350      	lsls	r0, r2, #13
 8004412:	0b40      	lsrs	r0, r0, #13
 8004414:	4381      	bics	r1, r0
 8004416:	6299      	str	r1, [r3, #40]	; 0x28
}
 8004418:	e7df      	b.n	80043da <HAL_ADC_ConfigChannel+0x116>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800441a:	4228      	tst	r0, r5
 800441c:	d199      	bne.n	8004352 <HAL_ADC_ConfigChannel+0x8e>
 800441e:	2702      	movs	r7, #2
 8004420:	422f      	tst	r7, r5
 8004422:	d02d      	beq.n	8004480 <HAL_ADC_ConfigChannel+0x1bc>
 8004424:	464a      	mov	r2, r9
 8004426:	4090      	lsls	r0, r2
 8004428:	4642      	mov	r2, r8
 800442a:	4302      	orrs	r2, r0
 800442c:	4690      	mov	r8, r2
 800442e:	e790      	b.n	8004352 <HAL_ADC_ConfigChannel+0x8e>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004430:	2580      	movs	r5, #128	; 0x80
 8004432:	046d      	lsls	r5, r5, #17
 8004434:	422b      	tst	r3, r5
 8004436:	d0bc      	beq.n	80043b2 <HAL_ADC_ConfigChannel+0xee>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004438:	2000      	movs	r0, #0
 800443a:	e75e      	b.n	80042fa <HAL_ADC_ConfigChannel+0x36>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800443c:	20a0      	movs	r0, #160	; 0xa0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800443e:	680a      	ldr	r2, [r1, #0]
 8004440:	e7da      	b.n	80043f8 <HAL_ADC_ConfigChannel+0x134>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004442:	2580      	movs	r5, #128	; 0x80
 8004444:	042d      	lsls	r5, r5, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004446:	422b      	tst	r3, r5
 8004448:	d19f      	bne.n	800438a <HAL_ADC_ConfigChannel+0xc6>
 800444a:	6802      	ldr	r2, [r0, #0]
 800444c:	4b37      	ldr	r3, [pc, #220]	; (800452c <HAL_ADC_ConfigChannel+0x268>)
 800444e:	401a      	ands	r2, r3
 8004450:	430a      	orrs	r2, r1
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004452:	4b37      	ldr	r3, [pc, #220]	; (8004530 <HAL_ADC_ConfigChannel+0x26c>)
 8004454:	4315      	orrs	r5, r2
 8004456:	6005      	str	r5, [r0, #0]
 8004458:	6818      	ldr	r0, [r3, #0]
 800445a:	4936      	ldr	r1, [pc, #216]	; (8004534 <HAL_ADC_ConfigChannel+0x270>)
 800445c:	f7fb fe6e 	bl	800013c <__udivsi3>
 8004460:	3001      	adds	r0, #1
 8004462:	0043      	lsls	r3, r0, #1
 8004464:	181b      	adds	r3, r3, r0
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 800446a:	9b03      	ldr	r3, [sp, #12]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d08c      	beq.n	800438a <HAL_ADC_ConfigChannel+0xc6>
            wait_loop_index--;
 8004470:	9b03      	ldr	r3, [sp, #12]
 8004472:	3b01      	subs	r3, #1
 8004474:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8004476:	9b03      	ldr	r3, [sp, #12]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d1f9      	bne.n	8004470 <HAL_ADC_ConfigChannel+0x1ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800447c:	2000      	movs	r0, #0
 800447e:	e73c      	b.n	80042fa <HAL_ADC_ConfigChannel+0x36>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004480:	422a      	tst	r2, r5
 8004482:	d005      	beq.n	8004490 <HAL_ADC_ConfigChannel+0x1cc>
 8004484:	003a      	movs	r2, r7
 8004486:	e75f      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004488:	20c0      	movs	r0, #192	; 0xc0
 800448a:	680a      	ldr	r2, [r1, #0]
 800448c:	0400      	lsls	r0, r0, #16
 800448e:	e7b4      	b.n	80043fa <HAL_ADC_ConfigChannel+0x136>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004490:	072a      	lsls	r2, r5, #28
 8004492:	d501      	bpl.n	8004498 <HAL_ADC_ConfigChannel+0x1d4>
 8004494:	2203      	movs	r2, #3
 8004496:	e757      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 8004498:	06ea      	lsls	r2, r5, #27
 800449a:	d501      	bpl.n	80044a0 <HAL_ADC_ConfigChannel+0x1dc>
 800449c:	2204      	movs	r2, #4
 800449e:	e753      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 80044a0:	06aa      	lsls	r2, r5, #26
 80044a2:	d501      	bpl.n	80044a8 <HAL_ADC_ConfigChannel+0x1e4>
 80044a4:	2205      	movs	r2, #5
 80044a6:	e74f      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 80044a8:	066a      	lsls	r2, r5, #25
 80044aa:	d501      	bpl.n	80044b0 <HAL_ADC_ConfigChannel+0x1ec>
 80044ac:	2206      	movs	r2, #6
 80044ae:	e74b      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 80044b0:	062a      	lsls	r2, r5, #24
 80044b2:	d501      	bpl.n	80044b8 <HAL_ADC_ConfigChannel+0x1f4>
 80044b4:	2207      	movs	r2, #7
 80044b6:	e747      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 80044b8:	05ea      	lsls	r2, r5, #23
 80044ba:	d501      	bpl.n	80044c0 <HAL_ADC_ConfigChannel+0x1fc>
 80044bc:	2208      	movs	r2, #8
 80044be:	e743      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 80044c0:	05aa      	lsls	r2, r5, #22
 80044c2:	d501      	bpl.n	80044c8 <HAL_ADC_ConfigChannel+0x204>
 80044c4:	2209      	movs	r2, #9
 80044c6:	e73f      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 80044c8:	056a      	lsls	r2, r5, #21
 80044ca:	d501      	bpl.n	80044d0 <HAL_ADC_ConfigChannel+0x20c>
 80044cc:	220a      	movs	r2, #10
 80044ce:	e73b      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 80044d0:	052a      	lsls	r2, r5, #20
 80044d2:	d501      	bpl.n	80044d8 <HAL_ADC_ConfigChannel+0x214>
 80044d4:	220b      	movs	r2, #11
 80044d6:	e737      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 80044d8:	04ea      	lsls	r2, r5, #19
 80044da:	d501      	bpl.n	80044e0 <HAL_ADC_ConfigChannel+0x21c>
 80044dc:	220c      	movs	r2, #12
 80044de:	e733      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 80044e0:	04aa      	lsls	r2, r5, #18
 80044e2:	d501      	bpl.n	80044e8 <HAL_ADC_ConfigChannel+0x224>
 80044e4:	220d      	movs	r2, #13
 80044e6:	e72f      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 80044e8:	046a      	lsls	r2, r5, #17
 80044ea:	d501      	bpl.n	80044f0 <HAL_ADC_ConfigChannel+0x22c>
 80044ec:	220e      	movs	r2, #14
 80044ee:	e72b      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 80044f0:	042a      	lsls	r2, r5, #16
 80044f2:	d504      	bpl.n	80044fe <HAL_ADC_ConfigChannel+0x23a>
 80044f4:	4652      	mov	r2, sl
 80044f6:	9801      	ldr	r0, [sp, #4]
 80044f8:	4302      	orrs	r2, r0
 80044fa:	4690      	mov	r8, r2
 80044fc:	e729      	b.n	8004352 <HAL_ADC_ConfigChannel+0x8e>
 80044fe:	03ea      	lsls	r2, r5, #15
 8004500:	d501      	bpl.n	8004506 <HAL_ADC_ConfigChannel+0x242>
 8004502:	2210      	movs	r2, #16
 8004504:	e720      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 8004506:	03aa      	lsls	r2, r5, #14
 8004508:	d501      	bpl.n	800450e <HAL_ADC_ConfigChannel+0x24a>
 800450a:	2211      	movs	r2, #17
 800450c:	e71c      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 800450e:	036a      	lsls	r2, r5, #13
 8004510:	d400      	bmi.n	8004514 <HAL_ADC_ConfigChannel+0x250>
 8004512:	e71e      	b.n	8004352 <HAL_ADC_ConfigChannel+0x8e>
 8004514:	2212      	movs	r2, #18
 8004516:	e717      	b.n	8004348 <HAL_ADC_ConfigChannel+0x84>
 8004518:	07ffff00 	.word	0x07ffff00
 800451c:	40012708 	.word	0x40012708
 8004520:	b0001000 	.word	0xb0001000
 8004524:	b8004000 	.word	0xb8004000
 8004528:	b4002000 	.word	0xb4002000
 800452c:	fe3fffff 	.word	0xfe3fffff
 8004530:	20000000 	.word	0x20000000
 8004534:	00030d40 	.word	0x00030d40

08004538 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0UL;
 8004538:	2300      	movs	r3, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800453a:	2201      	movs	r2, #1
{
 800453c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800453e:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004540:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004542:	6803      	ldr	r3, [r0, #0]
{
 8004544:	0004      	movs	r4, r0
 8004546:	6899      	ldr	r1, [r3, #8]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004548:	420a      	tst	r2, r1
 800454a:	d11f      	bne.n	800458c <ADC_Enable+0x54>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800454c:	6898      	ldr	r0, [r3, #8]
 800454e:	4928      	ldr	r1, [pc, #160]	; (80045f0 <ADC_Enable+0xb8>)
 8004550:	4208      	tst	r0, r1
 8004552:	d11e      	bne.n	8004592 <ADC_Enable+0x5a>
  MODIFY_REG(ADCx->CR,
 8004554:	6899      	ldr	r1, [r3, #8]
 8004556:	4827      	ldr	r0, [pc, #156]	; (80045f4 <ADC_Enable+0xbc>)
 8004558:	4001      	ands	r1, r0
 800455a:	430a      	orrs	r2, r1
 800455c:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800455e:	4b26      	ldr	r3, [pc, #152]	; (80045f8 <ADC_Enable+0xc0>)
 8004560:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8004562:	021b      	lsls	r3, r3, #8
 8004564:	d50f      	bpl.n	8004586 <ADC_Enable+0x4e>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004566:	4b25      	ldr	r3, [pc, #148]	; (80045fc <ADC_Enable+0xc4>)
 8004568:	4925      	ldr	r1, [pc, #148]	; (8004600 <ADC_Enable+0xc8>)
 800456a:	6818      	ldr	r0, [r3, #0]
 800456c:	f7fb fde6 	bl	800013c <__udivsi3>
 8004570:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8004572:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8004574:	9b01      	ldr	r3, [sp, #4]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d005      	beq.n	8004586 <ADC_Enable+0x4e>
        wait_loop_index--;
 800457a:	9b01      	ldr	r3, [sp, #4]
 800457c:	3b01      	subs	r3, #1
 800457e:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8004580:	9b01      	ldr	r3, [sp, #4]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d1f9      	bne.n	800457a <ADC_Enable+0x42>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004586:	7e63      	ldrb	r3, [r4, #25]
 8004588:	2b01      	cmp	r3, #1
 800458a:	d10b      	bne.n	80045a4 <ADC_Enable+0x6c>
  return HAL_OK;
 800458c:	2000      	movs	r0, #0
}
 800458e:	b003      	add	sp, #12
 8004590:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004592:	2110      	movs	r1, #16
 8004594:	6da3      	ldr	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 8004596:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004598:	430b      	orrs	r3, r1
 800459a:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800459c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800459e:	431a      	orrs	r2, r3
 80045a0:	65e2      	str	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 80045a2:	e7f4      	b.n	800458e <ADC_Enable+0x56>
      tickstart = HAL_GetTick();
 80045a4:	f7ff fcfa 	bl	8003f9c <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045a8:	6823      	ldr	r3, [r4, #0]
      tickstart = HAL_GetTick();
 80045aa:	0006      	movs	r6, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	07d2      	lsls	r2, r2, #31
 80045b0:	d4ec      	bmi.n	800458c <ADC_Enable+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045b2:	2501      	movs	r5, #1
  MODIFY_REG(ADCx->CR,
 80045b4:	4f0f      	ldr	r7, [pc, #60]	; (80045f4 <ADC_Enable+0xbc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045b6:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045b8:	4215      	tst	r5, r2
 80045ba:	d103      	bne.n	80045c4 <ADC_Enable+0x8c>
  MODIFY_REG(ADCx->CR,
 80045bc:	689a      	ldr	r2, [r3, #8]
 80045be:	403a      	ands	r2, r7
 80045c0:	432a      	orrs	r2, r5
 80045c2:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045c4:	f7ff fcea 	bl	8003f9c <HAL_GetTick>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045c8:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045ca:	1b80      	subs	r0, r0, r6
 80045cc:	2802      	cmp	r0, #2
 80045ce:	d902      	bls.n	80045d6 <ADC_Enable+0x9e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	4215      	tst	r5, r2
 80045d4:	d003      	beq.n	80045de <ADC_Enable+0xa6>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	4215      	tst	r5, r2
 80045da:	d0ec      	beq.n	80045b6 <ADC_Enable+0x7e>
 80045dc:	e7d6      	b.n	800458c <ADC_Enable+0x54>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045de:	2210      	movs	r2, #16
 80045e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
            return HAL_ERROR;
 80045e2:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045e4:	4313      	orrs	r3, r2
 80045e6:	65a3      	str	r3, [r4, #88]	; 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045e8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80045ea:	431d      	orrs	r5, r3
 80045ec:	65e5      	str	r5, [r4, #92]	; 0x5c
            return HAL_ERROR;
 80045ee:	e7ce      	b.n	800458e <ADC_Enable+0x56>
 80045f0:	80000017 	.word	0x80000017
 80045f4:	7fffffe8 	.word	0x7fffffe8
 80045f8:	40012708 	.word	0x40012708
 80045fc:	20000000 	.word	0x20000000
 8004600:	00030d40 	.word	0x00030d40

08004604 <HAL_ADC_Start_DMA>:
{
 8004604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004606:	46c6      	mov	lr, r8
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004608:	6805      	ldr	r5, [r0, #0]
{
 800460a:	0004      	movs	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800460c:	68ae      	ldr	r6, [r5, #8]
 800460e:	4688      	mov	r8, r1
 8004610:	0017      	movs	r7, r2
    tmp_hal_status = HAL_BUSY;
 8004612:	2002      	movs	r0, #2
{
 8004614:	b500      	push	{lr}
 8004616:	0773      	lsls	r3, r6, #29
 8004618:	d414      	bmi.n	8004644 <HAL_ADC_Start_DMA+0x40>
    __HAL_LOCK(hadc);
 800461a:	2254      	movs	r2, #84	; 0x54
 800461c:	5ca3      	ldrb	r3, [r4, r2]
 800461e:	2b01      	cmp	r3, #1
 8004620:	d010      	beq.n	8004644 <HAL_ADC_Start_DMA+0x40>
 8004622:	2301      	movs	r3, #1
 8004624:	54a3      	strb	r3, [r4, r2]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8004626:	68ea      	ldr	r2, [r5, #12]
 8004628:	4213      	tst	r3, r2
 800462a:	d106      	bne.n	800463a <HAL_ADC_Start_DMA+0x36>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800462c:	68aa      	ldr	r2, [r5, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800462e:	4213      	tst	r3, r2
 8004630:	d131      	bne.n	8004696 <HAL_ADC_Start_DMA+0x92>
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8004632:	2201      	movs	r2, #1
 8004634:	68eb      	ldr	r3, [r5, #12]
 8004636:	4313      	orrs	r3, r2
 8004638:	60eb      	str	r3, [r5, #12]
    tmp_hal_status = ADC_Enable(hadc);
 800463a:	0020      	movs	r0, r4
 800463c:	f7ff ff7c 	bl	8004538 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8004640:	2800      	cmp	r0, #0
 8004642:	d002      	beq.n	800464a <HAL_ADC_Start_DMA+0x46>
}
 8004644:	bc80      	pop	{r7}
 8004646:	46b8      	mov	r8, r7
 8004648:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ADC_STATE_CLR_SET(hadc->State,
 800464a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800464c:	4a15      	ldr	r2, [pc, #84]	; (80046a4 <HAL_ADC_Start_DMA+0xa0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800464e:	6d25      	ldr	r5, [r4, #80]	; 0x50
      ADC_STATE_CLR_SET(hadc->State,
 8004650:	401a      	ands	r2, r3
 8004652:	2380      	movs	r3, #128	; 0x80
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	4313      	orrs	r3, r2
 8004658:	65a3      	str	r3, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800465a:	4b13      	ldr	r3, [pc, #76]	; (80046a8 <HAL_ADC_Start_DMA+0xa4>)
      ADC_CLEAR_ERRORCODE(hadc);
 800465c:	65e0      	str	r0, [r4, #92]	; 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800465e:	62eb      	str	r3, [r5, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004660:	4b12      	ldr	r3, [pc, #72]	; (80046ac <HAL_ADC_Start_DMA+0xa8>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004662:	2210      	movs	r2, #16
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004664:	632b      	str	r3, [r5, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004666:	4b12      	ldr	r3, [pc, #72]	; (80046b0 <HAL_ADC_Start_DMA+0xac>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004668:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800466a:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800466c:	231c      	movs	r3, #28
 800466e:	600b      	str	r3, [r1, #0]
      __HAL_UNLOCK(hadc);
 8004670:	3338      	adds	r3, #56	; 0x38
 8004672:	54e0      	strb	r0, [r4, r3]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004674:	684b      	ldr	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004676:	0028      	movs	r0, r5
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004678:	4313      	orrs	r3, r2
 800467a:	604b      	str	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800467c:	4642      	mov	r2, r8
 800467e:	003b      	movs	r3, r7
 8004680:	3140      	adds	r1, #64	; 0x40
 8004682:	f000 f8e9 	bl	8004858 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004686:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8004688:	490a      	ldr	r1, [pc, #40]	; (80046b4 <HAL_ADC_Start_DMA+0xb0>)
 800468a:	6893      	ldr	r3, [r2, #8]
 800468c:	400b      	ands	r3, r1
 800468e:	2104      	movs	r1, #4
 8004690:	430b      	orrs	r3, r1
 8004692:	6093      	str	r3, [r2, #8]
}
 8004694:	e7d6      	b.n	8004644 <HAL_ADC_Start_DMA+0x40>
  MODIFY_REG(ADCx->CR,
 8004696:	68ab      	ldr	r3, [r5, #8]
 8004698:	4a06      	ldr	r2, [pc, #24]	; (80046b4 <HAL_ADC_Start_DMA+0xb0>)
 800469a:	4013      	ands	r3, r2
 800469c:	4318      	orrs	r0, r3
 800469e:	60a8      	str	r0, [r5, #8]
}
 80046a0:	e7c7      	b.n	8004632 <HAL_ADC_Start_DMA+0x2e>
 80046a2:	46c0      	nop			; (mov r8, r8)
 80046a4:	fffff0fe 	.word	0xfffff0fe
 80046a8:	08004245 	.word	0x08004245
 80046ac:	08004219 	.word	0x08004219
 80046b0:	08004229 	.word	0x08004229
 80046b4:	7fffffe8 	.word	0x7fffffe8

080046b8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046b8:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80046ba:	2800      	cmp	r0, #0
 80046bc:	db14      	blt.n	80046e8 <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046be:	4b15      	ldr	r3, [pc, #84]	; (8004714 <HAL_NVIC_SetPriority+0x5c>)
 80046c0:	2203      	movs	r2, #3
 80046c2:	469c      	mov	ip, r3
 80046c4:	23ff      	movs	r3, #255	; 0xff
 80046c6:	0884      	lsrs	r4, r0, #2
 80046c8:	4010      	ands	r0, r2
 80046ca:	001a      	movs	r2, r3
 80046cc:	26c0      	movs	r6, #192	; 0xc0
 80046ce:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80046d0:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046d2:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80046d4:	400b      	ands	r3, r1
 80046d6:	4083      	lsls	r3, r0
 80046d8:	00a4      	lsls	r4, r4, #2
 80046da:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046dc:	00b6      	lsls	r6, r6, #2
 80046de:	59a5      	ldr	r5, [r4, r6]
 80046e0:	4395      	bics	r5, r2
 80046e2:	432b      	orrs	r3, r5
 80046e4:	51a3      	str	r3, [r4, r6]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80046e6:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046e8:	4a0b      	ldr	r2, [pc, #44]	; (8004718 <HAL_NVIC_SetPriority+0x60>)
 80046ea:	230f      	movs	r3, #15
 80046ec:	4694      	mov	ip, r2
 80046ee:	2203      	movs	r2, #3
 80046f0:	4003      	ands	r3, r0
 80046f2:	4010      	ands	r0, r2
 80046f4:	32fc      	adds	r2, #252	; 0xfc
 80046f6:	0015      	movs	r5, r2
 80046f8:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80046fa:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046fc:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80046fe:	400a      	ands	r2, r1
 8004700:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004702:	3b08      	subs	r3, #8
 8004704:	089b      	lsrs	r3, r3, #2
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	4463      	add	r3, ip
 800470a:	69dc      	ldr	r4, [r3, #28]
 800470c:	43ac      	bics	r4, r5
 800470e:	4322      	orrs	r2, r4
 8004710:	61da      	str	r2, [r3, #28]
 8004712:	e7e8      	b.n	80046e6 <HAL_NVIC_SetPriority+0x2e>
 8004714:	e000e100 	.word	0xe000e100
 8004718:	e000ed00 	.word	0xe000ed00

0800471c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800471c:	2800      	cmp	r0, #0
 800471e:	db05      	blt.n	800472c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004720:	231f      	movs	r3, #31
 8004722:	4018      	ands	r0, r3
 8004724:	3b1e      	subs	r3, #30
 8004726:	4083      	lsls	r3, r0
 8004728:	4a01      	ldr	r2, [pc, #4]	; (8004730 <HAL_NVIC_EnableIRQ+0x14>)
 800472a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800472c:	4770      	bx	lr
 800472e:	46c0      	nop			; (mov r8, r8)
 8004730:	e000e100 	.word	0xe000e100

08004734 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004734:	2280      	movs	r2, #128	; 0x80
 8004736:	1e43      	subs	r3, r0, #1
 8004738:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800473a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800473c:	4293      	cmp	r3, r2
 800473e:	d20e      	bcs.n	800475e <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004740:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004742:	4a07      	ldr	r2, [pc, #28]	; (8004760 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004744:	4807      	ldr	r0, [pc, #28]	; (8004764 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004746:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004748:	6a03      	ldr	r3, [r0, #32]
 800474a:	0609      	lsls	r1, r1, #24
 800474c:	021b      	lsls	r3, r3, #8
 800474e:	0a1b      	lsrs	r3, r3, #8
 8004750:	430b      	orrs	r3, r1
 8004752:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004754:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004756:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004758:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800475a:	3307      	adds	r3, #7
 800475c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 800475e:	4770      	bx	lr
 8004760:	e000e010 	.word	0xe000e010
 8004764:	e000ed00 	.word	0xe000ed00

08004768 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800476a:	46c6      	mov	lr, r8
 800476c:	0004      	movs	r4, r0
 800476e:	b500      	push	{lr}
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004770:	2800      	cmp	r0, #0
 8004772:	d062      	beq.n	800483a <HAL_DMA_Init+0xd2>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004774:	6805      	ldr	r5, [r0, #0]
 8004776:	4b32      	ldr	r3, [pc, #200]	; (8004840 <HAL_DMA_Init+0xd8>)
 8004778:	2114      	movs	r1, #20
 800477a:	18e8      	adds	r0, r5, r3
 800477c:	f7fb fcde 	bl	800013c <__udivsi3>
 8004780:	0083      	lsls	r3, r0, #2
 8004782:	6423      	str	r3, [r4, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004784:	2202      	movs	r2, #2
 8004786:	2325      	movs	r3, #37	; 0x25
 8004788:	54e2      	strb	r2, [r4, r3]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800478a:	682b      	ldr	r3, [r5, #0]
 800478c:	4a2d      	ldr	r2, [pc, #180]	; (8004844 <HAL_DMA_Init+0xdc>)
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800478e:	68a6      	ldr	r6, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004790:	4013      	ands	r3, r2
 8004792:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004794:	68e3      	ldr	r3, [r4, #12]
 8004796:	6921      	ldr	r1, [r4, #16]
 8004798:	4333      	orrs	r3, r6
 800479a:	430b      	orrs	r3, r1
 800479c:	6961      	ldr	r1, [r4, #20]
 800479e:	682a      	ldr	r2, [r5, #0]
 80047a0:	430b      	orrs	r3, r1
 80047a2:	69a1      	ldr	r1, [r4, #24]
 80047a4:	430b      	orrs	r3, r1
 80047a6:	69e1      	ldr	r1, [r4, #28]
 80047a8:	430b      	orrs	r3, r1
 80047aa:	6a21      	ldr	r1, [r4, #32]
 80047ac:	430b      	orrs	r3, r1
 80047ae:	4313      	orrs	r3, r2
 80047b0:	602b      	str	r3, [r5, #0]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80047b2:	4b25      	ldr	r3, [pc, #148]	; (8004848 <HAL_DMA_Init+0xe0>)

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80047b4:	2114      	movs	r1, #20
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80047b6:	469c      	mov	ip, r3
 80047b8:	4460      	add	r0, ip
 80047ba:	0087      	lsls	r7, r0, #2
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80047bc:	20ff      	movs	r0, #255	; 0xff
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80047be:	4b23      	ldr	r3, [pc, #140]	; (800484c <HAL_DMA_Init+0xe4>)
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80047c0:	4028      	ands	r0, r5
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80047c2:	64a3      	str	r3, [r4, #72]	; 0x48
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80047c4:	6467      	str	r7, [r4, #68]	; 0x44
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80047c6:	3808      	subs	r0, #8
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80047c8:	4698      	mov	r8, r3
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80047ca:	f7fb fcb7 	bl	800013c <__udivsi3>

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80047ce:	231f      	movs	r3, #31
 80047d0:	2201      	movs	r2, #1
 80047d2:	4003      	ands	r3, r0
 80047d4:	0010      	movs	r0, r2
 80047d6:	4098      	lsls	r0, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80047d8:	2380      	movs	r3, #128	; 0x80
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80047da:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80047dc:	01db      	lsls	r3, r3, #7
 80047de:	429e      	cmp	r6, r3
 80047e0:	d021      	beq.n	8004826 <HAL_DMA_Init+0xbe>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80047e2:	233f      	movs	r3, #63	; 0x3f
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047e4:	4645      	mov	r5, r8
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80047e6:	6861      	ldr	r1, [r4, #4]
 80047e8:	400b      	ands	r3, r1
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80047ea:	3901      	subs	r1, #1
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80047ec:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047ee:	6068      	str	r0, [r5, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80047f0:	2903      	cmp	r1, #3
 80047f2:	d81d      	bhi.n	8004830 <HAL_DMA_Init+0xc8>
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80047f4:	2003      	movs	r0, #3
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80047f6:	4916      	ldr	r1, [pc, #88]	; (8004850 <HAL_DMA_Init+0xe8>)
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80047f8:	4d16      	ldr	r5, [pc, #88]	; (8004854 <HAL_DMA_Init+0xec>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80047fa:	1859      	adds	r1, r3, r1
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80047fc:	3b01      	subs	r3, #1
 80047fe:	4003      	ands	r3, r0
 8004800:	409a      	lsls	r2, r3
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004802:	2300      	movs	r3, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004804:	0089      	lsls	r1, r1, #2
 8004806:	6521      	str	r1, [r4, #80]	; 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004808:	6565      	str	r5, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800480a:	65a2      	str	r2, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800480c:	600b      	str	r3, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800480e:	606a      	str	r2, [r5, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004810:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8004812:	2225      	movs	r2, #37	; 0x25
 8004814:	2101      	movs	r1, #1
  return HAL_OK;
 8004816:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004818:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 800481a:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 800481c:	3a01      	subs	r2, #1
 800481e:	54a3      	strb	r3, [r4, r2]
}
 8004820:	bc80      	pop	{r7}
 8004822:	46b8      	mov	r8, r7
 8004824:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004826:	2300      	movs	r3, #0
 8004828:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800482a:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800482c:	4643      	mov	r3, r8
 800482e:	6058      	str	r0, [r3, #4]
    hdma->DMAmuxRequestGen = 0U;
 8004830:	2300      	movs	r3, #0
 8004832:	6523      	str	r3, [r4, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004834:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004836:	65a3      	str	r3, [r4, #88]	; 0x58
 8004838:	e7ea      	b.n	8004810 <HAL_DMA_Init+0xa8>
    return HAL_ERROR;
 800483a:	2001      	movs	r0, #1
 800483c:	e7f0      	b.n	8004820 <HAL_DMA_Init+0xb8>
 800483e:	46c0      	nop			; (mov r8, r8)
 8004840:	bffdfff8 	.word	0xbffdfff8
 8004844:	ffff800f 	.word	0xffff800f
 8004848:	10008200 	.word	0x10008200
 800484c:	40020880 	.word	0x40020880
 8004850:	1000823f 	.word	0x1000823f
 8004854:	40020940 	.word	0x40020940

08004858 <HAL_DMA_Start_IT>:
{
 8004858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800485a:	46c6      	mov	lr, r8
  __HAL_LOCK(hdma);
 800485c:	2424      	movs	r4, #36	; 0x24
{
 800485e:	b500      	push	{lr}
  __HAL_LOCK(hdma);
 8004860:	5d05      	ldrb	r5, [r0, r4]
 8004862:	2d01      	cmp	r5, #1
 8004864:	d04f      	beq.n	8004906 <HAL_DMA_Start_IT+0xae>
 8004866:	2501      	movs	r5, #1
  if (hdma->State == HAL_DMA_STATE_READY)
 8004868:	2625      	movs	r6, #37	; 0x25
  __HAL_LOCK(hdma);
 800486a:	5505      	strb	r5, [r0, r4]
  if (hdma->State == HAL_DMA_STATE_READY)
 800486c:	5d85      	ldrb	r5, [r0, r6]
 800486e:	b2ef      	uxtb	r7, r5
 8004870:	2d01      	cmp	r5, #1
 8004872:	d007      	beq.n	8004884 <HAL_DMA_Start_IT+0x2c>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004874:	2380      	movs	r3, #128	; 0x80
 8004876:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8004878:	2300      	movs	r3, #0
 800487a:	5503      	strb	r3, [r0, r4]
    status = HAL_ERROR;
 800487c:	2001      	movs	r0, #1
}
 800487e:	bc80      	pop	{r7}
 8004880:	46b8      	mov	r8, r7
 8004882:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8004884:	3c22      	subs	r4, #34	; 0x22
 8004886:	5584      	strb	r4, [r0, r6]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004888:	2400      	movs	r4, #0
 800488a:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800488c:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800488e:	6cc6      	ldr	r6, [r0, #76]	; 0x4c
    __HAL_DMA_DISABLE(hdma);
 8004890:	6825      	ldr	r5, [r4, #0]
 8004892:	43bd      	bics	r5, r7
 8004894:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004896:	6c85      	ldr	r5, [r0, #72]	; 0x48
 8004898:	606e      	str	r6, [r5, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 800489a:	6d06      	ldr	r6, [r0, #80]	; 0x50
 800489c:	2e00      	cmp	r6, #0
 800489e:	d002      	beq.n	80048a6 <HAL_DMA_Start_IT+0x4e>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048a0:	6d45      	ldr	r5, [r0, #84]	; 0x54
 80048a2:	6d87      	ldr	r7, [r0, #88]	; 0x58
 80048a4:	606f      	str	r7, [r5, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80048a6:	271c      	movs	r7, #28
 80048a8:	4d1e      	ldr	r5, [pc, #120]	; (8004924 <HAL_DMA_Start_IT+0xcc>)
 80048aa:	46ac      	mov	ip, r5
 80048ac:	686d      	ldr	r5, [r5, #4]
 80048ae:	46a8      	mov	r8, r5
 80048b0:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80048b2:	402f      	ands	r7, r5
 80048b4:	2501      	movs	r5, #1
 80048b6:	40bd      	lsls	r5, r7
 80048b8:	4647      	mov	r7, r8
 80048ba:	433d      	orrs	r5, r7
 80048bc:	4667      	mov	r7, ip
 80048be:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 80048c0:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048c2:	6883      	ldr	r3, [r0, #8]
 80048c4:	2b10      	cmp	r3, #16
 80048c6:	d020      	beq.n	800490a <HAL_DMA_Start_IT+0xb2>
    hdma->Instance->CPAR = SrcAddress;
 80048c8:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 80048ca:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80048cc:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d01e      	beq.n	8004910 <HAL_DMA_Start_IT+0xb8>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048d2:	220e      	movs	r2, #14
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80048da:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	03d2      	lsls	r2, r2, #15
 80048e0:	d504      	bpl.n	80048ec <HAL_DMA_Start_IT+0x94>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80048e2:	2280      	movs	r2, #128	; 0x80
 80048e4:	6819      	ldr	r1, [r3, #0]
 80048e6:	0052      	lsls	r2, r2, #1
 80048e8:	430a      	orrs	r2, r1
 80048ea:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80048ec:	2e00      	cmp	r6, #0
 80048ee:	d004      	beq.n	80048fa <HAL_DMA_Start_IT+0xa2>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80048f0:	2380      	movs	r3, #128	; 0x80
 80048f2:	6832      	ldr	r2, [r6, #0]
 80048f4:	005b      	lsls	r3, r3, #1
 80048f6:	4313      	orrs	r3, r2
 80048f8:	6033      	str	r3, [r6, #0]
    __HAL_DMA_ENABLE(hdma);
 80048fa:	2201      	movs	r2, #1
 80048fc:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048fe:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8004900:	4313      	orrs	r3, r2
 8004902:	6023      	str	r3, [r4, #0]
 8004904:	e7bb      	b.n	800487e <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 8004906:	2002      	movs	r0, #2
 8004908:	e7b9      	b.n	800487e <HAL_DMA_Start_IT+0x26>
    hdma->Instance->CPAR = DstAddress;
 800490a:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 800490c:	60e1      	str	r1, [r4, #12]
 800490e:	e7dd      	b.n	80048cc <HAL_DMA_Start_IT+0x74>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004910:	2204      	movs	r2, #4
 8004912:	6823      	ldr	r3, [r4, #0]
 8004914:	4393      	bics	r3, r2
 8004916:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004918:	6823      	ldr	r3, [r4, #0]
 800491a:	3206      	adds	r2, #6
 800491c:	4313      	orrs	r3, r2
 800491e:	6023      	str	r3, [r4, #0]
 8004920:	e7db      	b.n	80048da <HAL_DMA_Start_IT+0x82>
 8004922:	46c0      	nop			; (mov r8, r8)
 8004924:	40020000 	.word	0x40020000

08004928 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = DMA1->ISR;
 8004928:	4b2c      	ldr	r3, [pc, #176]	; (80049dc <HAL_DMA_IRQHandler+0xb4>)
{
 800492a:	b570      	push	{r4, r5, r6, lr}
  uint32_t flag_it = DMA1->ISR;
 800492c:	681a      	ldr	r2, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800492e:	2504      	movs	r5, #4
 8004930:	231c      	movs	r3, #28
 8004932:	6c04      	ldr	r4, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8004934:	6801      	ldr	r1, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004936:	4023      	ands	r3, r4
 8004938:	002c      	movs	r4, r5
 800493a:	409c      	lsls	r4, r3
  uint32_t source_it = hdma->Instance->CCR;
 800493c:	680e      	ldr	r6, [r1, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800493e:	4222      	tst	r2, r4
 8004940:	d010      	beq.n	8004964 <HAL_DMA_IRQHandler+0x3c>
 8004942:	4235      	tst	r5, r6
 8004944:	d00e      	beq.n	8004964 <HAL_DMA_IRQHandler+0x3c>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004946:	680b      	ldr	r3, [r1, #0]
 8004948:	069b      	lsls	r3, r3, #26
 800494a:	d402      	bmi.n	8004952 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800494c:	680b      	ldr	r3, [r1, #0]
 800494e:	43ab      	bics	r3, r5
 8004950:	600b      	str	r3, [r1, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8004952:	4b22      	ldr	r3, [pc, #136]	; (80049dc <HAL_DMA_IRQHandler+0xb4>)
 8004954:	685a      	ldr	r2, [r3, #4]
 8004956:	4314      	orrs	r4, r2
 8004958:	605c      	str	r4, [r3, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 800495a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800495c:	2b00      	cmp	r3, #0
 800495e:	d000      	beq.n	8004962 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 8004960:	4798      	blx	r3
}
 8004962:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004964:	2502      	movs	r5, #2
 8004966:	002c      	movs	r4, r5
 8004968:	409c      	lsls	r4, r3
 800496a:	4222      	tst	r2, r4
 800496c:	d017      	beq.n	800499e <HAL_DMA_IRQHandler+0x76>
 800496e:	4235      	tst	r5, r6
 8004970:	d015      	beq.n	800499e <HAL_DMA_IRQHandler+0x76>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004972:	680b      	ldr	r3, [r1, #0]
 8004974:	069b      	lsls	r3, r3, #26
 8004976:	d406      	bmi.n	8004986 <HAL_DMA_IRQHandler+0x5e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004978:	220a      	movs	r2, #10
 800497a:	680b      	ldr	r3, [r1, #0]
 800497c:	4393      	bics	r3, r2
 800497e:	600b      	str	r3, [r1, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8004980:	2325      	movs	r3, #37	; 0x25
 8004982:	3a09      	subs	r2, #9
 8004984:	54c2      	strb	r2, [r0, r3]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004986:	4b15      	ldr	r3, [pc, #84]	; (80049dc <HAL_DMA_IRQHandler+0xb4>)
 8004988:	685a      	ldr	r2, [r3, #4]
 800498a:	4314      	orrs	r4, r2
 800498c:	605c      	str	r4, [r3, #4]
      __HAL_UNLOCK(hdma);
 800498e:	2200      	movs	r2, #0
 8004990:	2324      	movs	r3, #36	; 0x24
 8004992:	54c2      	strb	r2, [r0, r3]
      if (hdma->XferCpltCallback != NULL)
 8004994:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004996:	2b00      	cmp	r3, #0
 8004998:	d0e3      	beq.n	8004962 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 800499a:	4798      	blx	r3
  return;
 800499c:	e7e1      	b.n	8004962 <HAL_DMA_IRQHandler+0x3a>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800499e:	2408      	movs	r4, #8
 80049a0:	0025      	movs	r5, r4
 80049a2:	409d      	lsls	r5, r3
 80049a4:	422a      	tst	r2, r5
 80049a6:	d0dc      	beq.n	8004962 <HAL_DMA_IRQHandler+0x3a>
 80049a8:	4234      	tst	r4, r6
 80049aa:	d0da      	beq.n	8004962 <HAL_DMA_IRQHandler+0x3a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049ac:	680a      	ldr	r2, [r1, #0]
 80049ae:	3406      	adds	r4, #6
 80049b0:	43a2      	bics	r2, r4
 80049b2:	600a      	str	r2, [r1, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80049b4:	2201      	movs	r2, #1
 80049b6:	0015      	movs	r5, r2
 80049b8:	409d      	lsls	r5, r3
 80049ba:	002b      	movs	r3, r5
 80049bc:	4907      	ldr	r1, [pc, #28]	; (80049dc <HAL_DMA_IRQHandler+0xb4>)
 80049be:	684c      	ldr	r4, [r1, #4]
 80049c0:	4323      	orrs	r3, r4
 80049c2:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80049c4:	2325      	movs	r3, #37	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049c6:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80049c8:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 80049ca:	2200      	movs	r2, #0
 80049cc:	3b01      	subs	r3, #1
 80049ce:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 80049d0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d0c5      	beq.n	8004962 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 80049d6:	4798      	blx	r3
  return;
 80049d8:	e7c3      	b.n	8004962 <HAL_DMA_IRQHandler+0x3a>
 80049da:	46c0      	nop			; (mov r8, r8)
 80049dc:	40020000 	.word	0x40020000

080049e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049e2:	46de      	mov	lr, fp
 80049e4:	4657      	mov	r7, sl
 80049e6:	464e      	mov	r6, r9
 80049e8:	4645      	mov	r5, r8
 80049ea:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049ec:	680c      	ldr	r4, [r1, #0]
{
 80049ee:	468c      	mov	ip, r1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049f0:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 80049f2:	2300      	movs	r3, #0
{
 80049f4:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049f6:	2c00      	cmp	r4, #0
 80049f8:	d100      	bne.n	80049fc <HAL_GPIO_Init+0x1c>
 80049fa:	e080      	b.n	8004afe <HAL_GPIO_Init+0x11e>
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
        EXTI->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80049fc:	497b      	ldr	r1, [pc, #492]	; (8004bec <HAL_GPIO_Init+0x20c>)
 80049fe:	468b      	mov	fp, r1
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004a00:	4661      	mov	r1, ip
 8004a02:	9101      	str	r1, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004a04:	2601      	movs	r6, #1
 8004a06:	0021      	movs	r1, r4
 8004a08:	409e      	lsls	r6, r3
 8004a0a:	4031      	ands	r1, r6
 8004a0c:	468a      	mov	sl, r1
    if (iocurrent != 0x00u)
 8004a0e:	4234      	tst	r4, r6
 8004a10:	d06f      	beq.n	8004af2 <HAL_GPIO_Init+0x112>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a12:	9d01      	ldr	r5, [sp, #4]
 8004a14:	6869      	ldr	r1, [r5, #4]
 8004a16:	2503      	movs	r5, #3
 8004a18:	400d      	ands	r5, r1
 8004a1a:	46ac      	mov	ip, r5
 8004a1c:	3d01      	subs	r5, #1
 8004a1e:	2d01      	cmp	r5, #1
 8004a20:	d800      	bhi.n	8004a24 <HAL_GPIO_Init+0x44>
 8004a22:	e073      	b.n	8004b0c <HAL_GPIO_Init+0x12c>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a24:	4665      	mov	r5, ip
 8004a26:	2d03      	cmp	r5, #3
 8004a28:	d000      	beq.n	8004a2c <HAL_GPIO_Init+0x4c>
 8004a2a:	e0b7      	b.n	8004b9c <HAL_GPIO_Init+0x1bc>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004a2c:	4666      	mov	r6, ip
 8004a2e:	4096      	lsls	r6, r2
 8004a30:	43f5      	mvns	r5, r6
 8004a32:	9500      	str	r5, [sp, #0]
      temp = GPIOx->MODER;
 8004a34:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004a36:	9d00      	ldr	r5, [sp, #0]
 8004a38:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004a3a:	4335      	orrs	r5, r6
      GPIOx->MODER = temp;
 8004a3c:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a3e:	25c0      	movs	r5, #192	; 0xc0
 8004a40:	02ad      	lsls	r5, r5, #10
 8004a42:	4229      	tst	r1, r5
 8004a44:	d055      	beq.n	8004af2 <HAL_GPIO_Init+0x112>
        temp = EXTI->EXTICR[position >> 2u];
 8004a46:	4e69      	ldr	r6, [pc, #420]	; (8004bec <HAL_GPIO_Init+0x20c>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004a48:	2703      	movs	r7, #3
 8004a4a:	46b4      	mov	ip, r6
        temp = EXTI->EXTICR[position >> 2u];
 8004a4c:	089d      	lsrs	r5, r3, #2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004a4e:	401f      	ands	r7, r3
 8004a50:	00ff      	lsls	r7, r7, #3
 8004a52:	00ad      	lsls	r5, r5, #2
 8004a54:	4465      	add	r5, ip
 8004a56:	46bc      	mov	ip, r7
        temp = EXTI->EXTICR[position >> 2u];
 8004a58:	6e2e      	ldr	r6, [r5, #96]	; 0x60
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004a5a:	270f      	movs	r7, #15
        temp = EXTI->EXTICR[position >> 2u];
 8004a5c:	46b1      	mov	r9, r6
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004a5e:	4666      	mov	r6, ip
 8004a60:	40b7      	lsls	r7, r6
 8004a62:	003e      	movs	r6, r7
 8004a64:	464f      	mov	r7, r9
 8004a66:	43b7      	bics	r7, r6
 8004a68:	46b9      	mov	r9, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004a6a:	27a0      	movs	r7, #160	; 0xa0
 8004a6c:	05ff      	lsls	r7, r7, #23
 8004a6e:	42b8      	cmp	r0, r7
 8004a70:	d012      	beq.n	8004a98 <HAL_GPIO_Init+0xb8>
 8004a72:	4f5f      	ldr	r7, [pc, #380]	; (8004bf0 <HAL_GPIO_Init+0x210>)
 8004a74:	42b8      	cmp	r0, r7
 8004a76:	d100      	bne.n	8004a7a <HAL_GPIO_Init+0x9a>
 8004a78:	e0a8      	b.n	8004bcc <HAL_GPIO_Init+0x1ec>
 8004a7a:	4f5e      	ldr	r7, [pc, #376]	; (8004bf4 <HAL_GPIO_Init+0x214>)
 8004a7c:	42b8      	cmp	r0, r7
 8004a7e:	d100      	bne.n	8004a82 <HAL_GPIO_Init+0xa2>
 8004a80:	e0ac      	b.n	8004bdc <HAL_GPIO_Init+0x1fc>
 8004a82:	4f5d      	ldr	r7, [pc, #372]	; (8004bf8 <HAL_GPIO_Init+0x218>)
 8004a84:	42b8      	cmp	r0, r7
 8004a86:	d100      	bne.n	8004a8a <HAL_GPIO_Init+0xaa>
 8004a88:	e099      	b.n	8004bbe <HAL_GPIO_Init+0x1de>
 8004a8a:	4666      	mov	r6, ip
 8004a8c:	2705      	movs	r7, #5
 8004a8e:	40b7      	lsls	r7, r6
 8004a90:	003e      	movs	r6, r7
 8004a92:	464f      	mov	r7, r9
 8004a94:	4337      	orrs	r7, r6
 8004a96:	46b9      	mov	r9, r7
        EXTI->EXTICR[position >> 2u] = temp;
 8004a98:	464e      	mov	r6, r9
 8004a9a:	662e      	str	r6, [r5, #96]	; 0x60
        temp &= ~(iocurrent);
 8004a9c:	4656      	mov	r6, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004a9e:	2780      	movs	r7, #128	; 0x80
        temp = EXTI->RTSR1;
 8004aa0:	465d      	mov	r5, fp
        temp &= ~(iocurrent);
 8004aa2:	43f6      	mvns	r6, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004aa4:	037f      	lsls	r7, r7, #13
        temp &= ~(iocurrent);
 8004aa6:	46b0      	mov	r8, r6
        temp = EXTI->RTSR1;
 8004aa8:	682d      	ldr	r5, [r5, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004aaa:	4239      	tst	r1, r7
 8004aac:	d000      	beq.n	8004ab0 <HAL_GPIO_Init+0xd0>
 8004aae:	e083      	b.n	8004bb8 <HAL_GPIO_Init+0x1d8>
        temp &= ~(iocurrent);
 8004ab0:	4035      	ands	r5, r6
        EXTI->RTSR1 = temp;
 8004ab2:	465f      	mov	r7, fp
 8004ab4:	603d      	str	r5, [r7, #0]
        temp = EXTI->FTSR1;
 8004ab6:	687d      	ldr	r5, [r7, #4]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004ab8:	2780      	movs	r7, #128	; 0x80
 8004aba:	03bf      	lsls	r7, r7, #14
 8004abc:	4239      	tst	r1, r7
 8004abe:	d000      	beq.n	8004ac2 <HAL_GPIO_Init+0xe2>
 8004ac0:	e077      	b.n	8004bb2 <HAL_GPIO_Init+0x1d2>
        temp &= ~(iocurrent);
 8004ac2:	4646      	mov	r6, r8
 8004ac4:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8004ac6:	465f      	mov	r7, fp
 8004ac8:	607d      	str	r5, [r7, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004aca:	2584      	movs	r5, #132	; 0x84
 8004acc:	597d      	ldr	r5, [r7, r5]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ace:	038e      	lsls	r6, r1, #14
 8004ad0:	d46c      	bmi.n	8004bac <HAL_GPIO_Init+0x1cc>
        temp &= ~(iocurrent);
 8004ad2:	4646      	mov	r6, r8
 8004ad4:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8004ad6:	2784      	movs	r7, #132	; 0x84
 8004ad8:	46bc      	mov	ip, r7
 8004ada:	465f      	mov	r7, fp
 8004adc:	4666      	mov	r6, ip
 8004ade:	51bd      	str	r5, [r7, r6]

        temp = EXTI->IMR1;
 8004ae0:	2580      	movs	r5, #128	; 0x80
 8004ae2:	597d      	ldr	r5, [r7, r5]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ae4:	03c9      	lsls	r1, r1, #15
 8004ae6:	d45e      	bmi.n	8004ba6 <HAL_GPIO_Init+0x1c6>
        temp &= ~(iocurrent);
 8004ae8:	4646      	mov	r6, r8
 8004aea:	402e      	ands	r6, r5
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8004aec:	2580      	movs	r5, #128	; 0x80
 8004aee:	4659      	mov	r1, fp
 8004af0:	514e      	str	r6, [r1, r5]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004af2:	0021      	movs	r1, r4
      }
    }

    position++;
 8004af4:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004af6:	40d9      	lsrs	r1, r3
 8004af8:	3202      	adds	r2, #2
 8004afa:	2900      	cmp	r1, #0
 8004afc:	d182      	bne.n	8004a04 <HAL_GPIO_Init+0x24>
  }
}
 8004afe:	b003      	add	sp, #12
 8004b00:	bcf0      	pop	{r4, r5, r6, r7}
 8004b02:	46bb      	mov	fp, r7
 8004b04:	46b2      	mov	sl, r6
 8004b06:	46a9      	mov	r9, r5
 8004b08:	46a0      	mov	r8, r4
 8004b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8004b0c:	6885      	ldr	r5, [r0, #8]
 8004b0e:	46a8      	mov	r8, r5
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004b10:	2503      	movs	r5, #3
 8004b12:	4095      	lsls	r5, r2
 8004b14:	43ef      	mvns	r7, r5
 8004b16:	9700      	str	r7, [sp, #0]
 8004b18:	4647      	mov	r7, r8
 8004b1a:	43af      	bics	r7, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004b1c:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004b1e:	46b9      	mov	r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004b20:	68ef      	ldr	r7, [r5, #12]
 8004b22:	4097      	lsls	r7, r2
 8004b24:	46b8      	mov	r8, r7
 8004b26:	464f      	mov	r7, r9
 8004b28:	4645      	mov	r5, r8
 8004b2a:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 8004b2c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8004b2e:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b30:	002f      	movs	r7, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b32:	2501      	movs	r5, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b34:	43b7      	bics	r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b36:	090e      	lsrs	r6, r1, #4
 8004b38:	402e      	ands	r6, r5
 8004b3a:	409e      	lsls	r6, r3
 8004b3c:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8004b3e:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8004b40:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004b42:	9d00      	ldr	r5, [sp, #0]
 8004b44:	402e      	ands	r6, r5
 8004b46:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004b48:	9d01      	ldr	r5, [sp, #4]
 8004b4a:	4647      	mov	r7, r8
 8004b4c:	68ae      	ldr	r6, [r5, #8]
 8004b4e:	4096      	lsls	r6, r2
 8004b50:	433e      	orrs	r6, r7
        GPIOx->PUPDR = temp;
 8004b52:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b54:	4667      	mov	r7, ip
 8004b56:	4666      	mov	r6, ip
 8004b58:	4096      	lsls	r6, r2
 8004b5a:	2f02      	cmp	r7, #2
 8004b5c:	d000      	beq.n	8004b60 <HAL_GPIO_Init+0x180>
 8004b5e:	e769      	b.n	8004a34 <HAL_GPIO_Init+0x54>
        temp = GPIOx->AFR[position >> 3u];
 8004b60:	08dd      	lsrs	r5, r3, #3
 8004b62:	00ad      	lsls	r5, r5, #2
 8004b64:	46ac      	mov	ip, r5
 8004b66:	4484      	add	ip, r0
 8004b68:	4665      	mov	r5, ip
 8004b6a:	6a2d      	ldr	r5, [r5, #32]
 8004b6c:	46a9      	mov	r9, r5
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004b6e:	2507      	movs	r5, #7
 8004b70:	002f      	movs	r7, r5
 8004b72:	401f      	ands	r7, r3
 8004b74:	00bd      	lsls	r5, r7, #2
 8004b76:	270f      	movs	r7, #15
 8004b78:	46a8      	mov	r8, r5
 8004b7a:	40af      	lsls	r7, r5
 8004b7c:	464d      	mov	r5, r9
 8004b7e:	43bd      	bics	r5, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004b80:	4647      	mov	r7, r8
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004b82:	46a9      	mov	r9, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004b84:	9d01      	ldr	r5, [sp, #4]
 8004b86:	692d      	ldr	r5, [r5, #16]
 8004b88:	40bd      	lsls	r5, r7
 8004b8a:	46a8      	mov	r8, r5
 8004b8c:	464d      	mov	r5, r9
 8004b8e:	4647      	mov	r7, r8
 8004b90:	433d      	orrs	r5, r7
 8004b92:	46a9      	mov	r9, r5
        GPIOx->AFR[position >> 3u] = temp;
 8004b94:	4665      	mov	r5, ip
 8004b96:	464f      	mov	r7, r9
 8004b98:	622f      	str	r7, [r5, #32]
 8004b9a:	e74b      	b.n	8004a34 <HAL_GPIO_Init+0x54>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004b9c:	2503      	movs	r5, #3
 8004b9e:	4095      	lsls	r5, r2
 8004ba0:	43ed      	mvns	r5, r5
 8004ba2:	9500      	str	r5, [sp, #0]
 8004ba4:	e7cc      	b.n	8004b40 <HAL_GPIO_Init+0x160>
          temp |= iocurrent;
 8004ba6:	4656      	mov	r6, sl
 8004ba8:	432e      	orrs	r6, r5
 8004baa:	e79f      	b.n	8004aec <HAL_GPIO_Init+0x10c>
          temp |= iocurrent;
 8004bac:	4656      	mov	r6, sl
 8004bae:	4335      	orrs	r5, r6
 8004bb0:	e791      	b.n	8004ad6 <HAL_GPIO_Init+0xf6>
          temp |= iocurrent;
 8004bb2:	4656      	mov	r6, sl
 8004bb4:	4335      	orrs	r5, r6
 8004bb6:	e786      	b.n	8004ac6 <HAL_GPIO_Init+0xe6>
          temp |= iocurrent;
 8004bb8:	4656      	mov	r6, sl
 8004bba:	4335      	orrs	r5, r6
 8004bbc:	e779      	b.n	8004ab2 <HAL_GPIO_Init+0xd2>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004bbe:	4667      	mov	r7, ip
 8004bc0:	2603      	movs	r6, #3
 8004bc2:	40be      	lsls	r6, r7
 8004bc4:	464f      	mov	r7, r9
 8004bc6:	4337      	orrs	r7, r6
 8004bc8:	46b9      	mov	r9, r7
 8004bca:	e765      	b.n	8004a98 <HAL_GPIO_Init+0xb8>
 8004bcc:	4666      	mov	r6, ip
 8004bce:	2701      	movs	r7, #1
 8004bd0:	40b7      	lsls	r7, r6
 8004bd2:	003e      	movs	r6, r7
 8004bd4:	464f      	mov	r7, r9
 8004bd6:	4337      	orrs	r7, r6
 8004bd8:	46b9      	mov	r9, r7
 8004bda:	e75d      	b.n	8004a98 <HAL_GPIO_Init+0xb8>
 8004bdc:	4667      	mov	r7, ip
 8004bde:	2602      	movs	r6, #2
 8004be0:	40be      	lsls	r6, r7
 8004be2:	464f      	mov	r7, r9
 8004be4:	4337      	orrs	r7, r6
 8004be6:	46b9      	mov	r9, r7
 8004be8:	e756      	b.n	8004a98 <HAL_GPIO_Init+0xb8>
 8004bea:	46c0      	nop			; (mov r8, r8)
 8004bec:	40021800 	.word	0x40021800
 8004bf0:	50000400 	.word	0x50000400
 8004bf4:	50000800 	.word	0x50000800
 8004bf8:	50000c00 	.word	0x50000c00

08004bfc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004bfc:	6900      	ldr	r0, [r0, #16]
 8004bfe:	4008      	ands	r0, r1
 8004c00:	1e43      	subs	r3, r0, #1
 8004c02:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8004c04:	b2c0      	uxtb	r0, r0
}
 8004c06:	4770      	bx	lr

08004c08 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c08:	2a00      	cmp	r2, #0
 8004c0a:	d001      	beq.n	8004c10 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004c0c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004c0e:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004c10:	6281      	str	r1, [r0, #40]	; 0x28
}
 8004c12:	e7fc      	b.n	8004c0e <HAL_GPIO_WritePin+0x6>

08004c14 <HAL_GPIO_EXTI_Rising_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8004c14:	4770      	bx	lr
 8004c16:	46c0      	nop			; (mov r8, r8)

08004c18 <HAL_GPIO_EXTI_Falling_Callback>:
 8004c18:	4770      	bx	lr
 8004c1a:	46c0      	nop			; (mov r8, r8)

08004c1c <HAL_GPIO_EXTI_IRQHandler>:
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004c1c:	4b0b      	ldr	r3, [pc, #44]	; (8004c4c <HAL_GPIO_EXTI_IRQHandler+0x30>)
{
 8004c1e:	b510      	push	{r4, lr}
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004c20:	68da      	ldr	r2, [r3, #12]
{
 8004c22:	0004      	movs	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004c24:	4210      	tst	r0, r2
 8004c26:	d104      	bne.n	8004c32 <HAL_GPIO_EXTI_IRQHandler+0x16>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004c28:	4b08      	ldr	r3, [pc, #32]	; (8004c4c <HAL_GPIO_EXTI_IRQHandler+0x30>)
 8004c2a:	691a      	ldr	r2, [r3, #16]
 8004c2c:	4222      	tst	r2, r4
 8004c2e:	d107      	bne.n	8004c40 <HAL_GPIO_EXTI_IRQHandler+0x24>
}
 8004c30:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004c32:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004c34:	f7ff ffee 	bl	8004c14 <HAL_GPIO_EXTI_Rising_Callback>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004c38:	4b04      	ldr	r3, [pc, #16]	; (8004c4c <HAL_GPIO_EXTI_IRQHandler+0x30>)
 8004c3a:	691a      	ldr	r2, [r3, #16]
 8004c3c:	4222      	tst	r2, r4
 8004c3e:	d0f7      	beq.n	8004c30 <HAL_GPIO_EXTI_IRQHandler+0x14>
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004c40:	0020      	movs	r0, r4
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004c42:	611c      	str	r4, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004c44:	f7ff ffe8 	bl	8004c18 <HAL_GPIO_EXTI_Falling_Callback>
}
 8004c48:	e7f2      	b.n	8004c30 <HAL_GPIO_EXTI_IRQHandler+0x14>
 8004c4a:	46c0      	nop			; (mov r8, r8)
 8004c4c:	40021800 	.word	0x40021800

08004c50 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c52:	46de      	mov	lr, fp
 8004c54:	4657      	mov	r7, sl
 8004c56:	464e      	mov	r6, r9
 8004c58:	4645      	mov	r5, r8
  uint32_t error_code = 0;
  uint32_t tickstart = Tickstart;
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004c5a:	2310      	movs	r3, #16
{
 8004c5c:	b5e0      	push	{r5, r6, r7, lr}
 8004c5e:	4693      	mov	fp, r2
 8004c60:	0005      	movs	r5, r0
 8004c62:	000e      	movs	r6, r1
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c64:	2420      	movs	r4, #32
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004c66:	469a      	mov	sl, r3
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c68:	0021      	movs	r1, r4
 8004c6a:	682b      	ldr	r3, [r5, #0]
 8004c6c:	699a      	ldr	r2, [r3, #24]
 8004c6e:	4011      	ands	r1, r2
 8004c70:	4688      	mov	r8, r1
 8004c72:	4214      	tst	r4, r2
 8004c74:	d000      	beq.n	8004c78 <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
 8004c76:	e09e      	b.n	8004db6 <I2C_WaitOnSTOPFlagUntilTimeout+0x166>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004c78:	4652      	mov	r2, sl
 8004c7a:	4650      	mov	r0, sl
  uint32_t itflag   = hi2c->Instance->ISR;
 8004c7c:	6999      	ldr	r1, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004c7e:	2700      	movs	r7, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004c80:	400a      	ands	r2, r1
 8004c82:	4208      	tst	r0, r1
 8004c84:	d015      	beq.n	8004cb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
  HAL_StatusTypeDef status = HAL_OK;
 8004c86:	2200      	movs	r2, #0
  uint32_t tickstart = Tickstart;
 8004c88:	465f      	mov	r7, fp
  HAL_StatusTypeDef status = HAL_OK;
 8004c8a:	4691      	mov	r9, r2
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c8c:	61d8      	str	r0, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c8e:	1c72      	adds	r2, r6, #1
 8004c90:	d15b      	bne.n	8004d4a <I2C_WaitOnSTOPFlagUntilTimeout+0xfa>
 8004c92:	699a      	ldr	r2, [r3, #24]
 8004c94:	4214      	tst	r4, r2
 8004c96:	d000      	beq.n	8004c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
 8004c98:	e08f      	b.n	8004dba <I2C_WaitOnSTOPFlagUntilTimeout+0x16a>
 8004c9a:	464a      	mov	r2, r9
 8004c9c:	2a00      	cmp	r2, #0
 8004c9e:	d103      	bne.n	8004ca8 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
 8004ca0:	699a      	ldr	r2, [r3, #24]
 8004ca2:	4214      	tst	r4, r2
 8004ca4:	d0fc      	beq.n	8004ca0 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ca6:	61dc      	str	r4, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004ca8:	2204      	movs	r2, #4
 8004caa:	4641      	mov	r1, r8
 8004cac:	4311      	orrs	r1, r2
 8004cae:	000a      	movs	r2, r1

    status = HAL_ERROR;
 8004cb0:	2701      	movs	r7, #1
  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004cb2:	2080      	movs	r0, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 8004cb4:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004cb6:	0040      	lsls	r0, r0, #1
 8004cb8:	4201      	tst	r1, r0
 8004cba:	d032      	beq.n	8004d22 <I2C_WaitOnSTOPFlagUntilTimeout+0xd2>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004cbc:	2401      	movs	r4, #1

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004cbe:	61d8      	str	r0, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8004cc0:	4322      	orrs	r2, r4

    status = HAL_ERROR;
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004cc2:	0548      	lsls	r0, r1, #21
 8004cc4:	d504      	bpl.n	8004cd0 <I2C_WaitOnSTOPFlagUntilTimeout+0x80>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004cc6:	2008      	movs	r0, #8
 8004cc8:	4302      	orrs	r2, r0

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004cca:	2080      	movs	r0, #128	; 0x80
 8004ccc:	00c0      	lsls	r0, r0, #3
 8004cce:	61d8      	str	r0, [r3, #28]

    status = HAL_ERROR;
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004cd0:	0589      	lsls	r1, r1, #22
 8004cd2:	d504      	bpl.n	8004cde <I2C_WaitOnSTOPFlagUntilTimeout+0x8e>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004cd4:	2102      	movs	r1, #2
 8004cd6:	430a      	orrs	r2, r1

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004cd8:	31ff      	adds	r1, #255	; 0xff
 8004cda:	31ff      	adds	r1, #255	; 0xff
 8004cdc:	61d9      	str	r1, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004cde:	6999      	ldr	r1, [r3, #24]
 8004ce0:	0789      	lsls	r1, r1, #30
 8004ce2:	d501      	bpl.n	8004ce8 <I2C_WaitOnSTOPFlagUntilTimeout+0x98>
    hi2c->Instance->TXDR = 0x00U;
 8004ce4:	2100      	movs	r1, #0
 8004ce6:	6299      	str	r1, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ce8:	2101      	movs	r1, #1
 8004cea:	6998      	ldr	r0, [r3, #24]
 8004cec:	4201      	tst	r1, r0
 8004cee:	d102      	bne.n	8004cf6 <I2C_WaitOnSTOPFlagUntilTimeout+0xa6>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004cf0:	6998      	ldr	r0, [r3, #24]
 8004cf2:	4301      	orrs	r1, r0
 8004cf4:	6199      	str	r1, [r3, #24]
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004cf6:	6859      	ldr	r1, [r3, #4]
 8004cf8:	4832      	ldr	r0, [pc, #200]	; (8004dc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x174>)
 8004cfa:	4001      	ands	r1, r0
 8004cfc:	6059      	str	r1, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004cfe:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8004d00:	431a      	orrs	r2, r3
 8004d02:	646a      	str	r2, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004d04:	2341      	movs	r3, #65	; 0x41
 8004d06:	2220      	movs	r2, #32
        hi2c->State = HAL_I2C_STATE_READY;
 8004d08:	54ea      	strb	r2, [r5, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d0a:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 8004d0c:	2001      	movs	r0, #1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d0e:	3222      	adds	r2, #34	; 0x22
 8004d10:	54ab      	strb	r3, [r5, r2]
        __HAL_UNLOCK(hi2c);
 8004d12:	3a02      	subs	r2, #2
 8004d14:	54ab      	strb	r3, [r5, r2]
}
 8004d16:	bcf0      	pop	{r4, r5, r6, r7}
 8004d18:	46bb      	mov	fp, r7
 8004d1a:	46b2      	mov	sl, r6
 8004d1c:	46a9      	mov	r9, r5
 8004d1e:	46a0      	mov	r8, r4
 8004d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004d22:	0548      	lsls	r0, r1, #21
 8004d24:	d4cf      	bmi.n	8004cc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x76>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004d26:	0589      	lsls	r1, r1, #22
 8004d28:	d4d4      	bmi.n	8004cd4 <I2C_WaitOnSTOPFlagUntilTimeout+0x84>
  if (status != HAL_OK)
 8004d2a:	2f00      	cmp	r7, #0
 8004d2c:	d1d7      	bne.n	8004cde <I2C_WaitOnSTOPFlagUntilTimeout+0x8e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d2e:	f7ff f935 	bl	8003f9c <HAL_GetTick>
 8004d32:	465b      	mov	r3, fp
 8004d34:	1ac0      	subs	r0, r0, r3
 8004d36:	42b0      	cmp	r0, r6
 8004d38:	d801      	bhi.n	8004d3e <I2C_WaitOnSTOPFlagUntilTimeout+0xee>
 8004d3a:	2e00      	cmp	r6, #0
 8004d3c:	d194      	bne.n	8004c68 <I2C_WaitOnSTOPFlagUntilTimeout+0x18>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d3e:	2220      	movs	r2, #32
 8004d40:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8004d42:	4313      	orrs	r3, r2
 8004d44:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d46:	2341      	movs	r3, #65	; 0x41
 8004d48:	e7de      	b.n	8004d08 <I2C_WaitOnSTOPFlagUntilTimeout+0xb8>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d4a:	699a      	ldr	r2, [r3, #24]
 8004d4c:	4214      	tst	r4, r2
 8004d4e:	d134      	bne.n	8004dba <I2C_WaitOnSTOPFlagUntilTimeout+0x16a>
 8004d50:	464a      	mov	r2, r9
 8004d52:	2a00      	cmp	r2, #0
 8004d54:	d1a8      	bne.n	8004ca8 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004d56:	f7ff f921 	bl	8003f9c <HAL_GetTick>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004d5a:	682b      	ldr	r3, [r5, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004d5c:	1bc0      	subs	r0, r0, r7
 8004d5e:	4286      	cmp	r6, r0
 8004d60:	d301      	bcc.n	8004d66 <I2C_WaitOnSTOPFlagUntilTimeout+0x116>
 8004d62:	2e00      	cmp	r6, #0
 8004d64:	d193      	bne.n	8004c8e <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
          tmp2 = hi2c->Mode;
 8004d66:	2242      	movs	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004d68:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8004d6a:	5caa      	ldrb	r2, [r5, r2]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004d6c:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 8004d6e:	b2d2      	uxtb	r2, r2
 8004d70:	4694      	mov	ip, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004d72:	2280      	movs	r2, #128	; 0x80
 8004d74:	0212      	lsls	r2, r2, #8
 8004d76:	4211      	tst	r1, r2
 8004d78:	d003      	beq.n	8004d82 <I2C_WaitOnSTOPFlagUntilTimeout+0x132>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004d7a:	2180      	movs	r1, #128	; 0x80
 8004d7c:	01c9      	lsls	r1, r1, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004d7e:	4208      	tst	r0, r1
 8004d80:	d00e      	beq.n	8004da0 <I2C_WaitOnSTOPFlagUntilTimeout+0x150>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d82:	699a      	ldr	r2, [r3, #24]
 8004d84:	4214      	tst	r4, r2
 8004d86:	d000      	beq.n	8004d8a <I2C_WaitOnSTOPFlagUntilTimeout+0x13a>
 8004d88:	e781      	b.n	8004c8e <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004d8a:	f7ff f907 	bl	8003f9c <HAL_GetTick>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d8e:	682b      	ldr	r3, [r5, #0]
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004d90:	1bc0      	subs	r0, r0, r7
 8004d92:	2819      	cmp	r0, #25
 8004d94:	d9f5      	bls.n	8004d82 <I2C_WaitOnSTOPFlagUntilTimeout+0x132>
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8004d96:	2220      	movs	r2, #32
 8004d98:	4690      	mov	r8, r2
              status = HAL_ERROR;
 8004d9a:	3a1f      	subs	r2, #31
 8004d9c:	4691      	mov	r9, r2
 8004d9e:	e776      	b.n	8004c8e <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
              (tmp1 != I2C_CR2_STOP) && \
 8004da0:	4662      	mov	r2, ip
 8004da2:	2a20      	cmp	r2, #32
 8004da4:	d0ed      	beq.n	8004d82 <I2C_WaitOnSTOPFlagUntilTimeout+0x132>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004da6:	685a      	ldr	r2, [r3, #4]
 8004da8:	4311      	orrs	r1, r2
 8004daa:	6059      	str	r1, [r3, #4]
            tickstart = HAL_GetTick();
 8004dac:	f7ff f8f6 	bl	8003f9c <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004db0:	682b      	ldr	r3, [r5, #0]
            tickstart = HAL_GetTick();
 8004db2:	0007      	movs	r7, r0
 8004db4:	e7e5      	b.n	8004d82 <I2C_WaitOnSTOPFlagUntilTimeout+0x132>
  return HAL_OK;
 8004db6:	2000      	movs	r0, #0
 8004db8:	e7ad      	b.n	8004d16 <I2C_WaitOnSTOPFlagUntilTimeout+0xc6>
    if (status == HAL_OK)
 8004dba:	464a      	mov	r2, r9
 8004dbc:	2a00      	cmp	r2, #0
 8004dbe:	d100      	bne.n	8004dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x172>
 8004dc0:	e771      	b.n	8004ca6 <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
 8004dc2:	e771      	b.n	8004ca8 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
 8004dc4:	fe00e800 	.word	0xfe00e800

08004dc8 <HAL_I2C_Init>:
{
 8004dc8:	b510      	push	{r4, lr}
 8004dca:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 8004dcc:	d04d      	beq.n	8004e6a <HAL_I2C_Init+0xa2>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004dce:	2341      	movs	r3, #65	; 0x41
 8004dd0:	5cc3      	ldrb	r3, [r0, r3]
 8004dd2:	b2da      	uxtb	r2, r3
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d043      	beq.n	8004e60 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004dd8:	2341      	movs	r3, #65	; 0x41
 8004dda:	2224      	movs	r2, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8004ddc:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004dde:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8004de0:	6823      	ldr	r3, [r4, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	438a      	bics	r2, r1
 8004de6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004de8:	6861      	ldr	r1, [r4, #4]
 8004dea:	4a21      	ldr	r2, [pc, #132]	; (8004e70 <HAL_I2C_Init+0xa8>)
 8004dec:	400a      	ands	r2, r1
 8004dee:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004df0:	689a      	ldr	r2, [r3, #8]
 8004df2:	4920      	ldr	r1, [pc, #128]	; (8004e74 <HAL_I2C_Init+0xac>)
 8004df4:	400a      	ands	r2, r1
 8004df6:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004df8:	68e2      	ldr	r2, [r4, #12]
 8004dfa:	2a01      	cmp	r2, #1
 8004dfc:	d02a      	beq.n	8004e54 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004dfe:	2184      	movs	r1, #132	; 0x84
 8004e00:	68a0      	ldr	r0, [r4, #8]
 8004e02:	0209      	lsls	r1, r1, #8
 8004e04:	4301      	orrs	r1, r0
 8004e06:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e08:	2a02      	cmp	r2, #2
 8004e0a:	d102      	bne.n	8004e12 <HAL_I2C_Init+0x4a>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004e0c:	2280      	movs	r2, #128	; 0x80
 8004e0e:	0112      	lsls	r2, r2, #4
 8004e10:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004e12:	6859      	ldr	r1, [r3, #4]
 8004e14:	4a18      	ldr	r2, [pc, #96]	; (8004e78 <HAL_I2C_Init+0xb0>)
  return HAL_OK;
 8004e16:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004e18:	430a      	orrs	r2, r1
 8004e1a:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004e1c:	68da      	ldr	r2, [r3, #12]
 8004e1e:	4915      	ldr	r1, [pc, #84]	; (8004e74 <HAL_I2C_Init+0xac>)
 8004e20:	400a      	ands	r2, r1
 8004e22:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004e24:	6961      	ldr	r1, [r4, #20]
 8004e26:	6922      	ldr	r2, [r4, #16]
 8004e28:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004e2a:	69a1      	ldr	r1, [r4, #24]
 8004e2c:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004e32:	6a21      	ldr	r1, [r4, #32]
 8004e34:	69e2      	ldr	r2, [r4, #28]
 8004e36:	430a      	orrs	r2, r1
  __HAL_I2C_ENABLE(hi2c);
 8004e38:	2101      	movs	r1, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004e3a:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e42:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8004e44:	2241      	movs	r2, #65	; 0x41
 8004e46:	311f      	adds	r1, #31
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e48:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004e4a:	54a1      	strb	r1, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e4c:	3201      	adds	r2, #1
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e4e:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e50:	54a3      	strb	r3, [r4, r2]
}
 8004e52:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004e54:	2280      	movs	r2, #128	; 0x80
 8004e56:	68a1      	ldr	r1, [r4, #8]
 8004e58:	0212      	lsls	r2, r2, #8
 8004e5a:	430a      	orrs	r2, r1
 8004e5c:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e5e:	e7d8      	b.n	8004e12 <HAL_I2C_Init+0x4a>
    hi2c->Lock = HAL_UNLOCKED;
 8004e60:	3340      	adds	r3, #64	; 0x40
 8004e62:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 8004e64:	f7fe fea6 	bl	8003bb4 <HAL_I2C_MspInit>
 8004e68:	e7b6      	b.n	8004dd8 <HAL_I2C_Init+0x10>
    return HAL_ERROR;
 8004e6a:	2001      	movs	r0, #1
 8004e6c:	e7f1      	b.n	8004e52 <HAL_I2C_Init+0x8a>
 8004e6e:	46c0      	nop			; (mov r8, r8)
 8004e70:	f0ffffff 	.word	0xf0ffffff
 8004e74:	ffff7fff 	.word	0xffff7fff
 8004e78:	02008000 	.word	0x02008000

08004e7c <HAL_I2C_Master_Transmit>:
{
 8004e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e7e:	4645      	mov	r5, r8
 8004e80:	46de      	mov	lr, fp
 8004e82:	4657      	mov	r7, sl
 8004e84:	464e      	mov	r6, r9
 8004e86:	b5e0      	push	{r5, r6, r7, lr}
 8004e88:	b083      	sub	sp, #12
 8004e8a:	001f      	movs	r7, r3
 8004e8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e8e:	0005      	movs	r5, r0
 8004e90:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e92:	2341      	movs	r3, #65	; 0x41
 8004e94:	5cc3      	ldrb	r3, [r0, r3]
{
 8004e96:	000e      	movs	r6, r1
 8004e98:	4690      	mov	r8, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e9a:	2b20      	cmp	r3, #32
 8004e9c:	d000      	beq.n	8004ea0 <HAL_I2C_Master_Transmit+0x24>
 8004e9e:	e099      	b.n	8004fd4 <HAL_I2C_Master_Transmit+0x158>
    __HAL_LOCK(hi2c);
 8004ea0:	3320      	adds	r3, #32
 8004ea2:	5cc2      	ldrb	r2, [r0, r3]
 8004ea4:	2a01      	cmp	r2, #1
 8004ea6:	d100      	bne.n	8004eaa <HAL_I2C_Master_Transmit+0x2e>
 8004ea8:	e094      	b.n	8004fd4 <HAL_I2C_Master_Transmit+0x158>
 8004eaa:	2201      	movs	r2, #1
 8004eac:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8004eae:	f7ff f875 	bl	8003f9c <HAL_GetTick>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004eb2:	2480      	movs	r4, #128	; 0x80
 8004eb4:	46b1      	mov	r9, r6
 8004eb6:	0224      	lsls	r4, r4, #8
 8004eb8:	0006      	movs	r6, r0
 8004eba:	e005      	b.n	8004ec8 <HAL_I2C_Master_Transmit+0x4c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ebc:	f7ff f86e 	bl	8003f9c <HAL_GetTick>
 8004ec0:	1b80      	subs	r0, r0, r6
 8004ec2:	2819      	cmp	r0, #25
 8004ec4:	d900      	bls.n	8004ec8 <HAL_I2C_Master_Transmit+0x4c>
 8004ec6:	e08d      	b.n	8004fe4 <HAL_I2C_Master_Transmit+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ec8:	6828      	ldr	r0, [r5, #0]
 8004eca:	6983      	ldr	r3, [r0, #24]
 8004ecc:	001a      	movs	r2, r3
 8004ece:	4022      	ands	r2, r4
 8004ed0:	4223      	tst	r3, r4
 8004ed2:	d1f3      	bne.n	8004ebc <HAL_I2C_Master_Transmit+0x40>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ed4:	2341      	movs	r3, #65	; 0x41
 8004ed6:	2121      	movs	r1, #33	; 0x21
 8004ed8:	54e9      	strb	r1, [r5, r3]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004eda:	3301      	adds	r3, #1
 8004edc:	3911      	subs	r1, #17
 8004ede:	54e9      	strb	r1, [r5, r3]
    hi2c->pBuffPtr  = pData;
 8004ee0:	4643      	mov	r3, r8
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ee2:	646a      	str	r2, [r5, #68]	; 0x44
    hi2c->XferCount = Size;
 8004ee4:	856f      	strh	r7, [r5, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 8004ee6:	626b      	str	r3, [r5, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ee8:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004eea:	46b2      	mov	sl, r6
    hi2c->XferISR   = NULL;
 8004eec:	636a      	str	r2, [r5, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004eee:	464e      	mov	r6, r9
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ef0:	2bff      	cmp	r3, #255	; 0xff
 8004ef2:	d900      	bls.n	8004ef6 <HAL_I2C_Master_Transmit+0x7a>
 8004ef4:	e083      	b.n	8004ffe <HAL_I2C_Master_Transmit+0x182>
      hi2c->XferSize = hi2c->XferCount;
 8004ef6:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ef8:	4cac      	ldr	r4, [pc, #688]	; (80051ac <HAL_I2C_Master_Transmit+0x330>)
 8004efa:	6841      	ldr	r1, [r0, #4]
      hi2c->XferSize = hi2c->XferCount;
 8004efc:	b29b      	uxth	r3, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004efe:	05b2      	lsls	r2, r6, #22
      hi2c->XferSize = hi2c->XferCount;
 8004f00:	852b      	strh	r3, [r5, #40]	; 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f02:	9201      	str	r2, [sp, #4]
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f04:	4021      	ands	r1, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f06:	0d92      	lsrs	r2, r2, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f08:	b2db      	uxtb	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f0a:	430a      	orrs	r2, r1
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f0c:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	4aa7      	ldr	r2, [pc, #668]	; (80051b0 <HAL_I2C_Master_Transmit+0x334>)
 8004f12:	4313      	orrs	r3, r2
 8004f14:	6043      	str	r3, [r0, #4]
    while (hi2c->XferCount > 0U)
 8004f16:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f18:	2420      	movs	r4, #32
 8004f1a:	465e      	mov	r6, fp
    while (hi2c->XferCount > 0U)
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d100      	bne.n	8004f22 <HAL_I2C_Master_Transmit+0xa6>
 8004f20:	e0f2      	b.n	8005108 <HAL_I2C_Master_Transmit+0x28c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f22:	2302      	movs	r3, #2
 8004f24:	46a8      	mov	r8, r5
 8004f26:	469b      	mov	fp, r3
 8004f28:	465d      	mov	r5, fp
 8004f2a:	465a      	mov	r2, fp
 8004f2c:	6983      	ldr	r3, [r0, #24]
 8004f2e:	401d      	ands	r5, r3
 8004f30:	421a      	tst	r2, r3
 8004f32:	d000      	beq.n	8004f36 <HAL_I2C_Master_Transmit+0xba>
 8004f34:	e0cf      	b.n	80050d6 <HAL_I2C_Master_Transmit+0x25a>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004f36:	2210      	movs	r2, #16
 8004f38:	0013      	movs	r3, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8004f3a:	6981      	ldr	r1, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004f3c:	2700      	movs	r7, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004f3e:	400b      	ands	r3, r1
 8004f40:	420a      	tst	r2, r1
 8004f42:	d013      	beq.n	8004f6c <HAL_I2C_Master_Transmit+0xf0>
  HAL_StatusTypeDef status = HAL_OK;
 8004f44:	2300      	movs	r3, #0
  uint32_t tickstart = Tickstart;
 8004f46:	4657      	mov	r7, sl
  HAL_StatusTypeDef status = HAL_OK;
 8004f48:	4699      	mov	r9, r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f4a:	61c2      	str	r2, [r0, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f4c:	1c73      	adds	r3, r6, #1
 8004f4e:	d167      	bne.n	8005020 <HAL_I2C_Master_Transmit+0x1a4>
 8004f50:	6983      	ldr	r3, [r0, #24]
 8004f52:	421c      	tst	r4, r3
 8004f54:	d000      	beq.n	8004f58 <HAL_I2C_Master_Transmit+0xdc>
 8004f56:	e110      	b.n	800517a <HAL_I2C_Master_Transmit+0x2fe>
 8004f58:	464b      	mov	r3, r9
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d103      	bne.n	8004f66 <HAL_I2C_Master_Transmit+0xea>
 8004f5e:	6983      	ldr	r3, [r0, #24]
 8004f60:	421c      	tst	r4, r3
 8004f62:	d0fc      	beq.n	8004f5e <HAL_I2C_Master_Transmit+0xe2>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f64:	61c4      	str	r4, [r0, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8004f66:	2304      	movs	r3, #4
    status = HAL_ERROR;
 8004f68:	2701      	movs	r7, #1
    error_code |= HAL_I2C_ERROR_AF;
 8004f6a:	432b      	orrs	r3, r5
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004f6c:	2180      	movs	r1, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 8004f6e:	6982      	ldr	r2, [r0, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004f70:	0049      	lsls	r1, r1, #1
 8004f72:	420a      	tst	r2, r1
 8004f74:	d050      	beq.n	8005018 <HAL_I2C_Master_Transmit+0x19c>
    error_code |= HAL_I2C_ERROR_BERR;
 8004f76:	2401      	movs	r4, #1
 8004f78:	4645      	mov	r5, r8
 8004f7a:	4323      	orrs	r3, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004f7c:	61c1      	str	r1, [r0, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004f7e:	0551      	lsls	r1, r2, #21
 8004f80:	d504      	bpl.n	8004f8c <HAL_I2C_Master_Transmit+0x110>
    error_code |= HAL_I2C_ERROR_OVR;
 8004f82:	2108      	movs	r1, #8
 8004f84:	430b      	orrs	r3, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f86:	2180      	movs	r1, #128	; 0x80
 8004f88:	00c9      	lsls	r1, r1, #3
 8004f8a:	61c1      	str	r1, [r0, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004f8c:	0592      	lsls	r2, r2, #22
 8004f8e:	d504      	bpl.n	8004f9a <HAL_I2C_Master_Transmit+0x11e>
    error_code |= HAL_I2C_ERROR_ARLO;
 8004f90:	2202      	movs	r2, #2
 8004f92:	4313      	orrs	r3, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f94:	32ff      	adds	r2, #255	; 0xff
 8004f96:	32ff      	adds	r2, #255	; 0xff
 8004f98:	61c2      	str	r2, [r0, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004f9a:	6982      	ldr	r2, [r0, #24]
 8004f9c:	0792      	lsls	r2, r2, #30
 8004f9e:	d501      	bpl.n	8004fa4 <HAL_I2C_Master_Transmit+0x128>
    hi2c->Instance->TXDR = 0x00U;
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	6282      	str	r2, [r0, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	6981      	ldr	r1, [r0, #24]
 8004fa8:	420a      	tst	r2, r1
 8004faa:	d102      	bne.n	8004fb2 <HAL_I2C_Master_Transmit+0x136>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004fac:	6981      	ldr	r1, [r0, #24]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	6182      	str	r2, [r0, #24]
    I2C_RESET_CR2(hi2c);
 8004fb2:	6842      	ldr	r2, [r0, #4]
 8004fb4:	497f      	ldr	r1, [pc, #508]	; (80051b4 <HAL_I2C_Master_Transmit+0x338>)
 8004fb6:	400a      	ands	r2, r1
 8004fb8:	6042      	str	r2, [r0, #4]
    hi2c->ErrorCode |= error_code;
 8004fba:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	2341      	movs	r3, #65	; 0x41
 8004fc4:	54ea      	strb	r2, [r5, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	3222      	adds	r2, #34	; 0x22
 8004fca:	54ab      	strb	r3, [r5, r2]
    __HAL_UNLOCK(hi2c);
 8004fcc:	3a02      	subs	r2, #2
 8004fce:	54ab      	strb	r3, [r5, r2]
        return HAL_ERROR;
 8004fd0:	2001      	movs	r0, #1
 8004fd2:	e000      	b.n	8004fd6 <HAL_I2C_Master_Transmit+0x15a>
    return HAL_BUSY;
 8004fd4:	2002      	movs	r0, #2
}
 8004fd6:	b003      	add	sp, #12
 8004fd8:	bcf0      	pop	{r4, r5, r6, r7}
 8004fda:	46bb      	mov	fp, r7
 8004fdc:	46b2      	mov	sl, r6
 8004fde:	46a9      	mov	r9, r5
 8004fe0:	46a0      	mov	r8, r4
 8004fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        return HAL_ERROR;
 8004fe8:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004fea:	4313      	orrs	r3, r2
 8004fec:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004fee:	2341      	movs	r3, #65	; 0x41
    hi2c->State = HAL_I2C_STATE_READY;
 8004ff0:	54ea      	strb	r2, [r5, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	3222      	adds	r2, #34	; 0x22
 8004ff6:	54ab      	strb	r3, [r5, r2]
    __HAL_UNLOCK(hi2c);
 8004ff8:	3a02      	subs	r2, #2
 8004ffa:	54ab      	strb	r3, [r5, r2]
  return status;
 8004ffc:	e7eb      	b.n	8004fd6 <HAL_I2C_Master_Transmit+0x15a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ffe:	23ff      	movs	r3, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, \
 8005000:	6842      	ldr	r2, [r0, #4]
 8005002:	496a      	ldr	r1, [pc, #424]	; (80051ac <HAL_I2C_Master_Transmit+0x330>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005004:	852b      	strh	r3, [r5, #40]	; 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005006:	05b3      	lsls	r3, r6, #22
 8005008:	9301      	str	r3, [sp, #4]
  MODIFY_REG(hi2c->Instance->CR2, \
 800500a:	400a      	ands	r2, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800500c:	0d9b      	lsrs	r3, r3, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 800500e:	431a      	orrs	r2, r3
 8005010:	4b69      	ldr	r3, [pc, #420]	; (80051b8 <HAL_I2C_Master_Transmit+0x33c>)
 8005012:	4313      	orrs	r3, r2
 8005014:	6043      	str	r3, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005016:	e77e      	b.n	8004f16 <HAL_I2C_Master_Transmit+0x9a>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005018:	0551      	lsls	r1, r2, #21
 800501a:	d512      	bpl.n	8005042 <HAL_I2C_Master_Transmit+0x1c6>
 800501c:	4645      	mov	r5, r8
 800501e:	e7b0      	b.n	8004f82 <HAL_I2C_Master_Transmit+0x106>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005020:	6983      	ldr	r3, [r0, #24]
 8005022:	421c      	tst	r4, r3
 8005024:	d000      	beq.n	8005028 <HAL_I2C_Master_Transmit+0x1ac>
 8005026:	e0a8      	b.n	800517a <HAL_I2C_Master_Transmit+0x2fe>
 8005028:	464b      	mov	r3, r9
 800502a:	2b00      	cmp	r3, #0
 800502c:	d19b      	bne.n	8004f66 <HAL_I2C_Master_Transmit+0xea>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800502e:	f7fe ffb5 	bl	8003f9c <HAL_GetTick>
 8005032:	1bc0      	subs	r0, r0, r7
 8005034:	4286      	cmp	r6, r0
 8005036:	d319      	bcc.n	800506c <HAL_I2C_Master_Transmit+0x1f0>
 8005038:	2e00      	cmp	r6, #0
 800503a:	d017      	beq.n	800506c <HAL_I2C_Master_Transmit+0x1f0>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800503c:	4643      	mov	r3, r8
 800503e:	6818      	ldr	r0, [r3, #0]
 8005040:	e784      	b.n	8004f4c <HAL_I2C_Master_Transmit+0xd0>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005042:	0592      	lsls	r2, r2, #22
 8005044:	d501      	bpl.n	800504a <HAL_I2C_Master_Transmit+0x1ce>
 8005046:	4645      	mov	r5, r8
 8005048:	e7a2      	b.n	8004f90 <HAL_I2C_Master_Transmit+0x114>
  if (status != HAL_OK)
 800504a:	2f00      	cmp	r7, #0
 800504c:	d000      	beq.n	8005050 <HAL_I2C_Master_Transmit+0x1d4>
 800504e:	e099      	b.n	8005184 <HAL_I2C_Master_Transmit+0x308>
    if (Timeout != HAL_MAX_DELAY)
 8005050:	1c73      	adds	r3, r6, #1
 8005052:	d100      	bne.n	8005056 <HAL_I2C_Master_Transmit+0x1da>
 8005054:	e768      	b.n	8004f28 <HAL_I2C_Master_Transmit+0xac>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005056:	f7fe ffa1 	bl	8003f9c <HAL_GetTick>
 800505a:	4653      	mov	r3, sl
 800505c:	4645      	mov	r5, r8
 800505e:	1ac0      	subs	r0, r0, r3
 8005060:	4286      	cmp	r6, r0
 8005062:	d3bf      	bcc.n	8004fe4 <HAL_I2C_Master_Transmit+0x168>
 8005064:	2e00      	cmp	r6, #0
 8005066:	d0bd      	beq.n	8004fe4 <HAL_I2C_Master_Transmit+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005068:	6828      	ldr	r0, [r5, #0]
 800506a:	e75a      	b.n	8004f22 <HAL_I2C_Master_Transmit+0xa6>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800506c:	4643      	mov	r3, r8
          tmp2 = hi2c->Mode;
 800506e:	2242      	movs	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005070:	6818      	ldr	r0, [r3, #0]
 8005072:	6841      	ldr	r1, [r0, #4]
          tmp2 = hi2c->Mode;
 8005074:	5c9b      	ldrb	r3, [r3, r2]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005076:	6982      	ldr	r2, [r0, #24]
          tmp2 = hi2c->Mode;
 8005078:	b2db      	uxtb	r3, r3
 800507a:	469c      	mov	ip, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800507c:	2380      	movs	r3, #128	; 0x80
 800507e:	021b      	lsls	r3, r3, #8
 8005080:	421a      	tst	r2, r3
 8005082:	d01e      	beq.n	80050c2 <HAL_I2C_Master_Transmit+0x246>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005084:	2280      	movs	r2, #128	; 0x80
 8005086:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005088:	4211      	tst	r1, r2
 800508a:	d11a      	bne.n	80050c2 <HAL_I2C_Master_Transmit+0x246>
              (tmp1 != I2C_CR2_STOP) && \
 800508c:	4663      	mov	r3, ip
 800508e:	2b20      	cmp	r3, #32
 8005090:	d017      	beq.n	80050c2 <HAL_I2C_Master_Transmit+0x246>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005092:	6843      	ldr	r3, [r0, #4]
 8005094:	431a      	orrs	r2, r3
 8005096:	6042      	str	r2, [r0, #4]
            tickstart = HAL_GetTick();
 8005098:	f7fe ff80 	bl	8003f9c <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800509c:	4643      	mov	r3, r8
            tickstart = HAL_GetTick();
 800509e:	0007      	movs	r7, r0
 80050a0:	46a8      	mov	r8, r5
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050a2:	6818      	ldr	r0, [r3, #0]
 80050a4:	001d      	movs	r5, r3
 80050a6:	e005      	b.n	80050b4 <HAL_I2C_Master_Transmit+0x238>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80050a8:	f7fe ff78 	bl	8003f9c <HAL_GetTick>
 80050ac:	1bc0      	subs	r0, r0, r7
 80050ae:	2819      	cmp	r0, #25
 80050b0:	d80b      	bhi.n	80050ca <HAL_I2C_Master_Transmit+0x24e>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050b2:	6828      	ldr	r0, [r5, #0]
 80050b4:	6983      	ldr	r3, [r0, #24]
 80050b6:	421c      	tst	r4, r3
 80050b8:	d0f6      	beq.n	80050a8 <HAL_I2C_Master_Transmit+0x22c>
 80050ba:	002b      	movs	r3, r5
 80050bc:	4645      	mov	r5, r8
 80050be:	4698      	mov	r8, r3
 80050c0:	e744      	b.n	8004f4c <HAL_I2C_Master_Transmit+0xd0>
 80050c2:	4643      	mov	r3, r8
 80050c4:	46a8      	mov	r8, r5
 80050c6:	001d      	movs	r5, r3
 80050c8:	e7f4      	b.n	80050b4 <HAL_I2C_Master_Transmit+0x238>
              status = HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80050cc:	46a8      	mov	r8, r5
 80050ce:	6828      	ldr	r0, [r5, #0]
              status = HAL_ERROR;
 80050d0:	4699      	mov	r9, r3
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80050d2:	2520      	movs	r5, #32
 80050d4:	e73a      	b.n	8004f4c <HAL_I2C_Master_Transmit+0xd0>
 80050d6:	4645      	mov	r5, r8
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80050d8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80050da:	781a      	ldrb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80050dc:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80050de:	6282      	str	r2, [r0, #40]	; 0x28
      hi2c->pBuffPtr++;
 80050e0:	626b      	str	r3, [r5, #36]	; 0x24
      hi2c->XferCount--;
 80050e2:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 80050e4:	3b01      	subs	r3, #1
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	856b      	strh	r3, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 80050ea:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80050ec:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 80050ee:	3b01      	subs	r3, #1
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	852b      	strh	r3, [r5, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80050f4:	2a00      	cmp	r2, #0
 80050f6:	d002      	beq.n	80050fe <HAL_I2C_Master_Transmit+0x282>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050f8:	2780      	movs	r7, #128	; 0x80
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d028      	beq.n	8005150 <HAL_I2C_Master_Transmit+0x2d4>
    while (hi2c->XferCount > 0U)
 80050fe:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8005100:	2b00      	cmp	r3, #0
 8005102:	d000      	beq.n	8005106 <HAL_I2C_Master_Transmit+0x28a>
 8005104:	e70d      	b.n	8004f22 <HAL_I2C_Master_Transmit+0xa6>
 8005106:	46b3      	mov	fp, r6
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005108:	4652      	mov	r2, sl
 800510a:	4659      	mov	r1, fp
 800510c:	0028      	movs	r0, r5
 800510e:	f7ff fd9f 	bl	8004c50 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005112:	2800      	cmp	r0, #0
 8005114:	d000      	beq.n	8005118 <HAL_I2C_Master_Transmit+0x29c>
 8005116:	e75b      	b.n	8004fd0 <HAL_I2C_Master_Transmit+0x154>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005118:	2120      	movs	r1, #32
 800511a:	682b      	ldr	r3, [r5, #0]
    I2C_RESET_CR2(hi2c);
 800511c:	4c25      	ldr	r4, [pc, #148]	; (80051b4 <HAL_I2C_Master_Transmit+0x338>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800511e:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	4022      	ands	r2, r4
 8005124:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005126:	2341      	movs	r3, #65	; 0x41
 8005128:	54e9      	strb	r1, [r5, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800512a:	3301      	adds	r3, #1
 800512c:	54e8      	strb	r0, [r5, r3]
    __HAL_UNLOCK(hi2c);
 800512e:	3b02      	subs	r3, #2
 8005130:	54e8      	strb	r0, [r5, r3]
    return HAL_OK;
 8005132:	e750      	b.n	8004fd6 <HAL_I2C_Master_Transmit+0x15a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005134:	6983      	ldr	r3, [r0, #24]
 8005136:	421f      	tst	r7, r3
 8005138:	d110      	bne.n	800515c <HAL_I2C_Master_Transmit+0x2e0>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800513a:	f7fe ff2f 	bl	8003f9c <HAL_GetTick>
 800513e:	4653      	mov	r3, sl
 8005140:	1ac0      	subs	r0, r0, r3
 8005142:	4286      	cmp	r6, r0
 8005144:	d200      	bcs.n	8005148 <HAL_I2C_Master_Transmit+0x2cc>
 8005146:	e74d      	b.n	8004fe4 <HAL_I2C_Master_Transmit+0x168>
 8005148:	2e00      	cmp	r6, #0
 800514a:	d100      	bne.n	800514e <HAL_I2C_Master_Transmit+0x2d2>
 800514c:	e74a      	b.n	8004fe4 <HAL_I2C_Master_Transmit+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800514e:	6828      	ldr	r0, [r5, #0]
 8005150:	1c73      	adds	r3, r6, #1
 8005152:	d1ef      	bne.n	8005134 <HAL_I2C_Master_Transmit+0x2b8>
 8005154:	2280      	movs	r2, #128	; 0x80
 8005156:	6983      	ldr	r3, [r0, #24]
 8005158:	421a      	tst	r2, r3
 800515a:	d0fc      	beq.n	8005156 <HAL_I2C_Master_Transmit+0x2da>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800515c:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 800515e:	2bff      	cmp	r3, #255	; 0xff
 8005160:	d912      	bls.n	8005188 <HAL_I2C_Master_Transmit+0x30c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005162:	23ff      	movs	r3, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, \
 8005164:	6842      	ldr	r2, [r0, #4]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005166:	852b      	strh	r3, [r5, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8005168:	4914      	ldr	r1, [pc, #80]	; (80051bc <HAL_I2C_Master_Transmit+0x340>)
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800516a:	9b01      	ldr	r3, [sp, #4]
  MODIFY_REG(hi2c->Instance->CR2, \
 800516c:	400a      	ands	r2, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800516e:	0d9b      	lsrs	r3, r3, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8005170:	4313      	orrs	r3, r2
 8005172:	4a13      	ldr	r2, [pc, #76]	; (80051c0 <HAL_I2C_Master_Transmit+0x344>)
 8005174:	4313      	orrs	r3, r2
 8005176:	6043      	str	r3, [r0, #4]
}
 8005178:	e7c1      	b.n	80050fe <HAL_I2C_Master_Transmit+0x282>
    if (status == HAL_OK)
 800517a:	464b      	mov	r3, r9
 800517c:	2b00      	cmp	r3, #0
 800517e:	d100      	bne.n	8005182 <HAL_I2C_Master_Transmit+0x306>
 8005180:	e6f0      	b.n	8004f64 <HAL_I2C_Master_Transmit+0xe8>
 8005182:	e6f0      	b.n	8004f66 <HAL_I2C_Master_Transmit+0xea>
 8005184:	4645      	mov	r5, r8
 8005186:	e708      	b.n	8004f9a <HAL_I2C_Master_Transmit+0x11e>
          hi2c->XferSize = hi2c->XferCount;
 8005188:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800518a:	9a01      	ldr	r2, [sp, #4]
  MODIFY_REG(hi2c->Instance->CR2, \
 800518c:	6841      	ldr	r1, [r0, #4]
 800518e:	4f0b      	ldr	r7, [pc, #44]	; (80051bc <HAL_I2C_Master_Transmit+0x340>)
          hi2c->XferSize = hi2c->XferCount;
 8005190:	b29b      	uxth	r3, r3
 8005192:	852b      	strh	r3, [r5, #40]	; 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005194:	0d92      	lsrs	r2, r2, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8005196:	4039      	ands	r1, r7
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005198:	b2db      	uxtb	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 800519a:	430a      	orrs	r2, r1
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800519c:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 800519e:	4313      	orrs	r3, r2
 80051a0:	2280      	movs	r2, #128	; 0x80
 80051a2:	0492      	lsls	r2, r2, #18
 80051a4:	4313      	orrs	r3, r2
 80051a6:	6043      	str	r3, [r0, #4]
}
 80051a8:	e7a9      	b.n	80050fe <HAL_I2C_Master_Transmit+0x282>
 80051aa:	46c0      	nop			; (mov r8, r8)
 80051ac:	fc009800 	.word	0xfc009800
 80051b0:	02002000 	.word	0x02002000
 80051b4:	fe00e800 	.word	0xfe00e800
 80051b8:	01ff2000 	.word	0x01ff2000
 80051bc:	fc009c00 	.word	0xfc009c00
 80051c0:	01ff0000 	.word	0x01ff0000

080051c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80051c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051c6:	2541      	movs	r5, #65	; 0x41
 80051c8:	5d43      	ldrb	r3, [r0, r5]
{
 80051ca:	000a      	movs	r2, r1
  if (hi2c->State == HAL_I2C_STATE_READY)
 80051cc:	b2de      	uxtb	r6, r3
 80051ce:	2b20      	cmp	r3, #32
 80051d0:	d11b      	bne.n	800520a <HAL_I2CEx_ConfigAnalogFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051d2:	2740      	movs	r7, #64	; 0x40
 80051d4:	5dc3      	ldrb	r3, [r0, r7]
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d017      	beq.n	800520a <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051da:	2101      	movs	r1, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 80051dc:	2324      	movs	r3, #36	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 80051de:	468c      	mov	ip, r1
    hi2c->State = HAL_I2C_STATE_BUSY;
 80051e0:	5543      	strb	r3, [r0, r5]
    __HAL_I2C_DISABLE(hi2c);
 80051e2:	6803      	ldr	r3, [r0, #0]
 80051e4:	681c      	ldr	r4, [r3, #0]
 80051e6:	438c      	bics	r4, r1
 80051e8:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80051ea:	681c      	ldr	r4, [r3, #0]
 80051ec:	4908      	ldr	r1, [pc, #32]	; (8005210 <HAL_I2CEx_ConfigAnalogFilter+0x4c>)
 80051ee:	400c      	ands	r4, r1
 80051f0:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80051f2:	6819      	ldr	r1, [r3, #0]
 80051f4:	4311      	orrs	r1, r2
 80051f6:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051f8:	4661      	mov	r1, ip
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	430a      	orrs	r2, r1
 80051fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005200:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8005202:	5546      	strb	r6, [r0, r5]
    __HAL_UNLOCK(hi2c);
 8005204:	55c3      	strb	r3, [r0, r7]

    return HAL_OK;
 8005206:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005208:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800520a:	2002      	movs	r0, #2
 800520c:	e7fc      	b.n	8005208 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 800520e:	46c0      	nop			; (mov r8, r8)
 8005210:	ffffefff 	.word	0xffffefff

08005214 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005214:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005216:	2541      	movs	r5, #65	; 0x41
 8005218:	5d43      	ldrb	r3, [r0, r5]
 800521a:	b2de      	uxtb	r6, r3
 800521c:	2b20      	cmp	r3, #32
 800521e:	d11a      	bne.n	8005256 <HAL_I2CEx_ConfigDigitalFilter+0x42>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005220:	2740      	movs	r7, #64	; 0x40
 8005222:	5dc3      	ldrb	r3, [r0, r7]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d016      	beq.n	8005256 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005228:	2324      	movs	r3, #36	; 0x24
 800522a:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800522c:	3b23      	subs	r3, #35	; 0x23
 800522e:	469c      	mov	ip, r3
 8005230:	6804      	ldr	r4, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005232:	0209      	lsls	r1, r1, #8
    __HAL_I2C_DISABLE(hi2c);
 8005234:	6822      	ldr	r2, [r4, #0]
 8005236:	439a      	bics	r2, r3
 8005238:	6022      	str	r2, [r4, #0]
    tmpreg = hi2c->Instance->CR1;
 800523a:	6822      	ldr	r2, [r4, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 800523c:	4b07      	ldr	r3, [pc, #28]	; (800525c <HAL_I2CEx_ConfigDigitalFilter+0x48>)
 800523e:	401a      	ands	r2, r3
    tmpreg |= DigitalFilter << 8U;
 8005240:	4311      	orrs	r1, r2

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;

    __HAL_I2C_ENABLE(hi2c);
 8005242:	4662      	mov	r2, ip
    hi2c->Instance->CR1 = tmpreg;
 8005244:	6021      	str	r1, [r4, #0]
    __HAL_I2C_ENABLE(hi2c);
 8005246:	6823      	ldr	r3, [r4, #0]
 8005248:	4313      	orrs	r3, r2
 800524a:	6023      	str	r3, [r4, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800524c:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800524e:	5546      	strb	r6, [r0, r5]
    __HAL_UNLOCK(hi2c);
 8005250:	55c3      	strb	r3, [r0, r7]

    return HAL_OK;
 8005252:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005254:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8005256:	2002      	movs	r0, #2
 8005258:	e7fc      	b.n	8005254 <HAL_I2CEx_ConfigDigitalFilter+0x40>
 800525a:	46c0      	nop			; (mov r8, r8)
 800525c:	fffff0ff 	.word	0xfffff0ff

08005260 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005260:	b570      	push	{r4, r5, r6, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005262:	4c13      	ldr	r4, [pc, #76]	; (80052b0 <HAL_PWREx_ControlVoltageScaling+0x50>)
 8005264:	4a13      	ldr	r2, [pc, #76]	; (80052b4 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8005266:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8005268:	2500      	movs	r5, #0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800526a:	4013      	ands	r3, r2
 800526c:	4303      	orrs	r3, r0
 800526e:	6023      	str	r3, [r4, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005270:	2380      	movs	r3, #128	; 0x80
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	4298      	cmp	r0, r3
 8005276:	d001      	beq.n	800527c <HAL_PWREx_ControlVoltageScaling+0x1c>
}
 8005278:	0028      	movs	r0, r5
 800527a:	bd70      	pop	{r4, r5, r6, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800527c:	4b0e      	ldr	r3, [pc, #56]	; (80052b8 <HAL_PWREx_ControlVoltageScaling+0x58>)
 800527e:	490f      	ldr	r1, [pc, #60]	; (80052bc <HAL_PWREx_ControlVoltageScaling+0x5c>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	0058      	lsls	r0, r3, #1
 8005284:	18c0      	adds	r0, r0, r3
 8005286:	0040      	lsls	r0, r0, #1
 8005288:	f7fa ff58 	bl	800013c <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800528c:	2280      	movs	r2, #128	; 0x80
 800528e:	6963      	ldr	r3, [r4, #20]
 8005290:	00d2      	lsls	r2, r2, #3
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005292:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005294:	4213      	tst	r3, r2
 8005296:	d102      	bne.n	800529e <HAL_PWREx_ControlVoltageScaling+0x3e>
 8005298:	e7ee      	b.n	8005278 <HAL_PWREx_ControlVoltageScaling+0x18>
      if (wait_loop_index != 0U)
 800529a:	2800      	cmp	r0, #0
 800529c:	d005      	beq.n	80052aa <HAL_PWREx_ControlVoltageScaling+0x4a>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800529e:	6963      	ldr	r3, [r4, #20]
        wait_loop_index--;
 80052a0:	3801      	subs	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80052a2:	4213      	tst	r3, r2
 80052a4:	d1f9      	bne.n	800529a <HAL_PWREx_ControlVoltageScaling+0x3a>
  return HAL_OK;
 80052a6:	2500      	movs	r5, #0
 80052a8:	e7e6      	b.n	8005278 <HAL_PWREx_ControlVoltageScaling+0x18>
        return HAL_TIMEOUT;
 80052aa:	2503      	movs	r5, #3
 80052ac:	e7e4      	b.n	8005278 <HAL_PWREx_ControlVoltageScaling+0x18>
 80052ae:	46c0      	nop			; (mov r8, r8)
 80052b0:	40007000 	.word	0x40007000
 80052b4:	fffff9ff 	.word	0xfffff9ff
 80052b8:	20000000 	.word	0x20000000
 80052bc:	000f4240 	.word	0x000f4240

080052c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052c2:	46ce      	mov	lr, r9
 80052c4:	4647      	mov	r7, r8
 80052c6:	b580      	push	{r7, lr}
 80052c8:	0004      	movs	r4, r0
 80052ca:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052cc:	2800      	cmp	r0, #0
 80052ce:	d100      	bne.n	80052d2 <HAL_RCC_OscConfig+0x12>
 80052d0:	e0f5      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052d2:	6803      	ldr	r3, [r0, #0]
 80052d4:	07da      	lsls	r2, r3, #31
 80052d6:	d531      	bpl.n	800533c <HAL_RCC_OscConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052d8:	2238      	movs	r2, #56	; 0x38
 80052da:	49c8      	ldr	r1, [pc, #800]	; (80055fc <HAL_RCC_OscConfig+0x33c>)
 80052dc:	6888      	ldr	r0, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052de:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052e0:	4002      	ands	r2, r0

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80052e2:	2a10      	cmp	r2, #16
 80052e4:	d100      	bne.n	80052e8 <HAL_RCC_OscConfig+0x28>
 80052e6:	e0f0      	b.n	80054ca <HAL_RCC_OscConfig+0x20a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80052e8:	2a08      	cmp	r2, #8
 80052ea:	d100      	bne.n	80052ee <HAL_RCC_OscConfig+0x2e>
 80052ec:	e0f1      	b.n	80054d2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052ee:	2280      	movs	r2, #128	; 0x80
 80052f0:	6863      	ldr	r3, [r4, #4]
 80052f2:	0252      	lsls	r2, r2, #9
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d100      	bne.n	80052fa <HAL_RCC_OscConfig+0x3a>
 80052f8:	e0fe      	b.n	80054f8 <HAL_RCC_OscConfig+0x238>
 80052fa:	21a0      	movs	r1, #160	; 0xa0
 80052fc:	02c9      	lsls	r1, r1, #11
 80052fe:	428b      	cmp	r3, r1
 8005300:	d100      	bne.n	8005304 <HAL_RCC_OscConfig+0x44>
 8005302:	e1d9      	b.n	80056b8 <HAL_RCC_OscConfig+0x3f8>
 8005304:	4dbd      	ldr	r5, [pc, #756]	; (80055fc <HAL_RCC_OscConfig+0x33c>)
 8005306:	49be      	ldr	r1, [pc, #760]	; (8005600 <HAL_RCC_OscConfig+0x340>)
 8005308:	682a      	ldr	r2, [r5, #0]
 800530a:	400a      	ands	r2, r1
 800530c:	602a      	str	r2, [r5, #0]
 800530e:	682a      	ldr	r2, [r5, #0]
 8005310:	49bc      	ldr	r1, [pc, #752]	; (8005604 <HAL_RCC_OscConfig+0x344>)
 8005312:	400a      	ands	r2, r1
 8005314:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005316:	2b00      	cmp	r3, #0
 8005318:	d000      	beq.n	800531c <HAL_RCC_OscConfig+0x5c>
 800531a:	e0f1      	b.n	8005500 <HAL_RCC_OscConfig+0x240>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800531c:	f7fe fe3e 	bl	8003f9c <HAL_GetTick>

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005320:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8005322:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005324:	02bf      	lsls	r7, r7, #10
 8005326:	e005      	b.n	8005334 <HAL_RCC_OscConfig+0x74>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005328:	f7fe fe38 	bl	8003f9c <HAL_GetTick>
 800532c:	1b80      	subs	r0, r0, r6
 800532e:	2864      	cmp	r0, #100	; 0x64
 8005330:	d900      	bls.n	8005334 <HAL_RCC_OscConfig+0x74>
 8005332:	e139      	b.n	80055a8 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005334:	682b      	ldr	r3, [r5, #0]
 8005336:	423b      	tst	r3, r7
 8005338:	d1f6      	bne.n	8005328 <HAL_RCC_OscConfig+0x68>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800533a:	6823      	ldr	r3, [r4, #0]
 800533c:	079a      	lsls	r2, r3, #30
 800533e:	d52c      	bpl.n	800539a <HAL_RCC_OscConfig+0xda>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005340:	2338      	movs	r3, #56	; 0x38
 8005342:	4aae      	ldr	r2, [pc, #696]	; (80055fc <HAL_RCC_OscConfig+0x33c>)
 8005344:	6891      	ldr	r1, [r2, #8]
 8005346:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005348:	68d1      	ldr	r1, [r2, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800534a:	2b10      	cmp	r3, #16
 800534c:	d100      	bne.n	8005350 <HAL_RCC_OscConfig+0x90>
 800534e:	e0e8      	b.n	8005522 <HAL_RCC_OscConfig+0x262>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005350:	2b00      	cmp	r3, #0
 8005352:	d000      	beq.n	8005356 <HAL_RCC_OscConfig+0x96>
 8005354:	e0ea      	b.n	800552c <HAL_RCC_OscConfig+0x26c>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005356:	6813      	ldr	r3, [r2, #0]
 8005358:	055b      	lsls	r3, r3, #21
 800535a:	d500      	bpl.n	800535e <HAL_RCC_OscConfig+0x9e>
 800535c:	e0ab      	b.n	80054b6 <HAL_RCC_OscConfig+0x1f6>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800535e:	6851      	ldr	r1, [r2, #4]
 8005360:	6963      	ldr	r3, [r4, #20]
 8005362:	48a9      	ldr	r0, [pc, #676]	; (8005608 <HAL_RCC_OscConfig+0x348>)
 8005364:	021b      	lsls	r3, r3, #8
 8005366:	4001      	ands	r1, r0
 8005368:	430b      	orrs	r3, r1
 800536a:	6053      	str	r3, [r2, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800536c:	4aa3      	ldr	r2, [pc, #652]	; (80055fc <HAL_RCC_OscConfig+0x33c>)
 800536e:	49a7      	ldr	r1, [pc, #668]	; (800560c <HAL_RCC_OscConfig+0x34c>)
 8005370:	6813      	ldr	r3, [r2, #0]
 8005372:	400b      	ands	r3, r1
 8005374:	6921      	ldr	r1, [r4, #16]
 8005376:	430b      	orrs	r3, r1
 8005378:	6013      	str	r3, [r2, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800537a:	6813      	ldr	r3, [r2, #0]
 800537c:	4aa4      	ldr	r2, [pc, #656]	; (8005610 <HAL_RCC_OscConfig+0x350>)
 800537e:	049b      	lsls	r3, r3, #18
 8005380:	0f5b      	lsrs	r3, r3, #29
 8005382:	40da      	lsrs	r2, r3
 8005384:	0013      	movs	r3, r2
 8005386:	4aa3      	ldr	r2, [pc, #652]	; (8005614 <HAL_RCC_OscConfig+0x354>)
 8005388:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800538a:	4ba3      	ldr	r3, [pc, #652]	; (8005618 <HAL_RCC_OscConfig+0x358>)
 800538c:	6818      	ldr	r0, [r3, #0]
 800538e:	f7fe fdbf 	bl	8003f10 <HAL_InitTick>
 8005392:	2800      	cmp	r0, #0
 8005394:	d000      	beq.n	8005398 <HAL_RCC_OscConfig+0xd8>
 8005396:	e092      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005398:	6823      	ldr	r3, [r4, #0]
 800539a:	071a      	lsls	r2, r3, #28
 800539c:	d46d      	bmi.n	800547a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800539e:	075b      	lsls	r3, r3, #29
 80053a0:	d545      	bpl.n	800542e <HAL_RCC_OscConfig+0x16e>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80053a2:	2338      	movs	r3, #56	; 0x38
 80053a4:	4a95      	ldr	r2, [pc, #596]	; (80055fc <HAL_RCC_OscConfig+0x33c>)
 80053a6:	6891      	ldr	r1, [r2, #8]
 80053a8:	400b      	ands	r3, r1
 80053aa:	2b20      	cmp	r3, #32
 80053ac:	d100      	bne.n	80053b0 <HAL_RCC_OscConfig+0xf0>
 80053ae:	e0e3      	b.n	8005578 <HAL_RCC_OscConfig+0x2b8>
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80053b0:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80053b2:	2000      	movs	r0, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80053b4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80053b6:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 80053b8:	4681      	mov	r9, r0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80053ba:	4219      	tst	r1, r3
 80053bc:	d108      	bne.n	80053d0 <HAL_RCC_OscConfig+0x110>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80053be:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80053c0:	4319      	orrs	r1, r3
 80053c2:	63d1      	str	r1, [r2, #60]	; 0x3c
 80053c4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80053c6:	4013      	ands	r3, r2
 80053c8:	9301      	str	r3, [sp, #4]
 80053ca:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 80053cc:	2301      	movs	r3, #1
 80053ce:	4699      	mov	r9, r3
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053d0:	2780      	movs	r7, #128	; 0x80
 80053d2:	4e92      	ldr	r6, [pc, #584]	; (800561c <HAL_RCC_OscConfig+0x35c>)
 80053d4:	007f      	lsls	r7, r7, #1
 80053d6:	6833      	ldr	r3, [r6, #0]
 80053d8:	423b      	tst	r3, r7
 80053da:	d100      	bne.n	80053de <HAL_RCC_OscConfig+0x11e>
 80053dc:	e0d5      	b.n	800558a <HAL_RCC_OscConfig+0x2ca>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053de:	68a3      	ldr	r3, [r4, #8]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d100      	bne.n	80053e6 <HAL_RCC_OscConfig+0x126>
 80053e4:	e124      	b.n	8005630 <HAL_RCC_OscConfig+0x370>
 80053e6:	2b05      	cmp	r3, #5
 80053e8:	d100      	bne.n	80053ec <HAL_RCC_OscConfig+0x12c>
 80053ea:	e1c4      	b.n	8005776 <HAL_RCC_OscConfig+0x4b6>
 80053ec:	2101      	movs	r1, #1
 80053ee:	4e83      	ldr	r6, [pc, #524]	; (80055fc <HAL_RCC_OscConfig+0x33c>)
 80053f0:	6df2      	ldr	r2, [r6, #92]	; 0x5c
 80053f2:	438a      	bics	r2, r1
 80053f4:	65f2      	str	r2, [r6, #92]	; 0x5c
 80053f6:	6df2      	ldr	r2, [r6, #92]	; 0x5c
 80053f8:	3103      	adds	r1, #3
 80053fa:	438a      	bics	r2, r1
 80053fc:	65f2      	str	r2, [r6, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d000      	beq.n	8005404 <HAL_RCC_OscConfig+0x144>
 8005402:	e119      	b.n	8005638 <HAL_RCC_OscConfig+0x378>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005404:	f7fe fdca 	bl	8003f9c <HAL_GetTick>

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005408:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 800540a:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800540c:	4698      	mov	r8, r3
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800540e:	4d84      	ldr	r5, [pc, #528]	; (8005620 <HAL_RCC_OscConfig+0x360>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005410:	e005      	b.n	800541e <HAL_RCC_OscConfig+0x15e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005412:	f7fe fdc3 	bl	8003f9c <HAL_GetTick>
 8005416:	1bc0      	subs	r0, r0, r7
 8005418:	42a8      	cmp	r0, r5
 800541a:	d900      	bls.n	800541e <HAL_RCC_OscConfig+0x15e>
 800541c:	e0c4      	b.n	80055a8 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800541e:	4642      	mov	r2, r8
 8005420:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8005422:	421a      	tst	r2, r3
 8005424:	d1f5      	bne.n	8005412 <HAL_RCC_OscConfig+0x152>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005426:	464b      	mov	r3, r9
 8005428:	2b01      	cmp	r3, #1
 800542a:	d100      	bne.n	800542e <HAL_RCC_OscConfig+0x16e>
 800542c:	e15d      	b.n	80056ea <HAL_RCC_OscConfig+0x42a>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800542e:	69e3      	ldr	r3, [r4, #28]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d020      	beq.n	8005476 <HAL_RCC_OscConfig+0x1b6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005434:	2238      	movs	r2, #56	; 0x38
 8005436:	4d71      	ldr	r5, [pc, #452]	; (80055fc <HAL_RCC_OscConfig+0x33c>)
 8005438:	68a9      	ldr	r1, [r5, #8]
 800543a:	400a      	ands	r2, r1
 800543c:	2a10      	cmp	r2, #16
 800543e:	d100      	bne.n	8005442 <HAL_RCC_OscConfig+0x182>
 8005440:	e10c      	b.n	800565c <HAL_RCC_OscConfig+0x39c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005442:	2b02      	cmp	r3, #2
 8005444:	d100      	bne.n	8005448 <HAL_RCC_OscConfig+0x188>
 8005446:	e156      	b.n	80056f6 <HAL_RCC_OscConfig+0x436>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005448:	682b      	ldr	r3, [r5, #0]
 800544a:	4a76      	ldr	r2, [pc, #472]	; (8005624 <HAL_RCC_OscConfig+0x364>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800544c:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800544e:	4013      	ands	r3, r2
 8005450:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005452:	f7fe fda3 	bl	8003f9c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005456:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8005458:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800545a:	e005      	b.n	8005468 <HAL_RCC_OscConfig+0x1a8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800545c:	f7fe fd9e 	bl	8003f9c <HAL_GetTick>
 8005460:	1b00      	subs	r0, r0, r4
 8005462:	2802      	cmp	r0, #2
 8005464:	d900      	bls.n	8005468 <HAL_RCC_OscConfig+0x1a8>
 8005466:	e09f      	b.n	80055a8 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005468:	682b      	ldr	r3, [r5, #0]
 800546a:	4233      	tst	r3, r6
 800546c:	d1f6      	bne.n	800545c <HAL_RCC_OscConfig+0x19c>
            return HAL_TIMEOUT;
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800546e:	68eb      	ldr	r3, [r5, #12]
 8005470:	4a6d      	ldr	r2, [pc, #436]	; (8005628 <HAL_RCC_OscConfig+0x368>)
 8005472:	4013      	ands	r3, r2
 8005474:	60eb      	str	r3, [r5, #12]
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8005476:	2000      	movs	r0, #0
 8005478:	e022      	b.n	80054c0 <HAL_RCC_OscConfig+0x200>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800547a:	2238      	movs	r2, #56	; 0x38
 800547c:	4d5f      	ldr	r5, [pc, #380]	; (80055fc <HAL_RCC_OscConfig+0x33c>)
 800547e:	68a9      	ldr	r1, [r5, #8]
 8005480:	400a      	ands	r2, r1
 8005482:	2a18      	cmp	r2, #24
 8005484:	d02f      	beq.n	80054e6 <HAL_RCC_OscConfig+0x226>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005486:	69a3      	ldr	r3, [r4, #24]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d100      	bne.n	800548e <HAL_RCC_OscConfig+0x1ce>
 800548c:	e08e      	b.n	80055ac <HAL_RCC_OscConfig+0x2ec>
        __HAL_RCC_LSI_ENABLE();
 800548e:	2201      	movs	r2, #1
 8005490:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005492:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8005494:	4313      	orrs	r3, r2
 8005496:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8005498:	f7fe fd80 	bl	8003f9c <HAL_GetTick>
 800549c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800549e:	e005      	b.n	80054ac <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054a0:	f7fe fd7c 	bl	8003f9c <HAL_GetTick>
 80054a4:	1b80      	subs	r0, r0, r6
 80054a6:	2802      	cmp	r0, #2
 80054a8:	d900      	bls.n	80054ac <HAL_RCC_OscConfig+0x1ec>
 80054aa:	e07d      	b.n	80055a8 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054ac:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 80054ae:	421f      	tst	r7, r3
 80054b0:	d0f6      	beq.n	80054a0 <HAL_RCC_OscConfig+0x1e0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	e773      	b.n	800539e <HAL_RCC_OscConfig+0xde>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054b6:	68e3      	ldr	r3, [r4, #12]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d000      	beq.n	80054be <HAL_RCC_OscConfig+0x1fe>
 80054bc:	e74f      	b.n	800535e <HAL_RCC_OscConfig+0x9e>
    return HAL_ERROR;
 80054be:	2001      	movs	r0, #1
}
 80054c0:	b003      	add	sp, #12
 80054c2:	bcc0      	pop	{r6, r7}
 80054c4:	46b9      	mov	r9, r7
 80054c6:	46b0      	mov	r8, r6
 80054c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054ca:	43c9      	mvns	r1, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80054cc:	078a      	lsls	r2, r1, #30
 80054ce:	d000      	beq.n	80054d2 <HAL_RCC_OscConfig+0x212>
 80054d0:	e70d      	b.n	80052ee <HAL_RCC_OscConfig+0x2e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054d2:	4a4a      	ldr	r2, [pc, #296]	; (80055fc <HAL_RCC_OscConfig+0x33c>)
 80054d4:	6812      	ldr	r2, [r2, #0]
 80054d6:	0392      	lsls	r2, r2, #14
 80054d8:	d400      	bmi.n	80054dc <HAL_RCC_OscConfig+0x21c>
 80054da:	e72f      	b.n	800533c <HAL_RCC_OscConfig+0x7c>
 80054dc:	6862      	ldr	r2, [r4, #4]
 80054de:	2a00      	cmp	r2, #0
 80054e0:	d000      	beq.n	80054e4 <HAL_RCC_OscConfig+0x224>
 80054e2:	e72b      	b.n	800533c <HAL_RCC_OscConfig+0x7c>
 80054e4:	e7eb      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80054e6:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80054e8:	0792      	lsls	r2, r2, #30
 80054ea:	d400      	bmi.n	80054ee <HAL_RCC_OscConfig+0x22e>
 80054ec:	e757      	b.n	800539e <HAL_RCC_OscConfig+0xde>
 80054ee:	69a2      	ldr	r2, [r4, #24]
 80054f0:	2a00      	cmp	r2, #0
 80054f2:	d000      	beq.n	80054f6 <HAL_RCC_OscConfig+0x236>
 80054f4:	e753      	b.n	800539e <HAL_RCC_OscConfig+0xde>
 80054f6:	e7e2      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054f8:	4a40      	ldr	r2, [pc, #256]	; (80055fc <HAL_RCC_OscConfig+0x33c>)
 80054fa:	6811      	ldr	r1, [r2, #0]
 80054fc:	430b      	orrs	r3, r1
 80054fe:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005500:	f7fe fd4c 	bl	8003f9c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005504:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8005506:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005508:	4f3c      	ldr	r7, [pc, #240]	; (80055fc <HAL_RCC_OscConfig+0x33c>)
 800550a:	02b6      	lsls	r6, r6, #10
 800550c:	e004      	b.n	8005518 <HAL_RCC_OscConfig+0x258>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800550e:	f7fe fd45 	bl	8003f9c <HAL_GetTick>
 8005512:	1b40      	subs	r0, r0, r5
 8005514:	2864      	cmp	r0, #100	; 0x64
 8005516:	d847      	bhi.n	80055a8 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	4233      	tst	r3, r6
 800551c:	d0f7      	beq.n	800550e <HAL_RCC_OscConfig+0x24e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800551e:	6823      	ldr	r3, [r4, #0]
 8005520:	e70c      	b.n	800533c <HAL_RCC_OscConfig+0x7c>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005522:	3b0d      	subs	r3, #13
 8005524:	400b      	ands	r3, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005526:	2b02      	cmp	r3, #2
 8005528:	d100      	bne.n	800552c <HAL_RCC_OscConfig+0x26c>
 800552a:	e0cf      	b.n	80056cc <HAL_RCC_OscConfig+0x40c>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800552c:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800552e:	4d33      	ldr	r5, [pc, #204]	; (80055fc <HAL_RCC_OscConfig+0x33c>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005530:	2b00      	cmp	r3, #0
 8005532:	d04e      	beq.n	80055d2 <HAL_RCC_OscConfig+0x312>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005534:	682b      	ldr	r3, [r5, #0]
 8005536:	4a35      	ldr	r2, [pc, #212]	; (800560c <HAL_RCC_OscConfig+0x34c>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005538:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800553a:	4013      	ands	r3, r2
 800553c:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800553e:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005540:	4313      	orrs	r3, r2
 8005542:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8005544:	2380      	movs	r3, #128	; 0x80
 8005546:	682a      	ldr	r2, [r5, #0]
 8005548:	005b      	lsls	r3, r3, #1
 800554a:	4313      	orrs	r3, r2
 800554c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800554e:	f7fe fd25 	bl	8003f9c <HAL_GetTick>
 8005552:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005554:	e004      	b.n	8005560 <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005556:	f7fe fd21 	bl	8003f9c <HAL_GetTick>
 800555a:	1b80      	subs	r0, r0, r6
 800555c:	2802      	cmp	r0, #2
 800555e:	d823      	bhi.n	80055a8 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005560:	682b      	ldr	r3, [r5, #0]
 8005562:	423b      	tst	r3, r7
 8005564:	d0f7      	beq.n	8005556 <HAL_RCC_OscConfig+0x296>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005566:	686a      	ldr	r2, [r5, #4]
 8005568:	6963      	ldr	r3, [r4, #20]
 800556a:	4927      	ldr	r1, [pc, #156]	; (8005608 <HAL_RCC_OscConfig+0x348>)
 800556c:	021b      	lsls	r3, r3, #8
 800556e:	400a      	ands	r2, r1
 8005570:	4313      	orrs	r3, r2
 8005572:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005574:	6823      	ldr	r3, [r4, #0]
 8005576:	e710      	b.n	800539a <HAL_RCC_OscConfig+0xda>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005578:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 800557a:	079b      	lsls	r3, r3, #30
 800557c:	d400      	bmi.n	8005580 <HAL_RCC_OscConfig+0x2c0>
 800557e:	e756      	b.n	800542e <HAL_RCC_OscConfig+0x16e>
 8005580:	68a3      	ldr	r3, [r4, #8]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d000      	beq.n	8005588 <HAL_RCC_OscConfig+0x2c8>
 8005586:	e752      	b.n	800542e <HAL_RCC_OscConfig+0x16e>
 8005588:	e799      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800558a:	6833      	ldr	r3, [r6, #0]
 800558c:	433b      	orrs	r3, r7
 800558e:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8005590:	f7fe fd04 	bl	8003f9c <HAL_GetTick>
 8005594:	0005      	movs	r5, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005596:	6833      	ldr	r3, [r6, #0]
 8005598:	423b      	tst	r3, r7
 800559a:	d000      	beq.n	800559e <HAL_RCC_OscConfig+0x2de>
 800559c:	e71f      	b.n	80053de <HAL_RCC_OscConfig+0x11e>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800559e:	f7fe fcfd 	bl	8003f9c <HAL_GetTick>
 80055a2:	1b40      	subs	r0, r0, r5
 80055a4:	2802      	cmp	r0, #2
 80055a6:	d9f6      	bls.n	8005596 <HAL_RCC_OscConfig+0x2d6>
            return HAL_TIMEOUT;
 80055a8:	2003      	movs	r0, #3
 80055aa:	e789      	b.n	80054c0 <HAL_RCC_OscConfig+0x200>
        __HAL_RCC_LSI_DISABLE();
 80055ac:	2201      	movs	r2, #1
 80055ae:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055b0:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 80055b2:	4393      	bics	r3, r2
 80055b4:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 80055b6:	f7fe fcf1 	bl	8003f9c <HAL_GetTick>
 80055ba:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055bc:	e004      	b.n	80055c8 <HAL_RCC_OscConfig+0x308>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055be:	f7fe fced 	bl	8003f9c <HAL_GetTick>
 80055c2:	1b80      	subs	r0, r0, r6
 80055c4:	2802      	cmp	r0, #2
 80055c6:	d8ef      	bhi.n	80055a8 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055c8:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 80055ca:	421f      	tst	r7, r3
 80055cc:	d1f7      	bne.n	80055be <HAL_RCC_OscConfig+0x2fe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055ce:	6823      	ldr	r3, [r4, #0]
 80055d0:	e6e5      	b.n	800539e <HAL_RCC_OscConfig+0xde>
        __HAL_RCC_HSI_DISABLE();
 80055d2:	682b      	ldr	r3, [r5, #0]
 80055d4:	4a15      	ldr	r2, [pc, #84]	; (800562c <HAL_RCC_OscConfig+0x36c>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055d6:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_DISABLE();
 80055d8:	4013      	ands	r3, r2
 80055da:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80055dc:	f7fe fcde 	bl	8003f9c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055e0:	00ff      	lsls	r7, r7, #3
        tickstart = HAL_GetTick();
 80055e2:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055e4:	e004      	b.n	80055f0 <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055e6:	f7fe fcd9 	bl	8003f9c <HAL_GetTick>
 80055ea:	1b80      	subs	r0, r0, r6
 80055ec:	2802      	cmp	r0, #2
 80055ee:	d8db      	bhi.n	80055a8 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055f0:	682b      	ldr	r3, [r5, #0]
 80055f2:	423b      	tst	r3, r7
 80055f4:	d1f7      	bne.n	80055e6 <HAL_RCC_OscConfig+0x326>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055f6:	6823      	ldr	r3, [r4, #0]
 80055f8:	e6cf      	b.n	800539a <HAL_RCC_OscConfig+0xda>
 80055fa:	46c0      	nop			; (mov r8, r8)
 80055fc:	40021000 	.word	0x40021000
 8005600:	fffeffff 	.word	0xfffeffff
 8005604:	fffbffff 	.word	0xfffbffff
 8005608:	ffff80ff 	.word	0xffff80ff
 800560c:	ffffc7ff 	.word	0xffffc7ff
 8005610:	00f42400 	.word	0x00f42400
 8005614:	20000000 	.word	0x20000000
 8005618:	20000008 	.word	0x20000008
 800561c:	40007000 	.word	0x40007000
 8005620:	00001388 	.word	0x00001388
 8005624:	feffffff 	.word	0xfeffffff
 8005628:	eefefffc 	.word	0xeefefffc
 800562c:	fffffeff 	.word	0xfffffeff
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005630:	4956      	ldr	r1, [pc, #344]	; (800578c <HAL_RCC_OscConfig+0x4cc>)
 8005632:	6dca      	ldr	r2, [r1, #92]	; 0x5c
 8005634:	4313      	orrs	r3, r2
 8005636:	65cb      	str	r3, [r1, #92]	; 0x5c
        tickstart = HAL_GetTick();
 8005638:	f7fe fcb0 	bl	8003f9c <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800563c:	4b53      	ldr	r3, [pc, #332]	; (800578c <HAL_RCC_OscConfig+0x4cc>)
        tickstart = HAL_GetTick();
 800563e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005640:	4698      	mov	r8, r3
 8005642:	2702      	movs	r7, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005644:	4d52      	ldr	r5, [pc, #328]	; (8005790 <HAL_RCC_OscConfig+0x4d0>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005646:	e004      	b.n	8005652 <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005648:	f7fe fca8 	bl	8003f9c <HAL_GetTick>
 800564c:	1b80      	subs	r0, r0, r6
 800564e:	42a8      	cmp	r0, r5
 8005650:	d8aa      	bhi.n	80055a8 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005652:	4643      	mov	r3, r8
 8005654:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005656:	421f      	tst	r7, r3
 8005658:	d0f6      	beq.n	8005648 <HAL_RCC_OscConfig+0x388>
 800565a:	e6e4      	b.n	8005426 <HAL_RCC_OscConfig+0x166>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800565c:	2b01      	cmp	r3, #1
 800565e:	d100      	bne.n	8005662 <HAL_RCC_OscConfig+0x3a2>
 8005660:	e72d      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005662:	2303      	movs	r3, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8005664:	68ea      	ldr	r2, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005666:	6a21      	ldr	r1, [r4, #32]
 8005668:	4013      	ands	r3, r2
 800566a:	428b      	cmp	r3, r1
 800566c:	d000      	beq.n	8005670 <HAL_RCC_OscConfig+0x3b0>
 800566e:	e726      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005670:	2370      	movs	r3, #112	; 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005672:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005674:	4013      	ands	r3, r2
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005676:	428b      	cmp	r3, r1
 8005678:	d000      	beq.n	800567c <HAL_RCC_OscConfig+0x3bc>
 800567a:	e720      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800567c:	21fe      	movs	r1, #254	; 0xfe
 800567e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005680:	01c9      	lsls	r1, r1, #7
 8005682:	4011      	ands	r1, r2
 8005684:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005686:	4299      	cmp	r1, r3
 8005688:	d000      	beq.n	800568c <HAL_RCC_OscConfig+0x3cc>
 800568a:	e718      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800568c:	23f8      	movs	r3, #248	; 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800568e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005690:	039b      	lsls	r3, r3, #14
 8005692:	4013      	ands	r3, r2
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005694:	428b      	cmp	r3, r1
 8005696:	d000      	beq.n	800569a <HAL_RCC_OscConfig+0x3da>
 8005698:	e711      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800569a:	23e0      	movs	r3, #224	; 0xe0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800569c:	6b21      	ldr	r1, [r4, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800569e:	051b      	lsls	r3, r3, #20
 80056a0:	4013      	ands	r3, r2
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80056a2:	428b      	cmp	r3, r1
 80056a4:	d000      	beq.n	80056a8 <HAL_RCC_OscConfig+0x3e8>
 80056a6:	e70a      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80056a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80056aa:	0f52      	lsrs	r2, r2, #29
 80056ac:	0752      	lsls	r2, r2, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d000      	beq.n	80056b4 <HAL_RCC_OscConfig+0x3f4>
 80056b2:	e704      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>
  return HAL_OK;
 80056b4:	2000      	movs	r0, #0
 80056b6:	e703      	b.n	80054c0 <HAL_RCC_OscConfig+0x200>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056b8:	2180      	movs	r1, #128	; 0x80
 80056ba:	4b34      	ldr	r3, [pc, #208]	; (800578c <HAL_RCC_OscConfig+0x4cc>)
 80056bc:	02c9      	lsls	r1, r1, #11
 80056be:	6818      	ldr	r0, [r3, #0]
 80056c0:	4301      	orrs	r1, r0
 80056c2:	6019      	str	r1, [r3, #0]
 80056c4:	6819      	ldr	r1, [r3, #0]
 80056c6:	430a      	orrs	r2, r1
 80056c8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056ca:	e719      	b.n	8005500 <HAL_RCC_OscConfig+0x240>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056cc:	6813      	ldr	r3, [r2, #0]
 80056ce:	055b      	lsls	r3, r3, #21
 80056d0:	d503      	bpl.n	80056da <HAL_RCC_OscConfig+0x41a>
 80056d2:	68e3      	ldr	r3, [r4, #12]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d100      	bne.n	80056da <HAL_RCC_OscConfig+0x41a>
 80056d8:	e6f1      	b.n	80054be <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056da:	6851      	ldr	r1, [r2, #4]
 80056dc:	6963      	ldr	r3, [r4, #20]
 80056de:	482d      	ldr	r0, [pc, #180]	; (8005794 <HAL_RCC_OscConfig+0x4d4>)
 80056e0:	021b      	lsls	r3, r3, #8
 80056e2:	4001      	ands	r1, r0
 80056e4:	430b      	orrs	r3, r1
 80056e6:	6053      	str	r3, [r2, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80056e8:	e64f      	b.n	800538a <HAL_RCC_OscConfig+0xca>
        __HAL_RCC_PWR_CLK_DISABLE();
 80056ea:	4a28      	ldr	r2, [pc, #160]	; (800578c <HAL_RCC_OscConfig+0x4cc>)
 80056ec:	492a      	ldr	r1, [pc, #168]	; (8005798 <HAL_RCC_OscConfig+0x4d8>)
 80056ee:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80056f0:	400b      	ands	r3, r1
 80056f2:	63d3      	str	r3, [r2, #60]	; 0x3c
 80056f4:	e69b      	b.n	800542e <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_PLL_DISABLE();
 80056f6:	682b      	ldr	r3, [r5, #0]
 80056f8:	4a28      	ldr	r2, [pc, #160]	; (800579c <HAL_RCC_OscConfig+0x4dc>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056fa:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80056fc:	4013      	ands	r3, r2
 80056fe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005700:	f7fe fc4c 	bl	8003f9c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005704:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8005706:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005708:	e005      	b.n	8005716 <HAL_RCC_OscConfig+0x456>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800570a:	f7fe fc47 	bl	8003f9c <HAL_GetTick>
 800570e:	1b80      	subs	r0, r0, r6
 8005710:	2802      	cmp	r0, #2
 8005712:	d900      	bls.n	8005716 <HAL_RCC_OscConfig+0x456>
 8005714:	e748      	b.n	80055a8 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005716:	682b      	ldr	r3, [r5, #0]
 8005718:	423b      	tst	r3, r7
 800571a:	d1f6      	bne.n	800570a <HAL_RCC_OscConfig+0x44a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800571c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800571e:	6a23      	ldr	r3, [r4, #32]
 8005720:	68ea      	ldr	r2, [r5, #12]
 8005722:	430b      	orrs	r3, r1
 8005724:	491e      	ldr	r1, [pc, #120]	; (80057a0 <HAL_RCC_OscConfig+0x4e0>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005726:	4e19      	ldr	r6, [pc, #100]	; (800578c <HAL_RCC_OscConfig+0x4cc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005728:	400a      	ands	r2, r1
 800572a:	4313      	orrs	r3, r2
 800572c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800572e:	4313      	orrs	r3, r2
 8005730:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005732:	4313      	orrs	r3, r2
 8005734:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005736:	4313      	orrs	r3, r2
 8005738:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800573a:	0212      	lsls	r2, r2, #8
 800573c:	4313      	orrs	r3, r2
 800573e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8005740:	2380      	movs	r3, #128	; 0x80
 8005742:	682a      	ldr	r2, [r5, #0]
 8005744:	045b      	lsls	r3, r3, #17
 8005746:	4313      	orrs	r3, r2
 8005748:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800574a:	2380      	movs	r3, #128	; 0x80
 800574c:	68ea      	ldr	r2, [r5, #12]
 800574e:	055b      	lsls	r3, r3, #21
 8005750:	4313      	orrs	r3, r2
 8005752:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8005754:	f7fe fc22 	bl	8003f9c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005758:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 800575a:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800575c:	04ad      	lsls	r5, r5, #18
 800575e:	e005      	b.n	800576c <HAL_RCC_OscConfig+0x4ac>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005760:	f7fe fc1c 	bl	8003f9c <HAL_GetTick>
 8005764:	1b00      	subs	r0, r0, r4
 8005766:	2802      	cmp	r0, #2
 8005768:	d900      	bls.n	800576c <HAL_RCC_OscConfig+0x4ac>
 800576a:	e71d      	b.n	80055a8 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800576c:	6833      	ldr	r3, [r6, #0]
 800576e:	422b      	tst	r3, r5
 8005770:	d0f6      	beq.n	8005760 <HAL_RCC_OscConfig+0x4a0>
  return HAL_OK;
 8005772:	2000      	movs	r0, #0
 8005774:	e6a4      	b.n	80054c0 <HAL_RCC_OscConfig+0x200>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005776:	2104      	movs	r1, #4
 8005778:	4b04      	ldr	r3, [pc, #16]	; (800578c <HAL_RCC_OscConfig+0x4cc>)
 800577a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800577c:	430a      	orrs	r2, r1
 800577e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005780:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005782:	3903      	subs	r1, #3
 8005784:	430a      	orrs	r2, r1
 8005786:	65da      	str	r2, [r3, #92]	; 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005788:	e756      	b.n	8005638 <HAL_RCC_OscConfig+0x378>
 800578a:	46c0      	nop			; (mov r8, r8)
 800578c:	40021000 	.word	0x40021000
 8005790:	00001388 	.word	0x00001388
 8005794:	ffff80ff 	.word	0xffff80ff
 8005798:	efffffff 	.word	0xefffffff
 800579c:	feffffff 	.word	0xfeffffff
 80057a0:	11c1808c 	.word	0x11c1808c

080057a4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057a4:	2338      	movs	r3, #56	; 0x38
 80057a6:	4a20      	ldr	r2, [pc, #128]	; (8005828 <HAL_RCC_GetSysClockFreq+0x84>)
{
 80057a8:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057aa:	6891      	ldr	r1, [r2, #8]
 80057ac:	420b      	tst	r3, r1
 80057ae:	d105      	bne.n	80057bc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80057b0:	6813      	ldr	r3, [r2, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80057b2:	481e      	ldr	r0, [pc, #120]	; (800582c <HAL_RCC_GetSysClockFreq+0x88>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80057b4:	049b      	lsls	r3, r3, #18
 80057b6:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 80057b8:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 80057ba:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80057bc:	6891      	ldr	r1, [r2, #8]
 80057be:	4019      	ands	r1, r3
 80057c0:	2908      	cmp	r1, #8
 80057c2:	d011      	beq.n	80057e8 <HAL_RCC_GetSysClockFreq+0x44>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057c4:	6891      	ldr	r1, [r2, #8]
 80057c6:	4019      	ands	r1, r3
 80057c8:	2910      	cmp	r1, #16
 80057ca:	d00f      	beq.n	80057ec <HAL_RCC_GetSysClockFreq+0x48>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80057cc:	6891      	ldr	r1, [r2, #8]
 80057ce:	4019      	ands	r1, r3
 80057d0:	2920      	cmp	r1, #32
 80057d2:	d021      	beq.n	8005818 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80057d4:	6890      	ldr	r0, [r2, #8]
 80057d6:	4018      	ands	r0, r3
    sysclockfreq = 0U;
 80057d8:	3818      	subs	r0, #24
 80057da:	4243      	negs	r3, r0
 80057dc:	4158      	adcs	r0, r3
 80057de:	23fa      	movs	r3, #250	; 0xfa
 80057e0:	4240      	negs	r0, r0
 80057e2:	01db      	lsls	r3, r3, #7
 80057e4:	4018      	ands	r0, r3
 80057e6:	e7e8      	b.n	80057ba <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 80057e8:	4811      	ldr	r0, [pc, #68]	; (8005830 <HAL_RCC_GetSysClockFreq+0x8c>)
 80057ea:	e7e6      	b.n	80057ba <HAL_RCC_GetSysClockFreq+0x16>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80057ec:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057ee:	68d1      	ldr	r1, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80057f0:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80057f2:	68d0      	ldr	r0, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057f4:	0649      	lsls	r1, r1, #25
 80057f6:	0f49      	lsrs	r1, r1, #29
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80057f8:	0440      	lsls	r0, r0, #17
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057fa:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80057fc:	0e44      	lsrs	r4, r0, #25
    switch (pllsource)
 80057fe:	079b      	lsls	r3, r3, #30
 8005800:	d00d      	beq.n	800581e <HAL_RCC_GetSysClockFreq+0x7a>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005802:	480a      	ldr	r0, [pc, #40]	; (800582c <HAL_RCC_GetSysClockFreq+0x88>)
 8005804:	f7fa fc9a 	bl	800013c <__udivsi3>
 8005808:	4360      	muls	r0, r4
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800580a:	4b07      	ldr	r3, [pc, #28]	; (8005828 <HAL_RCC_GetSysClockFreq+0x84>)
 800580c:	68d9      	ldr	r1, [r3, #12]
 800580e:	0f49      	lsrs	r1, r1, #29
 8005810:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8005812:	f7fa fc93 	bl	800013c <__udivsi3>
  return sysclockfreq;
 8005816:	e7d0      	b.n	80057ba <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 8005818:	2080      	movs	r0, #128	; 0x80
 800581a:	0200      	lsls	r0, r0, #8
 800581c:	e7cd      	b.n	80057ba <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800581e:	4804      	ldr	r0, [pc, #16]	; (8005830 <HAL_RCC_GetSysClockFreq+0x8c>)
 8005820:	f7fa fc8c 	bl	800013c <__udivsi3>
 8005824:	4360      	muls	r0, r4
        break;
 8005826:	e7f0      	b.n	800580a <HAL_RCC_GetSysClockFreq+0x66>
 8005828:	40021000 	.word	0x40021000
 800582c:	00f42400 	.word	0x00f42400
 8005830:	007a1200 	.word	0x007a1200

08005834 <HAL_RCC_ClockConfig>:
{
 8005834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005836:	46ce      	mov	lr, r9
 8005838:	4647      	mov	r7, r8
 800583a:	0005      	movs	r5, r0
 800583c:	000c      	movs	r4, r1
 800583e:	b580      	push	{r7, lr}
  if (RCC_ClkInitStruct == NULL)
 8005840:	2800      	cmp	r0, #0
 8005842:	d026      	beq.n	8005892 <HAL_RCC_ClockConfig+0x5e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005844:	2207      	movs	r2, #7
 8005846:	4e57      	ldr	r6, [pc, #348]	; (80059a4 <HAL_RCC_ClockConfig+0x170>)
 8005848:	6833      	ldr	r3, [r6, #0]
 800584a:	4013      	ands	r3, r2
 800584c:	428b      	cmp	r3, r1
 800584e:	d35e      	bcc.n	800590e <HAL_RCC_ClockConfig+0xda>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005850:	682b      	ldr	r3, [r5, #0]
 8005852:	079a      	lsls	r2, r3, #30
 8005854:	d50e      	bpl.n	8005874 <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005856:	075a      	lsls	r2, r3, #29
 8005858:	d505      	bpl.n	8005866 <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800585a:	22e0      	movs	r2, #224	; 0xe0
 800585c:	4952      	ldr	r1, [pc, #328]	; (80059a8 <HAL_RCC_ClockConfig+0x174>)
 800585e:	01d2      	lsls	r2, r2, #7
 8005860:	6888      	ldr	r0, [r1, #8]
 8005862:	4302      	orrs	r2, r0
 8005864:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005866:	4950      	ldr	r1, [pc, #320]	; (80059a8 <HAL_RCC_ClockConfig+0x174>)
 8005868:	4850      	ldr	r0, [pc, #320]	; (80059ac <HAL_RCC_ClockConfig+0x178>)
 800586a:	688a      	ldr	r2, [r1, #8]
 800586c:	4002      	ands	r2, r0
 800586e:	68a8      	ldr	r0, [r5, #8]
 8005870:	4302      	orrs	r2, r0
 8005872:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005874:	07db      	lsls	r3, r3, #31
 8005876:	d52b      	bpl.n	80058d0 <HAL_RCC_ClockConfig+0x9c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005878:	686b      	ldr	r3, [r5, #4]
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800587a:	4a4b      	ldr	r2, [pc, #300]	; (80059a8 <HAL_RCC_ClockConfig+0x174>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800587c:	2b01      	cmp	r3, #1
 800587e:	d100      	bne.n	8005882 <HAL_RCC_ClockConfig+0x4e>
 8005880:	e07c      	b.n	800597c <HAL_RCC_ClockConfig+0x148>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005882:	2b02      	cmp	r3, #2
 8005884:	d007      	beq.n	8005896 <HAL_RCC_ClockConfig+0x62>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005886:	2b00      	cmp	r3, #0
 8005888:	d000      	beq.n	800588c <HAL_RCC_ClockConfig+0x58>
 800588a:	e07d      	b.n	8005988 <HAL_RCC_ClockConfig+0x154>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800588c:	6812      	ldr	r2, [r2, #0]
 800588e:	0552      	lsls	r2, r2, #21
 8005890:	d404      	bmi.n	800589c <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005892:	2001      	movs	r0, #1
 8005894:	e037      	b.n	8005906 <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005896:	6812      	ldr	r2, [r2, #0]
 8005898:	0192      	lsls	r2, r2, #6
 800589a:	d5fa      	bpl.n	8005892 <HAL_RCC_ClockConfig+0x5e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800589c:	2107      	movs	r1, #7
 800589e:	4e42      	ldr	r6, [pc, #264]	; (80059a8 <HAL_RCC_ClockConfig+0x174>)
 80058a0:	68b2      	ldr	r2, [r6, #8]
 80058a2:	438a      	bics	r2, r1
 80058a4:	4313      	orrs	r3, r2
 80058a6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80058a8:	f7fe fb78 	bl	8003f9c <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058ac:	2338      	movs	r3, #56	; 0x38
 80058ae:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058b0:	4b3f      	ldr	r3, [pc, #252]	; (80059b0 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 80058b2:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058b4:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058b6:	e004      	b.n	80058c2 <HAL_RCC_ClockConfig+0x8e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058b8:	f7fe fb70 	bl	8003f9c <HAL_GetTick>
 80058bc:	1bc0      	subs	r0, r0, r7
 80058be:	4548      	cmp	r0, r9
 80058c0:	d83b      	bhi.n	800593a <HAL_RCC_ClockConfig+0x106>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058c2:	4643      	mov	r3, r8
 80058c4:	68b2      	ldr	r2, [r6, #8]
 80058c6:	401a      	ands	r2, r3
 80058c8:	686b      	ldr	r3, [r5, #4]
 80058ca:	00db      	lsls	r3, r3, #3
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d1f3      	bne.n	80058b8 <HAL_RCC_ClockConfig+0x84>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80058d0:	2207      	movs	r2, #7
 80058d2:	4e34      	ldr	r6, [pc, #208]	; (80059a4 <HAL_RCC_ClockConfig+0x170>)
 80058d4:	6833      	ldr	r3, [r6, #0]
 80058d6:	4013      	ands	r3, r2
 80058d8:	42a3      	cmp	r3, r4
 80058da:	d838      	bhi.n	800594e <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058dc:	682b      	ldr	r3, [r5, #0]
 80058de:	075b      	lsls	r3, r3, #29
 80058e0:	d42d      	bmi.n	800593e <HAL_RCC_ClockConfig+0x10a>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80058e2:	f7ff ff5f 	bl	80057a4 <HAL_RCC_GetSysClockFreq>
 80058e6:	4b30      	ldr	r3, [pc, #192]	; (80059a8 <HAL_RCC_ClockConfig+0x174>)
 80058e8:	4a32      	ldr	r2, [pc, #200]	; (80059b4 <HAL_RCC_ClockConfig+0x180>)
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	051b      	lsls	r3, r3, #20
 80058ee:	0f1b      	lsrs	r3, r3, #28
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	589b      	ldr	r3, [r3, r2]
 80058f4:	221f      	movs	r2, #31
 80058f6:	4013      	ands	r3, r2
 80058f8:	40d8      	lsrs	r0, r3
 80058fa:	4b2f      	ldr	r3, [pc, #188]	; (80059b8 <HAL_RCC_ClockConfig+0x184>)
 80058fc:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80058fe:	4b2f      	ldr	r3, [pc, #188]	; (80059bc <HAL_RCC_ClockConfig+0x188>)
 8005900:	6818      	ldr	r0, [r3, #0]
 8005902:	f7fe fb05 	bl	8003f10 <HAL_InitTick>
}
 8005906:	bcc0      	pop	{r6, r7}
 8005908:	46b9      	mov	r9, r7
 800590a:	46b0      	mov	r8, r6
 800590c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800590e:	6833      	ldr	r3, [r6, #0]
 8005910:	4393      	bics	r3, r2
 8005912:	430b      	orrs	r3, r1
 8005914:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005916:	f7fe fb41 	bl	8003f9c <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800591a:	2307      	movs	r3, #7
 800591c:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800591e:	4b24      	ldr	r3, [pc, #144]	; (80059b0 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8005920:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005922:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005924:	4642      	mov	r2, r8
 8005926:	6833      	ldr	r3, [r6, #0]
 8005928:	4013      	ands	r3, r2
 800592a:	42a3      	cmp	r3, r4
 800592c:	d100      	bne.n	8005930 <HAL_RCC_ClockConfig+0xfc>
 800592e:	e78f      	b.n	8005850 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005930:	f7fe fb34 	bl	8003f9c <HAL_GetTick>
 8005934:	1bc0      	subs	r0, r0, r7
 8005936:	4548      	cmp	r0, r9
 8005938:	d9f4      	bls.n	8005924 <HAL_RCC_ClockConfig+0xf0>
        return HAL_TIMEOUT;
 800593a:	2003      	movs	r0, #3
 800593c:	e7e3      	b.n	8005906 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800593e:	4a1a      	ldr	r2, [pc, #104]	; (80059a8 <HAL_RCC_ClockConfig+0x174>)
 8005940:	491f      	ldr	r1, [pc, #124]	; (80059c0 <HAL_RCC_ClockConfig+0x18c>)
 8005942:	6893      	ldr	r3, [r2, #8]
 8005944:	400b      	ands	r3, r1
 8005946:	68e9      	ldr	r1, [r5, #12]
 8005948:	430b      	orrs	r3, r1
 800594a:	6093      	str	r3, [r2, #8]
 800594c:	e7c9      	b.n	80058e2 <HAL_RCC_ClockConfig+0xae>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800594e:	6833      	ldr	r3, [r6, #0]
 8005950:	4393      	bics	r3, r2
 8005952:	4323      	orrs	r3, r4
 8005954:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005956:	f7fe fb21 	bl	8003f9c <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800595a:	2307      	movs	r3, #7
 800595c:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800595e:	4b14      	ldr	r3, [pc, #80]	; (80059b0 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8005960:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005962:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005964:	4642      	mov	r2, r8
 8005966:	6833      	ldr	r3, [r6, #0]
 8005968:	4013      	ands	r3, r2
 800596a:	42a3      	cmp	r3, r4
 800596c:	d0b6      	beq.n	80058dc <HAL_RCC_ClockConfig+0xa8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800596e:	f7fe fb15 	bl	8003f9c <HAL_GetTick>
 8005972:	1bc0      	subs	r0, r0, r7
 8005974:	4548      	cmp	r0, r9
 8005976:	d9f5      	bls.n	8005964 <HAL_RCC_ClockConfig+0x130>
        return HAL_TIMEOUT;
 8005978:	2003      	movs	r0, #3
 800597a:	e7c4      	b.n	8005906 <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800597c:	6812      	ldr	r2, [r2, #0]
 800597e:	0392      	lsls	r2, r2, #14
 8005980:	d500      	bpl.n	8005984 <HAL_RCC_ClockConfig+0x150>
 8005982:	e78b      	b.n	800589c <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005984:	2001      	movs	r0, #1
 8005986:	e7be      	b.n	8005906 <HAL_RCC_ClockConfig+0xd2>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005988:	2b03      	cmp	r3, #3
 800598a:	d005      	beq.n	8005998 <HAL_RCC_ClockConfig+0x164>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800598c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800598e:	0792      	lsls	r2, r2, #30
 8005990:	d500      	bpl.n	8005994 <HAL_RCC_ClockConfig+0x160>
 8005992:	e783      	b.n	800589c <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005994:	2001      	movs	r0, #1
 8005996:	e7b6      	b.n	8005906 <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005998:	6e12      	ldr	r2, [r2, #96]	; 0x60
 800599a:	0792      	lsls	r2, r2, #30
 800599c:	d500      	bpl.n	80059a0 <HAL_RCC_ClockConfig+0x16c>
 800599e:	e77d      	b.n	800589c <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 80059a0:	2001      	movs	r0, #1
 80059a2:	e7b0      	b.n	8005906 <HAL_RCC_ClockConfig+0xd2>
 80059a4:	40022000 	.word	0x40022000
 80059a8:	40021000 	.word	0x40021000
 80059ac:	fffff0ff 	.word	0xfffff0ff
 80059b0:	00001388 	.word	0x00001388
 80059b4:	0800b51c 	.word	0x0800b51c
 80059b8:	20000000 	.word	0x20000000
 80059bc:	20000008 	.word	0x20000008
 80059c0:	ffff8fff 	.word	0xffff8fff

080059c4 <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80059c4:	4b06      	ldr	r3, [pc, #24]	; (80059e0 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80059c6:	4a07      	ldr	r2, [pc, #28]	; (80059e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	045b      	lsls	r3, r3, #17
 80059cc:	0f5b      	lsrs	r3, r3, #29
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	589b      	ldr	r3, [r3, r2]
 80059d2:	221f      	movs	r2, #31
 80059d4:	4013      	ands	r3, r2
 80059d6:	4a04      	ldr	r2, [pc, #16]	; (80059e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059d8:	6810      	ldr	r0, [r2, #0]
 80059da:	40d8      	lsrs	r0, r3
}
 80059dc:	4770      	bx	lr
 80059de:	46c0      	nop			; (mov r8, r8)
 80059e0:	40021000 	.word	0x40021000
 80059e4:	0800b55c 	.word	0x0800b55c
 80059e8:	20000000 	.word	0x20000000

080059ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059ee:	46ce      	mov	lr, r9
 80059f0:	4647      	mov	r7, r8
 80059f2:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059f4:	6803      	ldr	r3, [r0, #0]
{
 80059f6:	0004      	movs	r4, r0
 80059f8:	b083      	sub	sp, #12
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80059fa:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059fc:	039a      	lsls	r2, r3, #14
 80059fe:	d551      	bpl.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xb8>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a00:	2280      	movs	r2, #128	; 0x80
 8005a02:	4b69      	ldr	r3, [pc, #420]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a04:	0552      	lsls	r2, r2, #21
 8005a06:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
    FlagStatus       pwrclkchanged = RESET;
 8005a08:	4680      	mov	r8, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a0a:	4211      	tst	r1, r2
 8005a0c:	d100      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8005a0e:	e0a2      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x16a>
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a10:	2780      	movs	r7, #128	; 0x80
 8005a12:	4d66      	ldr	r5, [pc, #408]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005a14:	007f      	lsls	r7, r7, #1
 8005a16:	682b      	ldr	r3, [r5, #0]
 8005a18:	433b      	orrs	r3, r7
 8005a1a:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a1c:	f7fe fabe 	bl	8003f9c <HAL_GetTick>
 8005a20:	0006      	movs	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a22:	e005      	b.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a24:	f7fe faba 	bl	8003f9c <HAL_GetTick>
 8005a28:	1b80      	subs	r0, r0, r6
 8005a2a:	2802      	cmp	r0, #2
 8005a2c:	d900      	bls.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005a2e:	e09c      	b.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a30:	682b      	ldr	r3, [r5, #0]
 8005a32:	423b      	tst	r3, r7
 8005a34:	d0f6      	beq.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x38>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a36:	4d5c      	ldr	r5, [pc, #368]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a38:	23c0      	movs	r3, #192	; 0xc0
 8005a3a:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	0011      	movs	r1, r2
 8005a40:	4019      	ands	r1, r3

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a42:	421a      	tst	r2, r3
 8005a44:	d022      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8005a46:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005a48:	4288      	cmp	r0, r1
 8005a4a:	d020      	beq.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0xa2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a4c:	2280      	movs	r2, #128	; 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a4e:	6de9      	ldr	r1, [r5, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a50:	6dee      	ldr	r6, [r5, #92]	; 0x5c
 8005a52:	0252      	lsls	r2, r2, #9
 8005a54:	4332      	orrs	r2, r6
 8005a56:	65ea      	str	r2, [r5, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a58:	6dea      	ldr	r2, [r5, #92]	; 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a5a:	4b55      	ldr	r3, [pc, #340]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a5c:	4e55      	ldr	r6, [pc, #340]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a5e:	400b      	ands	r3, r1
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a60:	4032      	ands	r2, r6
 8005a62:	65ea      	str	r2, [r5, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a64:	65eb      	str	r3, [r5, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a66:	07cb      	lsls	r3, r1, #31
 8005a68:	d400      	bmi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x80>
 8005a6a:	e09b      	b.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6c:	f7fe fa96 	bl	8003f9c <HAL_GetTick>

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a70:	4b51      	ldr	r3, [pc, #324]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
        tickstart = HAL_GetTick();
 8005a72:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a74:	2702      	movs	r7, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a76:	4699      	mov	r9, r3
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a78:	e005      	b.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x9a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a7a:	f7fe fa8f 	bl	8003f9c <HAL_GetTick>
 8005a7e:	1b80      	subs	r0, r0, r6
 8005a80:	4548      	cmp	r0, r9
 8005a82:	d900      	bls.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8005a84:	e071      	b.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x17e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a86:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8005a88:	421f      	tst	r7, r3
 8005a8a:	d0f6      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a8c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005a8e:	4a46      	ldr	r2, [pc, #280]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a90:	4847      	ldr	r0, [pc, #284]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a92:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8005a94:	4003      	ands	r3, r0
 8005a96:	430b      	orrs	r3, r1
 8005a98:	65d3      	str	r3, [r2, #92]	; 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a9a:	4643      	mov	r3, r8
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a9c:	2000      	movs	r0, #0
    if (pwrclkchanged == SET)
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d067      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x186>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005aa2:	6823      	ldr	r3, [r4, #0]
 8005aa4:	07da      	lsls	r2, r3, #31
 8005aa6:	d506      	bpl.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0xca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005aa8:	2503      	movs	r5, #3
 8005aaa:	493f      	ldr	r1, [pc, #252]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005aac:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005aae:	43aa      	bics	r2, r5
 8005ab0:	6865      	ldr	r5, [r4, #4]
 8005ab2:	432a      	orrs	r2, r5
 8005ab4:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ab6:	06da      	lsls	r2, r3, #27
 8005ab8:	d506      	bpl.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005aba:	493b      	ldr	r1, [pc, #236]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005abc:	4d3f      	ldr	r5, [pc, #252]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005abe:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005ac0:	402a      	ands	r2, r5
 8005ac2:	68a5      	ldr	r5, [r4, #8]
 8005ac4:	432a      	orrs	r2, r5
 8005ac6:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005ac8:	059a      	lsls	r2, r3, #22
 8005aca:	d506      	bpl.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0xee>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005acc:	4936      	ldr	r1, [pc, #216]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ace:	4d3c      	ldr	r5, [pc, #240]	; (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005ad0:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005ad2:	402a      	ands	r2, r5
 8005ad4:	6965      	ldr	r5, [r4, #20]
 8005ad6:	432a      	orrs	r2, r5
 8005ad8:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005ada:	055a      	lsls	r2, r3, #21
 8005adc:	d506      	bpl.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005ade:	4932      	ldr	r1, [pc, #200]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ae0:	4d38      	ldr	r5, [pc, #224]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005ae2:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005ae4:	402a      	ands	r2, r5
 8005ae6:	69a5      	ldr	r5, [r4, #24]
 8005ae8:	432a      	orrs	r2, r5
 8005aea:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005aec:	069a      	lsls	r2, r3, #26
 8005aee:	d506      	bpl.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x112>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005af0:	492d      	ldr	r1, [pc, #180]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005af2:	4d35      	ldr	r5, [pc, #212]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005af4:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005af6:	402a      	ands	r2, r5
 8005af8:	68e5      	ldr	r5, [r4, #12]
 8005afa:	432a      	orrs	r2, r5
 8005afc:	654a      	str	r2, [r1, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005afe:	045a      	lsls	r2, r3, #17
 8005b00:	d50a      	bpl.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b02:	4929      	ldr	r1, [pc, #164]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b04:	69e5      	ldr	r5, [r4, #28]
 8005b06:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005b08:	0092      	lsls	r2, r2, #2
 8005b0a:	0892      	lsrs	r2, r2, #2
 8005b0c:	432a      	orrs	r2, r5
 8005b0e:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005b10:	2280      	movs	r2, #128	; 0x80
 8005b12:	05d2      	lsls	r2, r2, #23
 8005b14:	4295      	cmp	r5, r2
 8005b16:	d033      	beq.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x194>
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005b18:	029a      	lsls	r2, r3, #10
 8005b1a:	d50a      	bpl.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x146>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005b1c:	4922      	ldr	r1, [pc, #136]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b1e:	4e2b      	ldr	r6, [pc, #172]	; (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005b20:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005b22:	6a25      	ldr	r5, [r4, #32]
 8005b24:	4032      	ands	r2, r6
 8005b26:	432a      	orrs	r2, r5
 8005b28:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005b2a:	2280      	movs	r2, #128	; 0x80
 8005b2c:	03d2      	lsls	r2, r2, #15
 8005b2e:	4295      	cmp	r5, r2
 8005b30:	d02c      	beq.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005b32:	051b      	lsls	r3, r3, #20
 8005b34:	d50a      	bpl.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005b36:	4a1c      	ldr	r2, [pc, #112]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b38:	6921      	ldr	r1, [r4, #16]
 8005b3a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005b3c:	4c24      	ldr	r4, [pc, #144]	; (8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005b3e:	4023      	ands	r3, r4
 8005b40:	430b      	orrs	r3, r1
 8005b42:	6553      	str	r3, [r2, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005b44:	2380      	movs	r3, #128	; 0x80
 8005b46:	01db      	lsls	r3, r3, #7
 8005b48:	4299      	cmp	r1, r3
 8005b4a:	d025      	beq.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 8005b4c:	b003      	add	sp, #12
 8005b4e:	bcc0      	pop	{r6, r7}
 8005b50:	46b9      	mov	r9, r7
 8005b52:	46b0      	mov	r8, r6
 8005b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b56:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005b58:	4311      	orrs	r1, r2
 8005b5a:	63d9      	str	r1, [r3, #60]	; 0x3c
 8005b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b5e:	401a      	ands	r2, r3
 8005b60:	9201      	str	r2, [sp, #4]
 8005b62:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005b64:	2301      	movs	r3, #1
 8005b66:	4698      	mov	r8, r3
 8005b68:	e752      	b.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x24>
    if (pwrclkchanged == SET)
 8005b6a:	4643      	mov	r3, r8
        ret = HAL_TIMEOUT;
 8005b6c:	2003      	movs	r0, #3
    if (pwrclkchanged == SET)
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d197      	bne.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b72:	4a0d      	ldr	r2, [pc, #52]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b74:	4917      	ldr	r1, [pc, #92]	; (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005b76:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8005b78:	400b      	ands	r3, r1
 8005b7a:	63d3      	str	r3, [r2, #60]	; 0x3c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b7c:	6823      	ldr	r3, [r4, #0]
 8005b7e:	e791      	b.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005b80:	2280      	movs	r2, #128	; 0x80
 8005b82:	68cd      	ldr	r5, [r1, #12]
 8005b84:	0252      	lsls	r2, r2, #9
 8005b86:	432a      	orrs	r2, r5
 8005b88:	60ca      	str	r2, [r1, #12]
 8005b8a:	e7c5      	b.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x12c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005b8c:	2280      	movs	r2, #128	; 0x80
 8005b8e:	68cd      	ldr	r5, [r1, #12]
 8005b90:	0452      	lsls	r2, r2, #17
 8005b92:	432a      	orrs	r2, r5
 8005b94:	60ca      	str	r2, [r1, #12]
 8005b96:	e7cc      	b.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x146>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005b98:	2380      	movs	r3, #128	; 0x80
 8005b9a:	68d1      	ldr	r1, [r2, #12]
 8005b9c:	025b      	lsls	r3, r3, #9
 8005b9e:	430b      	orrs	r3, r1
 8005ba0:	60d3      	str	r3, [r2, #12]
  return status;
 8005ba2:	e7d3      	b.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005ba4:	0001      	movs	r1, r0
 8005ba6:	e772      	b.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005ba8:	40021000 	.word	0x40021000
 8005bac:	40007000 	.word	0x40007000
 8005bb0:	fffffcff 	.word	0xfffffcff
 8005bb4:	fffeffff 	.word	0xfffeffff
 8005bb8:	00001388 	.word	0x00001388
 8005bbc:	fffff3ff 	.word	0xfffff3ff
 8005bc0:	fff3ffff 	.word	0xfff3ffff
 8005bc4:	ffcfffff 	.word	0xffcfffff
 8005bc8:	ffffcfff 	.word	0xffffcfff
 8005bcc:	ffbfffff 	.word	0xffbfffff
 8005bd0:	ffff3fff 	.word	0xffff3fff
 8005bd4:	efffffff 	.word	0xefffffff

08005bd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bd8:	b510      	push	{r4, lr}
 8005bda:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bdc:	d06a      	beq.n	8005cb4 <HAL_TIM_Base_Init+0xdc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bde:	233d      	movs	r3, #61	; 0x3d
 8005be0:	5cc3      	ldrb	r3, [r0, r3]
 8005be2:	b2da      	uxtb	r2, r3
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d045      	beq.n	8005c74 <HAL_TIM_Base_Init+0x9c>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005be8:	233d      	movs	r3, #61	; 0x3d
 8005bea:	2202      	movs	r2, #2
 8005bec:	54e2      	strb	r2, [r4, r3]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bee:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bf0:	4931      	ldr	r1, [pc, #196]	; (8005cb8 <HAL_TIM_Base_Init+0xe0>)
  tmpcr1 = TIMx->CR1;
 8005bf2:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bf4:	428a      	cmp	r2, r1
 8005bf6:	d049      	beq.n	8005c8c <HAL_TIM_Base_Init+0xb4>
 8005bf8:	2180      	movs	r1, #128	; 0x80
 8005bfa:	05c9      	lsls	r1, r1, #23
 8005bfc:	428a      	cmp	r2, r1
 8005bfe:	d030      	beq.n	8005c62 <HAL_TIM_Base_Init+0x8a>
 8005c00:	492e      	ldr	r1, [pc, #184]	; (8005cbc <HAL_TIM_Base_Init+0xe4>)
 8005c02:	428a      	cmp	r2, r1
 8005c04:	d02d      	beq.n	8005c62 <HAL_TIM_Base_Init+0x8a>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c06:	492e      	ldr	r1, [pc, #184]	; (8005cc0 <HAL_TIM_Base_Init+0xe8>)
 8005c08:	428a      	cmp	r2, r1
 8005c0a:	d02e      	beq.n	8005c6a <HAL_TIM_Base_Init+0x92>
 8005c0c:	492d      	ldr	r1, [pc, #180]	; (8005cc4 <HAL_TIM_Base_Init+0xec>)
 8005c0e:	428a      	cmp	r2, r1
 8005c10:	d040      	beq.n	8005c94 <HAL_TIM_Base_Init+0xbc>
 8005c12:	492d      	ldr	r1, [pc, #180]	; (8005cc8 <HAL_TIM_Base_Init+0xf0>)
 8005c14:	428a      	cmp	r2, r1
 8005c16:	d03d      	beq.n	8005c94 <HAL_TIM_Base_Init+0xbc>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c18:	2180      	movs	r1, #128	; 0x80
 8005c1a:	438b      	bics	r3, r1
 8005c1c:	69a1      	ldr	r1, [r4, #24]
 8005c1e:	430b      	orrs	r3, r1

  TIMx->CR1 = tmpcr1;
 8005c20:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c22:	68e3      	ldr	r3, [r4, #12]
 8005c24:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c26:	6863      	ldr	r3, [r4, #4]
 8005c28:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c2e:	2248      	movs	r2, #72	; 0x48
  return HAL_OK;
 8005c30:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c32:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c34:	3a0a      	subs	r2, #10
 8005c36:	54a3      	strb	r3, [r4, r2]
 8005c38:	3201      	adds	r2, #1
 8005c3a:	54a3      	strb	r3, [r4, r2]
 8005c3c:	3201      	adds	r2, #1
 8005c3e:	54a3      	strb	r3, [r4, r2]
 8005c40:	3201      	adds	r2, #1
 8005c42:	54a3      	strb	r3, [r4, r2]
 8005c44:	3201      	adds	r2, #1
 8005c46:	54a3      	strb	r3, [r4, r2]
 8005c48:	3201      	adds	r2, #1
 8005c4a:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c4c:	3201      	adds	r2, #1
 8005c4e:	54a3      	strb	r3, [r4, r2]
 8005c50:	3201      	adds	r2, #1
 8005c52:	54a3      	strb	r3, [r4, r2]
 8005c54:	3201      	adds	r2, #1
 8005c56:	54a3      	strb	r3, [r4, r2]
 8005c58:	3201      	adds	r2, #1
 8005c5a:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8005c5c:	3a0a      	subs	r2, #10
 8005c5e:	54a3      	strb	r3, [r4, r2]
}
 8005c60:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c62:	2170      	movs	r1, #112	; 0x70
 8005c64:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8005c66:	68a1      	ldr	r1, [r4, #8]
 8005c68:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c6a:	4918      	ldr	r1, [pc, #96]	; (8005ccc <HAL_TIM_Base_Init+0xf4>)
 8005c6c:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c6e:	6921      	ldr	r1, [r4, #16]
 8005c70:	430b      	orrs	r3, r1
 8005c72:	e7d1      	b.n	8005c18 <HAL_TIM_Base_Init+0x40>
    htim->Lock = HAL_UNLOCKED;
 8005c74:	333c      	adds	r3, #60	; 0x3c
 8005c76:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8005c78:	f7fd ffce 	bl	8003c18 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005c7c:	233d      	movs	r3, #61	; 0x3d
 8005c7e:	2202      	movs	r2, #2
 8005c80:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c82:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c84:	490c      	ldr	r1, [pc, #48]	; (8005cb8 <HAL_TIM_Base_Init+0xe0>)
  tmpcr1 = TIMx->CR1;
 8005c86:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c88:	428a      	cmp	r2, r1
 8005c8a:	d1b5      	bne.n	8005bf8 <HAL_TIM_Base_Init+0x20>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c8c:	2170      	movs	r1, #112	; 0x70
 8005c8e:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8005c90:	68a1      	ldr	r1, [r4, #8]
 8005c92:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c94:	490d      	ldr	r1, [pc, #52]	; (8005ccc <HAL_TIM_Base_Init+0xf4>)
 8005c96:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c98:	6921      	ldr	r1, [r4, #16]
 8005c9a:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c9c:	2180      	movs	r1, #128	; 0x80
 8005c9e:	438b      	bics	r3, r1
 8005ca0:	69a1      	ldr	r1, [r4, #24]
 8005ca2:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8005ca4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ca6:	68e3      	ldr	r3, [r4, #12]
 8005ca8:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005caa:	6863      	ldr	r3, [r4, #4]
 8005cac:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005cae:	6963      	ldr	r3, [r4, #20]
 8005cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8005cb2:	e7ba      	b.n	8005c2a <HAL_TIM_Base_Init+0x52>
    return HAL_ERROR;
 8005cb4:	2001      	movs	r0, #1
 8005cb6:	e7d3      	b.n	8005c60 <HAL_TIM_Base_Init+0x88>
 8005cb8:	40012c00 	.word	0x40012c00
 8005cbc:	40000400 	.word	0x40000400
 8005cc0:	40002000 	.word	0x40002000
 8005cc4:	40014400 	.word	0x40014400
 8005cc8:	40014800 	.word	0x40014800
 8005ccc:	fffffcff 	.word	0xfffffcff

08005cd0 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005cd0:	223d      	movs	r2, #61	; 0x3d
 8005cd2:	5c81      	ldrb	r1, [r0, r2]
{
 8005cd4:	0003      	movs	r3, r0
    return HAL_ERROR;
 8005cd6:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8005cd8:	2901      	cmp	r1, #1
 8005cda:	d113      	bne.n	8005d04 <HAL_TIM_Base_Start_IT+0x34>
  htim->State = HAL_TIM_STATE_BUSY;
 8005cdc:	3101      	adds	r1, #1
 8005cde:	5499      	strb	r1, [r3, r2]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68da      	ldr	r2, [r3, #12]
 8005ce4:	4302      	orrs	r2, r0
 8005ce6:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ce8:	4a0f      	ldr	r2, [pc, #60]	; (8005d28 <HAL_TIM_Base_Start_IT+0x58>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d00b      	beq.n	8005d06 <HAL_TIM_Base_Start_IT+0x36>
 8005cee:	2280      	movs	r2, #128	; 0x80
 8005cf0:	05d2      	lsls	r2, r2, #23
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d007      	beq.n	8005d06 <HAL_TIM_Base_Start_IT+0x36>
 8005cf6:	4a0d      	ldr	r2, [pc, #52]	; (8005d2c <HAL_TIM_Base_Start_IT+0x5c>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d004      	beq.n	8005d06 <HAL_TIM_Base_Start_IT+0x36>
    __HAL_TIM_ENABLE(htim);
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	4310      	orrs	r0, r2
 8005d00:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 8005d02:	2000      	movs	r0, #0
}
 8005d04:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d06:	689a      	ldr	r2, [r3, #8]
 8005d08:	4909      	ldr	r1, [pc, #36]	; (8005d30 <HAL_TIM_Base_Start_IT+0x60>)
 8005d0a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d0c:	2a06      	cmp	r2, #6
 8005d0e:	d008      	beq.n	8005d22 <HAL_TIM_Base_Start_IT+0x52>
 8005d10:	3907      	subs	r1, #7
 8005d12:	428a      	cmp	r2, r1
 8005d14:	d005      	beq.n	8005d22 <HAL_TIM_Base_Start_IT+0x52>
      __HAL_TIM_ENABLE(htim);
 8005d16:	2101      	movs	r1, #1
 8005d18:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8005d1a:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8005d1c:	430a      	orrs	r2, r1
 8005d1e:	601a      	str	r2, [r3, #0]
 8005d20:	e7f0      	b.n	8005d04 <HAL_TIM_Base_Start_IT+0x34>
  return HAL_OK;
 8005d22:	2000      	movs	r0, #0
 8005d24:	e7ee      	b.n	8005d04 <HAL_TIM_Base_Start_IT+0x34>
 8005d26:	46c0      	nop			; (mov r8, r8)
 8005d28:	40012c00 	.word	0x40012c00
 8005d2c:	40000400 	.word	0x40000400
 8005d30:	00010007 	.word	0x00010007

08005d34 <HAL_TIM_OC_DelayElapsedCallback>:
 8005d34:	4770      	bx	lr
 8005d36:	46c0      	nop			; (mov r8, r8)

08005d38 <HAL_TIM_IC_CaptureCallback>:
 8005d38:	4770      	bx	lr
 8005d3a:	46c0      	nop			; (mov r8, r8)

08005d3c <HAL_TIM_PWM_PulseFinishedCallback>:
 8005d3c:	4770      	bx	lr
 8005d3e:	46c0      	nop			; (mov r8, r8)

08005d40 <HAL_TIM_TriggerCallback>:
 8005d40:	4770      	bx	lr
 8005d42:	46c0      	nop			; (mov r8, r8)

08005d44 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d44:	2202      	movs	r2, #2
 8005d46:	6803      	ldr	r3, [r0, #0]
{
 8005d48:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d4a:	6919      	ldr	r1, [r3, #16]
{
 8005d4c:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d4e:	420a      	tst	r2, r1
 8005d50:	d003      	beq.n	8005d5a <HAL_TIM_IRQHandler+0x16>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d52:	68d9      	ldr	r1, [r3, #12]
 8005d54:	420a      	tst	r2, r1
 8005d56:	d000      	beq.n	8005d5a <HAL_TIM_IRQHandler+0x16>
 8005d58:	e06e      	b.n	8005e38 <HAL_TIM_IRQHandler+0xf4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d5a:	2204      	movs	r2, #4
 8005d5c:	6919      	ldr	r1, [r3, #16]
 8005d5e:	420a      	tst	r2, r1
 8005d60:	d002      	beq.n	8005d68 <HAL_TIM_IRQHandler+0x24>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d62:	68d9      	ldr	r1, [r3, #12]
 8005d64:	420a      	tst	r2, r1
 8005d66:	d154      	bne.n	8005e12 <HAL_TIM_IRQHandler+0xce>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d68:	2208      	movs	r2, #8
 8005d6a:	6919      	ldr	r1, [r3, #16]
 8005d6c:	420a      	tst	r2, r1
 8005d6e:	d002      	beq.n	8005d76 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d70:	68d9      	ldr	r1, [r3, #12]
 8005d72:	420a      	tst	r2, r1
 8005d74:	d13c      	bne.n	8005df0 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d76:	2210      	movs	r2, #16
 8005d78:	6919      	ldr	r1, [r3, #16]
 8005d7a:	420a      	tst	r2, r1
 8005d7c:	d002      	beq.n	8005d84 <HAL_TIM_IRQHandler+0x40>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005d7e:	68d9      	ldr	r1, [r3, #12]
 8005d80:	420a      	tst	r2, r1
 8005d82:	d122      	bne.n	8005dca <HAL_TIM_IRQHandler+0x86>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d84:	2201      	movs	r2, #1
 8005d86:	6919      	ldr	r1, [r3, #16]
 8005d88:	420a      	tst	r2, r1
 8005d8a:	d002      	beq.n	8005d92 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005d8c:	68d9      	ldr	r1, [r3, #12]
 8005d8e:	420a      	tst	r2, r1
 8005d90:	d168      	bne.n	8005e64 <HAL_TIM_IRQHandler+0x120>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005d92:	2280      	movs	r2, #128	; 0x80
 8005d94:	6919      	ldr	r1, [r3, #16]
 8005d96:	420a      	tst	r2, r1
 8005d98:	d002      	beq.n	8005da0 <HAL_TIM_IRQHandler+0x5c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d9a:	68d9      	ldr	r1, [r3, #12]
 8005d9c:	420a      	tst	r2, r1
 8005d9e:	d168      	bne.n	8005e72 <HAL_TIM_IRQHandler+0x12e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005da0:	691a      	ldr	r2, [r3, #16]
 8005da2:	05d2      	lsls	r2, r2, #23
 8005da4:	d502      	bpl.n	8005dac <HAL_TIM_IRQHandler+0x68>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005da6:	68da      	ldr	r2, [r3, #12]
 8005da8:	0612      	lsls	r2, r2, #24
 8005daa:	d46a      	bmi.n	8005e82 <HAL_TIM_IRQHandler+0x13e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005dac:	2240      	movs	r2, #64	; 0x40
 8005dae:	6919      	ldr	r1, [r3, #16]
 8005db0:	420a      	tst	r2, r1
 8005db2:	d002      	beq.n	8005dba <HAL_TIM_IRQHandler+0x76>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005db4:	68d9      	ldr	r1, [r3, #12]
 8005db6:	420a      	tst	r2, r1
 8005db8:	d16a      	bne.n	8005e90 <HAL_TIM_IRQHandler+0x14c>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005dba:	2220      	movs	r2, #32
 8005dbc:	6919      	ldr	r1, [r3, #16]
 8005dbe:	420a      	tst	r2, r1
 8005dc0:	d002      	beq.n	8005dc8 <HAL_TIM_IRQHandler+0x84>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005dc2:	68d9      	ldr	r1, [r3, #12]
 8005dc4:	420a      	tst	r2, r1
 8005dc6:	d147      	bne.n	8005e58 <HAL_TIM_IRQHandler+0x114>
}
 8005dc8:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005dca:	3a21      	subs	r2, #33	; 0x21
 8005dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dce:	3219      	adds	r2, #25
 8005dd0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dd2:	69da      	ldr	r2, [r3, #28]
 8005dd4:	23c0      	movs	r3, #192	; 0xc0
 8005dd6:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8005dd8:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dda:	421a      	tst	r2, r3
 8005ddc:	d168      	bne.n	8005eb0 <HAL_TIM_IRQHandler+0x16c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dde:	f7ff ffa9 	bl	8005d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de2:	0020      	movs	r0, r4
 8005de4:	f7ff ffaa 	bl	8005d3c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005de8:	2300      	movs	r3, #0
 8005dea:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005dec:	6823      	ldr	r3, [r4, #0]
 8005dee:	e7c9      	b.n	8005d84 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005df0:	3a11      	subs	r2, #17
 8005df2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005df4:	320d      	adds	r2, #13
 8005df6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005df8:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8005dfa:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005dfc:	079b      	lsls	r3, r3, #30
 8005dfe:	d154      	bne.n	8005eaa <HAL_TIM_IRQHandler+0x166>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e00:	f7ff ff98 	bl	8005d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e04:	0020      	movs	r0, r4
 8005e06:	f7ff ff99 	bl	8005d3c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e0e:	6823      	ldr	r3, [r4, #0]
 8005e10:	e7b1      	b.n	8005d76 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e12:	3a09      	subs	r2, #9
 8005e14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e16:	3207      	adds	r2, #7
 8005e18:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e1a:	699a      	ldr	r2, [r3, #24]
 8005e1c:	23c0      	movs	r3, #192	; 0xc0
 8005e1e:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8005e20:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e22:	421a      	tst	r2, r3
 8005e24:	d13e      	bne.n	8005ea4 <HAL_TIM_IRQHandler+0x160>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e26:	f7ff ff85 	bl	8005d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e2a:	0020      	movs	r0, r4
 8005e2c:	f7ff ff86 	bl	8005d3c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e30:	2300      	movs	r3, #0
 8005e32:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e34:	6823      	ldr	r3, [r4, #0]
 8005e36:	e797      	b.n	8005d68 <HAL_TIM_IRQHandler+0x24>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005e38:	3a05      	subs	r2, #5
 8005e3a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e3c:	3204      	adds	r2, #4
 8005e3e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	079b      	lsls	r3, r3, #30
 8005e44:	d12b      	bne.n	8005e9e <HAL_TIM_IRQHandler+0x15a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e46:	f7ff ff75 	bl	8005d34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e4a:	0020      	movs	r0, r4
 8005e4c:	f7ff ff76 	bl	8005d3c <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e50:	2300      	movs	r3, #0
 8005e52:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e54:	6823      	ldr	r3, [r4, #0]
 8005e56:	e780      	b.n	8005d5a <HAL_TIM_IRQHandler+0x16>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e58:	3a41      	subs	r2, #65	; 0x41
      HAL_TIMEx_CommutCallback(htim);
 8005e5a:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e5c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8005e5e:	f000 f82d 	bl	8005ebc <HAL_TIMEx_CommutCallback>
}
 8005e62:	e7b1      	b.n	8005dc8 <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e64:	3a03      	subs	r2, #3
 8005e66:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e68:	0020      	movs	r0, r4
 8005e6a:	f7fd fa63 	bl	8003334 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e6e:	6823      	ldr	r3, [r4, #0]
 8005e70:	e78f      	b.n	8005d92 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e72:	3a02      	subs	r2, #2
 8005e74:	3aff      	subs	r2, #255	; 0xff
 8005e76:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005e78:	0020      	movs	r0, r4
 8005e7a:	f000 f821 	bl	8005ec0 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005e7e:	6823      	ldr	r3, [r4, #0]
 8005e80:	e78e      	b.n	8005da0 <HAL_TIM_IRQHandler+0x5c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e82:	4a0d      	ldr	r2, [pc, #52]	; (8005eb8 <HAL_TIM_IRQHandler+0x174>)
      HAL_TIMEx_Break2Callback(htim);
 8005e84:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e86:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8005e88:	f000 f81c 	bl	8005ec4 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e8c:	6823      	ldr	r3, [r4, #0]
 8005e8e:	e78d      	b.n	8005dac <HAL_TIM_IRQHandler+0x68>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e90:	3a81      	subs	r2, #129	; 0x81
 8005e92:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005e94:	0020      	movs	r0, r4
 8005e96:	f7ff ff53 	bl	8005d40 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e9a:	6823      	ldr	r3, [r4, #0]
 8005e9c:	e78d      	b.n	8005dba <HAL_TIM_IRQHandler+0x76>
          HAL_TIM_IC_CaptureCallback(htim);
 8005e9e:	f7ff ff4b 	bl	8005d38 <HAL_TIM_IC_CaptureCallback>
 8005ea2:	e7d5      	b.n	8005e50 <HAL_TIM_IRQHandler+0x10c>
        HAL_TIM_IC_CaptureCallback(htim);
 8005ea4:	f7ff ff48 	bl	8005d38 <HAL_TIM_IC_CaptureCallback>
 8005ea8:	e7c2      	b.n	8005e30 <HAL_TIM_IRQHandler+0xec>
        HAL_TIM_IC_CaptureCallback(htim);
 8005eaa:	f7ff ff45 	bl	8005d38 <HAL_TIM_IC_CaptureCallback>
 8005eae:	e7ac      	b.n	8005e0a <HAL_TIM_IRQHandler+0xc6>
        HAL_TIM_IC_CaptureCallback(htim);
 8005eb0:	f7ff ff42 	bl	8005d38 <HAL_TIM_IC_CaptureCallback>
 8005eb4:	e798      	b.n	8005de8 <HAL_TIM_IRQHandler+0xa4>
 8005eb6:	46c0      	nop			; (mov r8, r8)
 8005eb8:	fffffeff 	.word	0xfffffeff

08005ebc <HAL_TIMEx_CommutCallback>:
 8005ebc:	4770      	bx	lr
 8005ebe:	46c0      	nop			; (mov r8, r8)

08005ec0 <HAL_TIMEx_BreakCallback>:
 8005ec0:	4770      	bx	lr
 8005ec2:	46c0      	nop			; (mov r8, r8)

08005ec4 <HAL_TIMEx_Break2Callback>:
 8005ec4:	4770      	bx	lr
 8005ec6:	46c0      	nop			; (mov r8, r8)

08005ec8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eca:	0004      	movs	r4, r0
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ecc:	208c      	movs	r0, #140	; 0x8c
 8005ece:	5820      	ldr	r0, [r4, r0]
 8005ed0:	2820      	cmp	r0, #32
 8005ed2:	d000      	beq.n	8005ed6 <HAL_UART_Receive_DMA+0xe>
 8005ed4:	e070      	b.n	8005fb8 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ed6:	2900      	cmp	r1, #0
 8005ed8:	d045      	beq.n	8005f66 <HAL_UART_Receive_DMA+0x9e>
 8005eda:	2a00      	cmp	r2, #0
 8005edc:	d043      	beq.n	8005f66 <HAL_UART_Receive_DMA+0x9e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ede:	2380      	movs	r3, #128	; 0x80
 8005ee0:	68a0      	ldr	r0, [r4, #8]
 8005ee2:	015b      	lsls	r3, r3, #5
 8005ee4:	4298      	cmp	r0, r3
 8005ee6:	d105      	bne.n	8005ef4 <HAL_UART_Receive_DMA+0x2c>
 8005ee8:	6923      	ldr	r3, [r4, #16]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d102      	bne.n	8005ef4 <HAL_UART_Receive_DMA+0x2c>
      return HAL_ERROR;
 8005eee:	2001      	movs	r0, #1
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005ef0:	07cb      	lsls	r3, r1, #31
 8005ef2:	d439      	bmi.n	8005f68 <HAL_UART_Receive_DMA+0xa0>
        return  HAL_ERROR;
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ef4:	2300      	movs	r3, #0

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005ef6:	4831      	ldr	r0, [pc, #196]	; (8005fbc <HAL_UART_Receive_DMA+0xf4>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ef8:	66e3      	str	r3, [r4, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005efa:	6823      	ldr	r3, [r4, #0]
 8005efc:	4283      	cmp	r3, r0
 8005efe:	d00f      	beq.n	8005f20 <HAL_UART_Receive_DMA+0x58>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	021b      	lsls	r3, r3, #8
 8005f04:	d50c      	bpl.n	8005f20 <HAL_UART_Receive_DMA+0x58>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f06:	f3ef 8510 	mrs	r5, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	f383 8810 	msr	PRIMASK, r3
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f10:	2380      	movs	r3, #128	; 0x80
 8005f12:	6820      	ldr	r0, [r4, #0]
 8005f14:	04db      	lsls	r3, r3, #19
 8005f16:	6806      	ldr	r6, [r0, #0]
 8005f18:	4333      	orrs	r3, r6
 8005f1a:	6003      	str	r3, [r0, #0]
 8005f1c:	f385 8810 	msr	PRIMASK, r5
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  huart->pRxBuffPtr = pData;
  huart->RxXferSize = Size;
 8005f20:	235c      	movs	r3, #92	; 0x5c
  huart->pRxBuffPtr = pData;
 8005f22:	65a1      	str	r1, [r4, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f24:	2022      	movs	r0, #34	; 0x22
  huart->RxXferSize = Size;
 8005f26:	52e2      	strh	r2, [r4, r3]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f28:	2690      	movs	r6, #144	; 0x90
 8005f2a:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f2c:	258c      	movs	r5, #140	; 0x8c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f2e:	51a3      	str	r3, [r4, r6]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f30:	5160      	str	r0, [r4, r5]

  if (huart->hdmarx != NULL)
 8005f32:	305e      	adds	r0, #94	; 0x5e
 8005f34:	5820      	ldr	r0, [r4, r0]
 8005f36:	2800      	cmp	r0, #0
 8005f38:	d017      	beq.n	8005f6a <HAL_UART_Receive_DMA+0xa2>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005f3a:	4f21      	ldr	r7, [pc, #132]	; (8005fc0 <HAL_UART_Receive_DMA+0xf8>)

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005f3c:	6383      	str	r3, [r0, #56]	; 0x38
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005f3e:	62c7      	str	r7, [r0, #44]	; 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005f40:	4f20      	ldr	r7, [pc, #128]	; (8005fc4 <HAL_UART_Receive_DMA+0xfc>)

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005f42:	0013      	movs	r3, r2
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005f44:	6307      	str	r7, [r0, #48]	; 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005f46:	4f20      	ldr	r7, [pc, #128]	; (8005fc8 <HAL_UART_Receive_DMA+0x100>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005f48:	000a      	movs	r2, r1
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005f4a:	6347      	str	r7, [r0, #52]	; 0x34
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005f4c:	6827      	ldr	r7, [r4, #0]
 8005f4e:	3724      	adds	r7, #36	; 0x24
 8005f50:	0039      	movs	r1, r7
 8005f52:	f7fe fc81 	bl	8004858 <HAL_DMA_Start_IT>
 8005f56:	2800      	cmp	r0, #0
 8005f58:	d007      	beq.n	8005f6a <HAL_UART_Receive_DMA+0xa2>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005f5a:	2310      	movs	r3, #16
 8005f5c:	51a3      	str	r3, [r4, r6]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f5e:	3310      	adds	r3, #16

      return HAL_ERROR;
 8005f60:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 8005f62:	5163      	str	r3, [r4, r5]
      return HAL_ERROR;
 8005f64:	e000      	b.n	8005f68 <HAL_UART_Receive_DMA+0xa0>
      return HAL_ERROR;
 8005f66:	2001      	movs	r0, #1
}
 8005f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005f6a:	6923      	ldr	r3, [r4, #16]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00b      	beq.n	8005f88 <HAL_UART_Receive_DMA+0xc0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f70:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f74:	2301      	movs	r3, #1
 8005f76:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f7a:	6822      	ldr	r2, [r4, #0]
 8005f7c:	33ff      	adds	r3, #255	; 0xff
 8005f7e:	6810      	ldr	r0, [r2, #0]
 8005f80:	4303      	orrs	r3, r0
 8005f82:	6013      	str	r3, [r2, #0]
 8005f84:	f381 8810 	msr	PRIMASK, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f88:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	f383 8810 	msr	PRIMASK, r3
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f92:	6821      	ldr	r1, [r4, #0]
 8005f94:	688a      	ldr	r2, [r1, #8]
 8005f96:	431a      	orrs	r2, r3
 8005f98:	608a      	str	r2, [r1, #8]
 8005f9a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f9e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fa2:	f383 8810 	msr	PRIMASK, r3

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fa6:	2040      	movs	r0, #64	; 0x40
 8005fa8:	6822      	ldr	r2, [r4, #0]
 8005faa:	6893      	ldr	r3, [r2, #8]
 8005fac:	4303      	orrs	r3, r0
 8005fae:	6093      	str	r3, [r2, #8]
 8005fb0:	f381 8810 	msr	PRIMASK, r1

  return HAL_OK;
 8005fb4:	2000      	movs	r0, #0
 8005fb6:	e7d7      	b.n	8005f68 <HAL_UART_Receive_DMA+0xa0>
    return HAL_BUSY;
 8005fb8:	2002      	movs	r0, #2
 8005fba:	e7d5      	b.n	8005f68 <HAL_UART_Receive_DMA+0xa0>
 8005fbc:	40008000 	.word	0x40008000
 8005fc0:	080060d1 	.word	0x080060d1
 8005fc4:	080060b1 	.word	0x080060b1
 8005fc8:	08005fd5 	.word	0x08005fd5

08005fcc <HAL_UART_RxHalfCpltCallback>:
 8005fcc:	4770      	bx	lr
 8005fce:	46c0      	nop			; (mov r8, r8)

08005fd0 <HAL_UART_ErrorCallback>:
 8005fd0:	4770      	bx	lr
 8005fd2:	46c0      	nop			; (mov r8, r8)

08005fd4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005fd6:	2288      	movs	r2, #136	; 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005fd8:	238c      	movs	r3, #140	; 0x8c
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005fda:	6a80      	ldr	r0, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005fdc:	5885      	ldr	r5, [r0, r2]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005fde:	58c4      	ldr	r4, [r0, r3]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005fe0:	6803      	ldr	r3, [r0, #0]
 8005fe2:	6899      	ldr	r1, [r3, #8]
 8005fe4:	0609      	lsls	r1, r1, #24
 8005fe6:	d501      	bpl.n	8005fec <UART_DMAError+0x18>
 8005fe8:	2d21      	cmp	r5, #33	; 0x21
 8005fea:	d00c      	beq.n	8006006 <UART_DMAError+0x32>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	065b      	lsls	r3, r3, #25
 8005ff0:	d501      	bpl.n	8005ff6 <UART_DMAError+0x22>
 8005ff2:	2c22      	cmp	r4, #34	; 0x22
 8005ff4:	d025      	beq.n	8006042 <UART_DMAError+0x6e>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005ff6:	2290      	movs	r2, #144	; 0x90
 8005ff8:	2110      	movs	r1, #16
 8005ffa:	5883      	ldr	r3, [r0, r2]
 8005ffc:	430b      	orrs	r3, r1
 8005ffe:	5083      	str	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006000:	f7ff ffe6 	bl	8005fd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->TxXferCount = 0U;
 8006006:	2356      	movs	r3, #86	; 0x56
 8006008:	2100      	movs	r1, #0
 800600a:	52c1      	strh	r1, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800600c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006010:	3101      	adds	r1, #1
 8006012:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006016:	27c0      	movs	r7, #192	; 0xc0
 8006018:	6805      	ldr	r5, [r0, #0]
 800601a:	682b      	ldr	r3, [r5, #0]
 800601c:	43bb      	bics	r3, r7
 800601e:	602b      	str	r3, [r5, #0]
 8006020:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006024:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006028:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800602c:	6801      	ldr	r1, [r0, #0]
 800602e:	4e1c      	ldr	r6, [pc, #112]	; (80060a0 <UART_DMAError+0xcc>)
 8006030:	688b      	ldr	r3, [r1, #8]
 8006032:	4033      	ands	r3, r6
 8006034:	608b      	str	r3, [r1, #8]
 8006036:	f385 8810 	msr	PRIMASK, r5
  huart->gState = HAL_UART_STATE_READY;
 800603a:	2320      	movs	r3, #32
 800603c:	5083      	str	r3, [r0, r2]
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800603e:	6803      	ldr	r3, [r0, #0]
}
 8006040:	e7d4      	b.n	8005fec <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 8006042:	235e      	movs	r3, #94	; 0x5e
 8006044:	2200      	movs	r2, #0
 8006046:	52c2      	strh	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006048:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800604c:	3201      	adds	r2, #1
 800604e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006052:	6801      	ldr	r1, [r0, #0]
 8006054:	4d13      	ldr	r5, [pc, #76]	; (80060a4 <UART_DMAError+0xd0>)
 8006056:	680b      	ldr	r3, [r1, #0]
 8006058:	402b      	ands	r3, r5
 800605a:	600b      	str	r3, [r1, #0]
 800605c:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006060:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006064:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006068:	6802      	ldr	r2, [r0, #0]
 800606a:	4c0f      	ldr	r4, [pc, #60]	; (80060a8 <UART_DMAError+0xd4>)
 800606c:	6893      	ldr	r3, [r2, #8]
 800606e:	4023      	ands	r3, r4
 8006070:	6093      	str	r3, [r2, #8]
 8006072:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006076:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8006078:	2b01      	cmp	r3, #1
 800607a:	d10a      	bne.n	8006092 <UART_DMAError+0xbe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800607c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006080:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006084:	2410      	movs	r4, #16
 8006086:	6802      	ldr	r2, [r0, #0]
 8006088:	6813      	ldr	r3, [r2, #0]
 800608a:	43a3      	bics	r3, r4
 800608c:	6013      	str	r3, [r2, #0]
 800608e:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8006092:	238c      	movs	r3, #140	; 0x8c
 8006094:	2220      	movs	r2, #32
 8006096:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006098:	2300      	movs	r3, #0
 800609a:	66c3      	str	r3, [r0, #108]	; 0x6c
  huart->RxISR = NULL;
 800609c:	6743      	str	r3, [r0, #116]	; 0x74
}
 800609e:	e7aa      	b.n	8005ff6 <UART_DMAError+0x22>
 80060a0:	ff7fffff 	.word	0xff7fffff
 80060a4:	fffffedf 	.word	0xfffffedf
 80060a8:	effffffe 	.word	0xeffffffe

080060ac <HAL_UARTEx_RxEventCallback>:
}
 80060ac:	4770      	bx	lr
 80060ae:	46c0      	nop			; (mov r8, r8)

080060b0 <UART_DMARxHalfCplt>:
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80060b0:	2301      	movs	r3, #1
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060b2:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80060b4:	b510      	push	{r4, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80060b6:	6703      	str	r3, [r0, #112]	; 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060b8:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d002      	beq.n	80060c4 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 80060be:	f7ff ff85 	bl	8005fcc <HAL_UART_RxHalfCpltCallback>
}
 80060c2:	bd10      	pop	{r4, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80060c4:	335b      	adds	r3, #91	; 0x5b
 80060c6:	5ac1      	ldrh	r1, [r0, r3]
 80060c8:	0849      	lsrs	r1, r1, #1
 80060ca:	f7ff ffef 	bl	80060ac <HAL_UARTEx_RxEventCallback>
 80060ce:	e7f8      	b.n	80060c2 <UART_DMARxHalfCplt+0x12>

080060d0 <UART_DMAReceiveCplt>:
{
 80060d0:	0003      	movs	r3, r0
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80060d2:	681b      	ldr	r3, [r3, #0]
{
 80060d4:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	2320      	movs	r3, #32
 80060da:	0019      	movs	r1, r3
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060dc:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80060de:	4011      	ands	r1, r2
 80060e0:	4213      	tst	r3, r2
 80060e2:	d127      	bne.n	8006134 <UART_DMAReceiveCplt+0x64>
    huart->RxXferCount = 0U;
 80060e4:	225e      	movs	r2, #94	; 0x5e
 80060e6:	5281      	strh	r1, [r0, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060e8:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060ec:	3a5d      	subs	r2, #93	; 0x5d
 80060ee:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80060f2:	6804      	ldr	r4, [r0, #0]
 80060f4:	4e1c      	ldr	r6, [pc, #112]	; (8006168 <UART_DMAReceiveCplt+0x98>)
 80060f6:	6821      	ldr	r1, [r4, #0]
 80060f8:	4031      	ands	r1, r6
 80060fa:	6021      	str	r1, [r4, #0]
 80060fc:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006100:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006104:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006108:	6804      	ldr	r4, [r0, #0]
 800610a:	68a1      	ldr	r1, [r4, #8]
 800610c:	4391      	bics	r1, r2
 800610e:	60a1      	str	r1, [r4, #8]
 8006110:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006114:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006118:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800611c:	2540      	movs	r5, #64	; 0x40
 800611e:	6801      	ldr	r1, [r0, #0]
 8006120:	688a      	ldr	r2, [r1, #8]
 8006122:	43aa      	bics	r2, r5
 8006124:	608a      	str	r2, [r1, #8]
 8006126:	f384 8810 	msr	PRIMASK, r4
    huart->RxState = HAL_UART_STATE_READY;
 800612a:	228c      	movs	r2, #140	; 0x8c
 800612c:	5083      	str	r3, [r0, r2]
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800612e:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8006130:	2b01      	cmp	r3, #1
 8006132:	d00c      	beq.n	800614e <UART_DMAReceiveCplt+0x7e>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006134:	2300      	movs	r3, #0
 8006136:	6703      	str	r3, [r0, #112]	; 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006138:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800613a:	2b01      	cmp	r3, #1
 800613c:	d002      	beq.n	8006144 <UART_DMAReceiveCplt+0x74>
    HAL_UART_RxCpltCallback(huart);
 800613e:	f7fd f8e9 	bl	8003314 <HAL_UART_RxCpltCallback>
}
 8006142:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006144:	335b      	adds	r3, #91	; 0x5b
 8006146:	5ac1      	ldrh	r1, [r0, r3]
 8006148:	f7ff ffb0 	bl	80060ac <HAL_UARTEx_RxEventCallback>
 800614c:	e7f9      	b.n	8006142 <UART_DMAReceiveCplt+0x72>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800614e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006152:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006156:	2410      	movs	r4, #16
 8006158:	6802      	ldr	r2, [r0, #0]
 800615a:	6813      	ldr	r3, [r2, #0]
 800615c:	43a3      	bics	r3, r4
 800615e:	6013      	str	r3, [r2, #0]
 8006160:	f381 8810 	msr	PRIMASK, r1
}
 8006164:	e7e6      	b.n	8006134 <UART_DMAReceiveCplt+0x64>
 8006166:	46c0      	nop			; (mov r8, r8)
 8006168:	fffffeff 	.word	0xfffffeff

0800616c <UART_SetConfig>:
{
 800616c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800616e:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006170:	6925      	ldr	r5, [r4, #16]
 8006172:	68a2      	ldr	r2, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8006174:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006176:	432a      	orrs	r2, r5
 8006178:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800617a:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800617c:	69c0      	ldr	r0, [r0, #28]
 800617e:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006180:	4d75      	ldr	r5, [pc, #468]	; (8006358 <UART_SetConfig+0x1ec>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006182:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006184:	4029      	ands	r1, r5
 8006186:	430a      	orrs	r2, r1
 8006188:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800618a:	685a      	ldr	r2, [r3, #4]
 800618c:	4973      	ldr	r1, [pc, #460]	; (800635c <UART_SetConfig+0x1f0>)
 800618e:	400a      	ands	r2, r1
 8006190:	68e1      	ldr	r1, [r4, #12]
 8006192:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006194:	4972      	ldr	r1, [pc, #456]	; (8006360 <UART_SetConfig+0x1f4>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006196:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006198:	69a2      	ldr	r2, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800619a:	428b      	cmp	r3, r1
 800619c:	d04c      	beq.n	8006238 <UART_SetConfig+0xcc>
    tmpreg |= huart->Init.OneBitSampling;
 800619e:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061a0:	6899      	ldr	r1, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 80061a2:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061a4:	4d6f      	ldr	r5, [pc, #444]	; (8006364 <UART_SetConfig+0x1f8>)
 80061a6:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80061a8:	250f      	movs	r5, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061aa:	430a      	orrs	r2, r1
 80061ac:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80061ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061b0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80061b2:	43aa      	bics	r2, r5
 80061b4:	430a      	orrs	r2, r1
 80061b6:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061b8:	4a6b      	ldr	r2, [pc, #428]	; (8006368 <UART_SetConfig+0x1fc>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d009      	beq.n	80061d2 <UART_SetConfig+0x66>
 80061be:	4a6b      	ldr	r2, [pc, #428]	; (800636c <UART_SetConfig+0x200>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d01c      	beq.n	80061fe <UART_SetConfig+0x92>
        ret = HAL_ERROR;
 80061c4:	2001      	movs	r0, #1
  huart->NbRxDataToProcess = 1;
 80061c6:	4b6a      	ldr	r3, [pc, #424]	; (8006370 <UART_SetConfig+0x204>)
 80061c8:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 80061ca:	2300      	movs	r3, #0
 80061cc:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 80061ce:	67a3      	str	r3, [r4, #120]	; 0x78
}
 80061d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061d2:	4b68      	ldr	r3, [pc, #416]	; (8006374 <UART_SetConfig+0x208>)
 80061d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80061d6:	2303      	movs	r3, #3
 80061d8:	4013      	ands	r3, r2
 80061da:	3b01      	subs	r3, #1
 80061dc:	2b02      	cmp	r3, #2
 80061de:	d80e      	bhi.n	80061fe <UART_SetConfig+0x92>
 80061e0:	4a65      	ldr	r2, [pc, #404]	; (8006378 <UART_SetConfig+0x20c>)
 80061e2:	5cd2      	ldrb	r2, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061e4:	2380      	movs	r3, #128	; 0x80
 80061e6:	021b      	lsls	r3, r3, #8
 80061e8:	4298      	cmp	r0, r3
 80061ea:	d100      	bne.n	80061ee <UART_SetConfig+0x82>
 80061ec:	e0a4      	b.n	8006338 <UART_SetConfig+0x1cc>
    switch (clocksource)
 80061ee:	2a04      	cmp	r2, #4
 80061f0:	d100      	bne.n	80061f4 <UART_SetConfig+0x88>
 80061f2:	e07c      	b.n	80062ee <UART_SetConfig+0x182>
 80061f4:	d974      	bls.n	80062e0 <UART_SetConfig+0x174>
 80061f6:	0018      	movs	r0, r3
 80061f8:	2a08      	cmp	r2, #8
 80061fa:	d009      	beq.n	8006210 <UART_SetConfig+0xa4>
 80061fc:	e7e2      	b.n	80061c4 <UART_SetConfig+0x58>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061fe:	2380      	movs	r3, #128	; 0x80
 8006200:	021b      	lsls	r3, r3, #8
 8006202:	4298      	cmp	r0, r3
 8006204:	d078      	beq.n	80062f8 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006206:	f7ff fbdd 	bl	80059c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800620a:	2800      	cmp	r0, #0
 800620c:	d012      	beq.n	8006234 <UART_SetConfig+0xc8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800620e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006210:	4b5a      	ldr	r3, [pc, #360]	; (800637c <UART_SetConfig+0x210>)
 8006212:	0049      	lsls	r1, r1, #1
 8006214:	5ac9      	ldrh	r1, [r1, r3]
 8006216:	f7f9 ff91 	bl	800013c <__udivsi3>
 800621a:	6865      	ldr	r5, [r4, #4]
 800621c:	086b      	lsrs	r3, r5, #1
 800621e:	18c0      	adds	r0, r0, r3
 8006220:	0029      	movs	r1, r5
 8006222:	f7f9 ff8b 	bl	800013c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006226:	0002      	movs	r2, r0
 8006228:	4b55      	ldr	r3, [pc, #340]	; (8006380 <UART_SetConfig+0x214>)
 800622a:	3a10      	subs	r2, #16
 800622c:	429a      	cmp	r2, r3
 800622e:	d8c9      	bhi.n	80061c4 <UART_SetConfig+0x58>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006230:	6823      	ldr	r3, [r4, #0]
 8006232:	60d8      	str	r0, [r3, #12]
 8006234:	2000      	movs	r0, #0
 8006236:	e7c6      	b.n	80061c6 <UART_SetConfig+0x5a>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006238:	6899      	ldr	r1, [r3, #8]
 800623a:	484a      	ldr	r0, [pc, #296]	; (8006364 <UART_SetConfig+0x1f8>)
 800623c:	4001      	ands	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800623e:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006240:	430a      	orrs	r2, r1
 8006242:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006244:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006246:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006248:	4382      	bics	r2, r0
 800624a:	430a      	orrs	r2, r1
 800624c:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800624e:	22c0      	movs	r2, #192	; 0xc0
 8006250:	2080      	movs	r0, #128	; 0x80
 8006252:	4b48      	ldr	r3, [pc, #288]	; (8006374 <UART_SetConfig+0x208>)
 8006254:	0112      	lsls	r2, r2, #4
 8006256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006258:	0100      	lsls	r0, r0, #4
 800625a:	4013      	ands	r3, r2
 800625c:	4283      	cmp	r3, r0
 800625e:	d049      	beq.n	80062f4 <UART_SetConfig+0x188>
 8006260:	d809      	bhi.n	8006276 <UART_SetConfig+0x10a>
 8006262:	2b00      	cmp	r3, #0
 8006264:	d035      	beq.n	80062d2 <UART_SetConfig+0x166>
 8006266:	2280      	movs	r2, #128	; 0x80
 8006268:	00d2      	lsls	r2, r2, #3
 800626a:	4293      	cmp	r3, r2
 800626c:	d1aa      	bne.n	80061c4 <UART_SetConfig+0x58>
        pclk = HAL_RCC_GetSysClockFreq();
 800626e:	f7ff fa99 	bl	80057a4 <HAL_RCC_GetSysClockFreq>
 8006272:	0005      	movs	r5, r0
        break;
 8006274:	e030      	b.n	80062d8 <UART_SetConfig+0x16c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006276:	4293      	cmp	r3, r2
 8006278:	d1a4      	bne.n	80061c4 <UART_SetConfig+0x58>
        pclk = (uint32_t) LSE_VALUE;
 800627a:	2580      	movs	r5, #128	; 0x80
 800627c:	022d      	lsls	r5, r5, #8
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800627e:	4b3f      	ldr	r3, [pc, #252]	; (800637c <UART_SetConfig+0x210>)
 8006280:	0049      	lsls	r1, r1, #1
 8006282:	5acf      	ldrh	r7, [r1, r3]
 8006284:	0028      	movs	r0, r5
 8006286:	0039      	movs	r1, r7
 8006288:	f7f9 ff58 	bl	800013c <__udivsi3>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800628c:	6866      	ldr	r6, [r4, #4]
 800628e:	0073      	lsls	r3, r6, #1
 8006290:	199b      	adds	r3, r3, r6
 8006292:	4283      	cmp	r3, r0
 8006294:	d900      	bls.n	8006298 <UART_SetConfig+0x12c>
 8006296:	e795      	b.n	80061c4 <UART_SetConfig+0x58>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006298:	0333      	lsls	r3, r6, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800629a:	4283      	cmp	r3, r0
 800629c:	d200      	bcs.n	80062a0 <UART_SetConfig+0x134>
 800629e:	e791      	b.n	80061c4 <UART_SetConfig+0x58>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062a0:	003a      	movs	r2, r7
 80062a2:	2300      	movs	r3, #0
 80062a4:	0028      	movs	r0, r5
 80062a6:	2100      	movs	r1, #0
 80062a8:	f7fa f936 	bl	8000518 <__aeabi_uldivmod>
 80062ac:	020b      	lsls	r3, r1, #8
 80062ae:	2100      	movs	r1, #0
 80062b0:	0e05      	lsrs	r5, r0, #24
 80062b2:	0202      	lsls	r2, r0, #8
 80062b4:	432b      	orrs	r3, r5
 80062b6:	0870      	lsrs	r0, r6, #1
 80062b8:	1880      	adds	r0, r0, r2
 80062ba:	4159      	adcs	r1, r3
 80062bc:	0032      	movs	r2, r6
 80062be:	2300      	movs	r3, #0
 80062c0:	f7fa f92a 	bl	8000518 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80062c4:	4b2f      	ldr	r3, [pc, #188]	; (8006384 <UART_SetConfig+0x218>)
 80062c6:	18c2      	adds	r2, r0, r3
 80062c8:	4b2f      	ldr	r3, [pc, #188]	; (8006388 <UART_SetConfig+0x21c>)
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d900      	bls.n	80062d0 <UART_SetConfig+0x164>
 80062ce:	e779      	b.n	80061c4 <UART_SetConfig+0x58>
 80062d0:	e7ae      	b.n	8006230 <UART_SetConfig+0xc4>
        pclk = HAL_RCC_GetPCLK1Freq();
 80062d2:	f7ff fb77 	bl	80059c4 <HAL_RCC_GetPCLK1Freq>
 80062d6:	0005      	movs	r5, r0
    if (pclk != 0U)
 80062d8:	2d00      	cmp	r5, #0
 80062da:	d0ab      	beq.n	8006234 <UART_SetConfig+0xc8>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80062dc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80062de:	e7ce      	b.n	800627e <UART_SetConfig+0x112>
    switch (clocksource)
 80062e0:	2a00      	cmp	r2, #0
 80062e2:	d090      	beq.n	8006206 <UART_SetConfig+0x9a>
 80062e4:	2a02      	cmp	r2, #2
 80062e6:	d000      	beq.n	80062ea <UART_SetConfig+0x17e>
 80062e8:	e76c      	b.n	80061c4 <UART_SetConfig+0x58>
        pclk = (uint32_t) HSI_VALUE;
 80062ea:	4828      	ldr	r0, [pc, #160]	; (800638c <UART_SetConfig+0x220>)
 80062ec:	e790      	b.n	8006210 <UART_SetConfig+0xa4>
        pclk = HAL_RCC_GetSysClockFreq();
 80062ee:	f7ff fa59 	bl	80057a4 <HAL_RCC_GetSysClockFreq>
        break;
 80062f2:	e78a      	b.n	800620a <UART_SetConfig+0x9e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062f4:	4d25      	ldr	r5, [pc, #148]	; (800638c <UART_SetConfig+0x220>)
 80062f6:	e7c2      	b.n	800627e <UART_SetConfig+0x112>
        pclk = HAL_RCC_GetPCLK1Freq();
 80062f8:	f7ff fb64 	bl	80059c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80062fc:	2800      	cmp	r0, #0
 80062fe:	d099      	beq.n	8006234 <UART_SetConfig+0xc8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006300:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006302:	4b1e      	ldr	r3, [pc, #120]	; (800637c <UART_SetConfig+0x210>)
 8006304:	0049      	lsls	r1, r1, #1
 8006306:	5ac9      	ldrh	r1, [r1, r3]
 8006308:	f7f9 ff18 	bl	800013c <__udivsi3>
 800630c:	6865      	ldr	r5, [r4, #4]
 800630e:	0040      	lsls	r0, r0, #1
 8006310:	086b      	lsrs	r3, r5, #1
 8006312:	18c0      	adds	r0, r0, r3
 8006314:	0029      	movs	r1, r5
 8006316:	f7f9 ff11 	bl	800013c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800631a:	0002      	movs	r2, r0
 800631c:	4b18      	ldr	r3, [pc, #96]	; (8006380 <UART_SetConfig+0x214>)
 800631e:	3a10      	subs	r2, #16
 8006320:	429a      	cmp	r2, r3
 8006322:	d900      	bls.n	8006326 <UART_SetConfig+0x1ba>
 8006324:	e74e      	b.n	80061c4 <UART_SetConfig+0x58>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006326:	4b1a      	ldr	r3, [pc, #104]	; (8006390 <UART_SetConfig+0x224>)
        huart->Instance->BRR = brrtemp;
 8006328:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800632a:	4003      	ands	r3, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800632c:	0700      	lsls	r0, r0, #28
 800632e:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8006330:	4318      	orrs	r0, r3
 8006332:	60d0      	str	r0, [r2, #12]
 8006334:	2000      	movs	r0, #0
 8006336:	e746      	b.n	80061c6 <UART_SetConfig+0x5a>
    switch (clocksource)
 8006338:	2a04      	cmp	r2, #4
 800633a:	d007      	beq.n	800634c <UART_SetConfig+0x1e0>
 800633c:	d809      	bhi.n	8006352 <UART_SetConfig+0x1e6>
 800633e:	2a00      	cmp	r2, #0
 8006340:	d0da      	beq.n	80062f8 <UART_SetConfig+0x18c>
 8006342:	2a02      	cmp	r2, #2
 8006344:	d000      	beq.n	8006348 <UART_SetConfig+0x1dc>
 8006346:	e73d      	b.n	80061c4 <UART_SetConfig+0x58>
        pclk = (uint32_t) HSI_VALUE;
 8006348:	4810      	ldr	r0, [pc, #64]	; (800638c <UART_SetConfig+0x220>)
 800634a:	e7da      	b.n	8006302 <UART_SetConfig+0x196>
        pclk = HAL_RCC_GetSysClockFreq();
 800634c:	f7ff fa2a 	bl	80057a4 <HAL_RCC_GetSysClockFreq>
        break;
 8006350:	e7d4      	b.n	80062fc <UART_SetConfig+0x190>
    switch (clocksource)
 8006352:	2a08      	cmp	r2, #8
 8006354:	d0d5      	beq.n	8006302 <UART_SetConfig+0x196>
 8006356:	e735      	b.n	80061c4 <UART_SetConfig+0x58>
 8006358:	cfff69f3 	.word	0xcfff69f3
 800635c:	ffffcfff 	.word	0xffffcfff
 8006360:	40008000 	.word	0x40008000
 8006364:	11fff4ff 	.word	0x11fff4ff
 8006368:	40013800 	.word	0x40013800
 800636c:	40004400 	.word	0x40004400
 8006370:	00010001 	.word	0x00010001
 8006374:	40021000 	.word	0x40021000
 8006378:	0800b57c 	.word	0x0800b57c
 800637c:	0800b580 	.word	0x0800b580
 8006380:	0000ffef 	.word	0x0000ffef
 8006384:	fffffd00 	.word	0xfffffd00
 8006388:	000ffcff 	.word	0x000ffcff
 800638c:	00f42400 	.word	0x00f42400
 8006390:	0000fff0 	.word	0x0000fff0

08006394 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006394:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8006396:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006398:	07da      	lsls	r2, r3, #31
 800639a:	d506      	bpl.n	80063aa <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800639c:	6801      	ldr	r1, [r0, #0]
 800639e:	4c28      	ldr	r4, [pc, #160]	; (8006440 <UART_AdvFeatureConfig+0xac>)
 80063a0:	684a      	ldr	r2, [r1, #4]
 80063a2:	4022      	ands	r2, r4
 80063a4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80063a6:	4322      	orrs	r2, r4
 80063a8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80063aa:	079a      	lsls	r2, r3, #30
 80063ac:	d506      	bpl.n	80063bc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80063ae:	6801      	ldr	r1, [r0, #0]
 80063b0:	4c24      	ldr	r4, [pc, #144]	; (8006444 <UART_AdvFeatureConfig+0xb0>)
 80063b2:	684a      	ldr	r2, [r1, #4]
 80063b4:	4022      	ands	r2, r4
 80063b6:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80063b8:	4322      	orrs	r2, r4
 80063ba:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80063bc:	075a      	lsls	r2, r3, #29
 80063be:	d506      	bpl.n	80063ce <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80063c0:	6801      	ldr	r1, [r0, #0]
 80063c2:	4c21      	ldr	r4, [pc, #132]	; (8006448 <UART_AdvFeatureConfig+0xb4>)
 80063c4:	684a      	ldr	r2, [r1, #4]
 80063c6:	4022      	ands	r2, r4
 80063c8:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80063ca:	4322      	orrs	r2, r4
 80063cc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80063ce:	071a      	lsls	r2, r3, #28
 80063d0:	d506      	bpl.n	80063e0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80063d2:	6801      	ldr	r1, [r0, #0]
 80063d4:	4c1d      	ldr	r4, [pc, #116]	; (800644c <UART_AdvFeatureConfig+0xb8>)
 80063d6:	684a      	ldr	r2, [r1, #4]
 80063d8:	4022      	ands	r2, r4
 80063da:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80063dc:	4322      	orrs	r2, r4
 80063de:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80063e0:	06da      	lsls	r2, r3, #27
 80063e2:	d506      	bpl.n	80063f2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80063e4:	6801      	ldr	r1, [r0, #0]
 80063e6:	4c1a      	ldr	r4, [pc, #104]	; (8006450 <UART_AdvFeatureConfig+0xbc>)
 80063e8:	688a      	ldr	r2, [r1, #8]
 80063ea:	4022      	ands	r2, r4
 80063ec:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80063ee:	4322      	orrs	r2, r4
 80063f0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80063f2:	069a      	lsls	r2, r3, #26
 80063f4:	d506      	bpl.n	8006404 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80063f6:	6801      	ldr	r1, [r0, #0]
 80063f8:	4c16      	ldr	r4, [pc, #88]	; (8006454 <UART_AdvFeatureConfig+0xc0>)
 80063fa:	688a      	ldr	r2, [r1, #8]
 80063fc:	4022      	ands	r2, r4
 80063fe:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8006400:	4322      	orrs	r2, r4
 8006402:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006404:	065a      	lsls	r2, r3, #25
 8006406:	d50a      	bpl.n	800641e <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006408:	6801      	ldr	r1, [r0, #0]
 800640a:	4d13      	ldr	r5, [pc, #76]	; (8006458 <UART_AdvFeatureConfig+0xc4>)
 800640c:	684a      	ldr	r2, [r1, #4]
 800640e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8006410:	402a      	ands	r2, r5
 8006412:	4322      	orrs	r2, r4
 8006414:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006416:	2280      	movs	r2, #128	; 0x80
 8006418:	0352      	lsls	r2, r2, #13
 800641a:	4294      	cmp	r4, r2
 800641c:	d009      	beq.n	8006432 <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800641e:	061b      	lsls	r3, r3, #24
 8006420:	d506      	bpl.n	8006430 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006422:	6802      	ldr	r2, [r0, #0]
 8006424:	490d      	ldr	r1, [pc, #52]	; (800645c <UART_AdvFeatureConfig+0xc8>)
 8006426:	6853      	ldr	r3, [r2, #4]
 8006428:	400b      	ands	r3, r1
 800642a:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800642c:	430b      	orrs	r3, r1
 800642e:	6053      	str	r3, [r2, #4]
}
 8006430:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006432:	684a      	ldr	r2, [r1, #4]
 8006434:	4c0a      	ldr	r4, [pc, #40]	; (8006460 <UART_AdvFeatureConfig+0xcc>)
 8006436:	4022      	ands	r2, r4
 8006438:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800643a:	4322      	orrs	r2, r4
 800643c:	604a      	str	r2, [r1, #4]
 800643e:	e7ee      	b.n	800641e <UART_AdvFeatureConfig+0x8a>
 8006440:	fffdffff 	.word	0xfffdffff
 8006444:	fffeffff 	.word	0xfffeffff
 8006448:	fffbffff 	.word	0xfffbffff
 800644c:	ffff7fff 	.word	0xffff7fff
 8006450:	ffffefff 	.word	0xffffefff
 8006454:	ffffdfff 	.word	0xffffdfff
 8006458:	ffefffff 	.word	0xffefffff
 800645c:	fff7ffff 	.word	0xfff7ffff
 8006460:	ff9fffff 	.word	0xff9fffff

08006464 <UART_WaitOnFlagUntilTimeout>:
{
 8006464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006466:	4646      	mov	r6, r8
 8006468:	4698      	mov	r8, r3
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800646a:	2304      	movs	r3, #4
{
 800646c:	464f      	mov	r7, r9
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800646e:	4699      	mov	r9, r3
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006470:	2380      	movs	r3, #128	; 0x80
{
 8006472:	46d6      	mov	lr, sl
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006474:	011b      	lsls	r3, r3, #4
{
 8006476:	b5c0      	push	{r6, r7, lr}
 8006478:	0015      	movs	r5, r2
 800647a:	0007      	movs	r7, r0
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800647c:	469a      	mov	sl, r3
{
 800647e:	000c      	movs	r4, r1
 8006480:	9e08      	ldr	r6, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006482:	6801      	ldr	r1, [r0, #0]
 8006484:	1c73      	adds	r3, r6, #1
 8006486:	d10c      	bne.n	80064a2 <UART_WaitOnFlagUntilTimeout+0x3e>
 8006488:	69cb      	ldr	r3, [r1, #28]
 800648a:	4023      	ands	r3, r4
 800648c:	1b1b      	subs	r3, r3, r4
 800648e:	425a      	negs	r2, r3
 8006490:	4153      	adcs	r3, r2
 8006492:	42ab      	cmp	r3, r5
 8006494:	d0f8      	beq.n	8006488 <UART_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 8006496:	2000      	movs	r0, #0
}
 8006498:	bce0      	pop	{r5, r6, r7}
 800649a:	46ba      	mov	sl, r7
 800649c:	46b1      	mov	r9, r6
 800649e:	46a8      	mov	r8, r5
 80064a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064a2:	69cb      	ldr	r3, [r1, #28]
 80064a4:	4023      	ands	r3, r4
 80064a6:	1b1b      	subs	r3, r3, r4
 80064a8:	425a      	negs	r2, r3
 80064aa:	4153      	adcs	r3, r2
 80064ac:	42ab      	cmp	r3, r5
 80064ae:	d1f2      	bne.n	8006496 <UART_WaitOnFlagUntilTimeout+0x32>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064b0:	f7fd fd74 	bl	8003f9c <HAL_GetTick>
 80064b4:	4643      	mov	r3, r8
 80064b6:	1ac0      	subs	r0, r0, r3
 80064b8:	42b0      	cmp	r0, r6
 80064ba:	d82d      	bhi.n	8006518 <UART_WaitOnFlagUntilTimeout+0xb4>
 80064bc:	2e00      	cmp	r6, #0
 80064be:	d02b      	beq.n	8006518 <UART_WaitOnFlagUntilTimeout+0xb4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80064c0:	464a      	mov	r2, r9
 80064c2:	6839      	ldr	r1, [r7, #0]
 80064c4:	680b      	ldr	r3, [r1, #0]
 80064c6:	421a      	tst	r2, r3
 80064c8:	d0dc      	beq.n	8006484 <UART_WaitOnFlagUntilTimeout+0x20>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064ca:	4652      	mov	r2, sl
 80064cc:	69cb      	ldr	r3, [r1, #28]
 80064ce:	4213      	tst	r3, r2
 80064d0:	d0d8      	beq.n	8006484 <UART_WaitOnFlagUntilTimeout+0x20>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064d2:	620a      	str	r2, [r1, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064d4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064d8:	2201      	movs	r2, #1
 80064da:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80064de:	6839      	ldr	r1, [r7, #0]
 80064e0:	4c1a      	ldr	r4, [pc, #104]	; (800654c <UART_WaitOnFlagUntilTimeout+0xe8>)
 80064e2:	680b      	ldr	r3, [r1, #0]
 80064e4:	4023      	ands	r3, r4
 80064e6:	600b      	str	r3, [r1, #0]
 80064e8:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064ec:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064f0:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064f4:	6839      	ldr	r1, [r7, #0]
 80064f6:	688b      	ldr	r3, [r1, #8]
 80064f8:	4393      	bics	r3, r2
 80064fa:	608b      	str	r3, [r1, #8]
 80064fc:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8006500:	2320      	movs	r3, #32
 8006502:	3287      	adds	r2, #135	; 0x87
 8006504:	50bb      	str	r3, [r7, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006506:	3204      	adds	r2, #4
 8006508:	50bb      	str	r3, [r7, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800650a:	3204      	adds	r2, #4
 800650c:	50bb      	str	r3, [r7, r2]
          __HAL_UNLOCK(huart);
 800650e:	2200      	movs	r2, #0
 8006510:	3364      	adds	r3, #100	; 0x64
          return HAL_TIMEOUT;
 8006512:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8006514:	54fa      	strb	r2, [r7, r3]
          return HAL_TIMEOUT;
 8006516:	e7bf      	b.n	8006498 <UART_WaitOnFlagUntilTimeout+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006518:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800651c:	2201      	movs	r2, #1
 800651e:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006522:	6839      	ldr	r1, [r7, #0]
 8006524:	4c09      	ldr	r4, [pc, #36]	; (800654c <UART_WaitOnFlagUntilTimeout+0xe8>)
 8006526:	680b      	ldr	r3, [r1, #0]
 8006528:	4023      	ands	r3, r4
 800652a:	600b      	str	r3, [r1, #0]
 800652c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006530:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006534:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006538:	6839      	ldr	r1, [r7, #0]
 800653a:	688b      	ldr	r3, [r1, #8]
 800653c:	4393      	bics	r3, r2
 800653e:	608b      	str	r3, [r1, #8]
 8006540:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 8006544:	2320      	movs	r3, #32
 8006546:	3287      	adds	r2, #135	; 0x87
 8006548:	e7de      	b.n	8006508 <UART_WaitOnFlagUntilTimeout+0xa4>
 800654a:	46c0      	nop			; (mov r8, r8)
 800654c:	fffffe5f 	.word	0xfffffe5f

08006550 <HAL_UART_Transmit>:
{
 8006550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006552:	4657      	mov	r7, sl
 8006554:	464e      	mov	r6, r9
 8006556:	4645      	mov	r5, r8
 8006558:	46de      	mov	lr, fp
 800655a:	b5e0      	push	{r5, r6, r7, lr}
 800655c:	001e      	movs	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800655e:	2388      	movs	r3, #136	; 0x88
 8006560:	58c3      	ldr	r3, [r0, r3]
{
 8006562:	0005      	movs	r5, r0
 8006564:	000f      	movs	r7, r1
 8006566:	0014      	movs	r4, r2
 8006568:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 800656a:	2b20      	cmp	r3, #32
 800656c:	d000      	beq.n	8006570 <HAL_UART_Transmit+0x20>
 800656e:	e096      	b.n	800669e <HAL_UART_Transmit+0x14e>
    if ((pData == NULL) || (Size == 0U))
 8006570:	2900      	cmp	r1, #0
 8006572:	d049      	beq.n	8006608 <HAL_UART_Transmit+0xb8>
 8006574:	2a00      	cmp	r2, #0
 8006576:	d047      	beq.n	8006608 <HAL_UART_Transmit+0xb8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006578:	2380      	movs	r3, #128	; 0x80
 800657a:	6882      	ldr	r2, [r0, #8]
 800657c:	015b      	lsls	r3, r3, #5
 800657e:	429a      	cmp	r2, r3
 8006580:	d104      	bne.n	800658c <HAL_UART_Transmit+0x3c>
 8006582:	6903      	ldr	r3, [r0, #16]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d101      	bne.n	800658c <HAL_UART_Transmit+0x3c>
      if ((((uint32_t)pData) & 1U) != 0U)
 8006588:	07cb      	lsls	r3, r1, #31
 800658a:	d43d      	bmi.n	8006608 <HAL_UART_Transmit+0xb8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800658c:	2390      	movs	r3, #144	; 0x90
 800658e:	2200      	movs	r2, #0
 8006590:	50ea      	str	r2, [r5, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006592:	3b08      	subs	r3, #8
 8006594:	3221      	adds	r2, #33	; 0x21
 8006596:	50ea      	str	r2, [r5, r3]
    tickstart = HAL_GetTick();
 8006598:	f7fd fd00 	bl	8003f9c <HAL_GetTick>
    huart->TxXferSize  = Size;
 800659c:	2354      	movs	r3, #84	; 0x54
      pdata16bits = NULL;
 800659e:	2200      	movs	r2, #0
    huart->TxXferSize  = Size;
 80065a0:	52ec      	strh	r4, [r5, r3]
    huart->TxXferCount = Size;
 80065a2:	3302      	adds	r3, #2
 80065a4:	52ec      	strh	r4, [r5, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065a6:	2380      	movs	r3, #128	; 0x80
      pdata16bits = NULL;
 80065a8:	4693      	mov	fp, r2
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065aa:	68aa      	ldr	r2, [r5, #8]
    tickstart = HAL_GetTick();
 80065ac:	4681      	mov	r9, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065ae:	015b      	lsls	r3, r3, #5
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d100      	bne.n	80065b6 <HAL_UART_Transmit+0x66>
 80065b4:	e095      	b.n	80066e2 <HAL_UART_Transmit+0x192>
    while (huart->TxXferCount > 0U)
 80065b6:	2356      	movs	r3, #86	; 0x56
 80065b8:	5aeb      	ldrh	r3, [r5, r3]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d016      	beq.n	80065ec <HAL_UART_Transmit+0x9c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065be:	2480      	movs	r4, #128	; 0x80
 80065c0:	682a      	ldr	r2, [r5, #0]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065c2:	2380      	movs	r3, #128	; 0x80
 80065c4:	011b      	lsls	r3, r3, #4
 80065c6:	4698      	mov	r8, r3
 80065c8:	1c73      	adds	r3, r6, #1
 80065ca:	d125      	bne.n	8006618 <HAL_UART_Transmit+0xc8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065cc:	69d3      	ldr	r3, [r2, #28]
 80065ce:	421c      	tst	r4, r3
 80065d0:	d0fc      	beq.n	80065cc <HAL_UART_Transmit+0x7c>
      if (pdata8bits == NULL)
 80065d2:	2f00      	cmp	r7, #0
 80065d4:	d05a      	beq.n	800668c <HAL_UART_Transmit+0x13c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80065d6:	783b      	ldrb	r3, [r7, #0]
        pdata8bits++;
 80065d8:	3701      	adds	r7, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80065da:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80065dc:	2156      	movs	r1, #86	; 0x56
 80065de:	5a6b      	ldrh	r3, [r5, r1]
 80065e0:	3b01      	subs	r3, #1
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	526b      	strh	r3, [r5, r1]
    while (huart->TxXferCount > 0U)
 80065e6:	5a6b      	ldrh	r3, [r5, r1]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1ea      	bne.n	80065c2 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065ec:	464b      	mov	r3, r9
 80065ee:	2200      	movs	r2, #0
 80065f0:	2140      	movs	r1, #64	; 0x40
 80065f2:	0028      	movs	r0, r5
 80065f4:	9600      	str	r6, [sp, #0]
 80065f6:	f7ff ff35 	bl	8006464 <UART_WaitOnFlagUntilTimeout>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	d000      	beq.n	8006600 <HAL_UART_Transmit+0xb0>
 80065fe:	e077      	b.n	80066f0 <HAL_UART_Transmit+0x1a0>
    huart->gState = HAL_UART_STATE_READY;
 8006600:	2388      	movs	r3, #136	; 0x88
 8006602:	2220      	movs	r2, #32
 8006604:	50ea      	str	r2, [r5, r3]
    return HAL_OK;
 8006606:	e000      	b.n	800660a <HAL_UART_Transmit+0xba>
      return  HAL_ERROR;
 8006608:	2001      	movs	r0, #1
}
 800660a:	b003      	add	sp, #12
 800660c:	bcf0      	pop	{r4, r5, r6, r7}
 800660e:	46bb      	mov	fp, r7
 8006610:	46b2      	mov	sl, r6
 8006612:	46a9      	mov	r9, r5
 8006614:	46a0      	mov	r8, r4
 8006616:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006618:	0021      	movs	r1, r4
 800661a:	69d3      	ldr	r3, [r2, #28]
 800661c:	4019      	ands	r1, r3
 800661e:	468a      	mov	sl, r1
 8006620:	421c      	tst	r4, r3
 8006622:	d1d6      	bne.n	80065d2 <HAL_UART_Transmit+0x82>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006624:	f7fd fcba 	bl	8003f9c <HAL_GetTick>
 8006628:	464b      	mov	r3, r9
 800662a:	1ac0      	subs	r0, r0, r3
 800662c:	4286      	cmp	r6, r0
 800662e:	d338      	bcc.n	80066a2 <HAL_UART_Transmit+0x152>
 8006630:	2e00      	cmp	r6, #0
 8006632:	d036      	beq.n	80066a2 <HAL_UART_Transmit+0x152>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006634:	2104      	movs	r1, #4
 8006636:	682a      	ldr	r2, [r5, #0]
 8006638:	6813      	ldr	r3, [r2, #0]
 800663a:	4219      	tst	r1, r3
 800663c:	d0c4      	beq.n	80065c8 <HAL_UART_Transmit+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800663e:	4641      	mov	r1, r8
 8006640:	69d3      	ldr	r3, [r2, #28]
 8006642:	420b      	tst	r3, r1
 8006644:	d0c0      	beq.n	80065c8 <HAL_UART_Transmit+0x78>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006646:	6211      	str	r1, [r2, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006648:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800664c:	2201      	movs	r2, #1
 800664e:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006652:	6829      	ldr	r1, [r5, #0]
 8006654:	4c27      	ldr	r4, [pc, #156]	; (80066f4 <HAL_UART_Transmit+0x1a4>)
 8006656:	680b      	ldr	r3, [r1, #0]
 8006658:	4023      	ands	r3, r4
 800665a:	600b      	str	r3, [r1, #0]
 800665c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006660:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006664:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006668:	6829      	ldr	r1, [r5, #0]
 800666a:	688b      	ldr	r3, [r1, #8]
 800666c:	4393      	bics	r3, r2
 800666e:	608b      	str	r3, [r1, #8]
 8006670:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8006674:	2320      	movs	r3, #32
 8006676:	3287      	adds	r2, #135	; 0x87
 8006678:	50ab      	str	r3, [r5, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800667a:	3204      	adds	r2, #4
 800667c:	50ab      	str	r3, [r5, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800667e:	3204      	adds	r2, #4
 8006680:	50ab      	str	r3, [r5, r2]
          __HAL_UNLOCK(huart);
 8006682:	4652      	mov	r2, sl
 8006684:	3364      	adds	r3, #100	; 0x64
        return HAL_TIMEOUT;
 8006686:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8006688:	54ea      	strb	r2, [r5, r3]
          return HAL_TIMEOUT;
 800668a:	e7be      	b.n	800660a <HAL_UART_Transmit+0xba>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800668c:	465b      	mov	r3, fp
 800668e:	881b      	ldrh	r3, [r3, #0]
 8006690:	05db      	lsls	r3, r3, #23
 8006692:	0ddb      	lsrs	r3, r3, #23
 8006694:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 8006696:	2302      	movs	r3, #2
 8006698:	469c      	mov	ip, r3
 800669a:	44e3      	add	fp, ip
      huart->TxXferCount--;
 800669c:	e79e      	b.n	80065dc <HAL_UART_Transmit+0x8c>
    return HAL_BUSY;
 800669e:	2002      	movs	r0, #2
 80066a0:	e7b3      	b.n	800660a <HAL_UART_Transmit+0xba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066a2:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066a6:	2201      	movs	r2, #1
 80066a8:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80066ac:	6829      	ldr	r1, [r5, #0]
 80066ae:	4c11      	ldr	r4, [pc, #68]	; (80066f4 <HAL_UART_Transmit+0x1a4>)
 80066b0:	680b      	ldr	r3, [r1, #0]
 80066b2:	4023      	ands	r3, r4
 80066b4:	600b      	str	r3, [r1, #0]
 80066b6:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066ba:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066be:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066c2:	6829      	ldr	r1, [r5, #0]
 80066c4:	688b      	ldr	r3, [r1, #8]
 80066c6:	4393      	bics	r3, r2
 80066c8:	608b      	str	r3, [r1, #8]
 80066ca:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 80066ce:	2320      	movs	r3, #32
 80066d0:	3287      	adds	r2, #135	; 0x87
 80066d2:	50ab      	str	r3, [r5, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80066d4:	3204      	adds	r2, #4
 80066d6:	50ab      	str	r3, [r5, r2]
        __HAL_UNLOCK(huart);
 80066d8:	2200      	movs	r2, #0
 80066da:	3364      	adds	r3, #100	; 0x64
        return HAL_TIMEOUT;
 80066dc:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 80066de:	54ea      	strb	r2, [r5, r3]
        return HAL_TIMEOUT;
 80066e0:	e793      	b.n	800660a <HAL_UART_Transmit+0xba>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066e2:	692b      	ldr	r3, [r5, #16]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d000      	beq.n	80066ea <HAL_UART_Transmit+0x19a>
 80066e8:	e765      	b.n	80065b6 <HAL_UART_Transmit+0x66>
 80066ea:	46bb      	mov	fp, r7
      pdata8bits  = NULL;
 80066ec:	2700      	movs	r7, #0
 80066ee:	e762      	b.n	80065b6 <HAL_UART_Transmit+0x66>
      return HAL_TIMEOUT;
 80066f0:	2003      	movs	r0, #3
 80066f2:	e78a      	b.n	800660a <HAL_UART_Transmit+0xba>
 80066f4:	fffffe5f 	.word	0xfffffe5f

080066f8 <HAL_UART_Init>:
{
 80066f8:	b530      	push	{r4, r5, lr}
 80066fa:	0004      	movs	r4, r0
 80066fc:	b083      	sub	sp, #12
  if (huart == NULL)
 80066fe:	2800      	cmp	r0, #0
 8006700:	d04e      	beq.n	80067a0 <HAL_UART_Init+0xa8>
  if (huart->gState == HAL_UART_STATE_RESET)
 8006702:	2388      	movs	r3, #136	; 0x88
 8006704:	58c3      	ldr	r3, [r0, r3]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d04c      	beq.n	80067a4 <HAL_UART_Init+0xac>
  huart->gState = HAL_UART_STATE_BUSY;
 800670a:	2388      	movs	r3, #136	; 0x88
 800670c:	2224      	movs	r2, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800670e:	2101      	movs	r1, #1
  huart->gState = HAL_UART_STATE_BUSY;
 8006710:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 8006712:	6822      	ldr	r2, [r4, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006714:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8006716:	6813      	ldr	r3, [r2, #0]
 8006718:	438b      	bics	r3, r1
 800671a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800671c:	f7ff fd26 	bl	800616c <UART_SetConfig>
 8006720:	2801      	cmp	r0, #1
 8006722:	d03d      	beq.n	80067a0 <HAL_UART_Init+0xa8>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006724:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006726:	2b00      	cmp	r3, #0
 8006728:	d136      	bne.n	8006798 <HAL_UART_Init+0xa0>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800672a:	6823      	ldr	r3, [r4, #0]
 800672c:	4926      	ldr	r1, [pc, #152]	; (80067c8 <HAL_UART_Init+0xd0>)
 800672e:	685a      	ldr	r2, [r3, #4]
 8006730:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006732:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006734:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006736:	689a      	ldr	r2, [r3, #8]
 8006738:	438a      	bics	r2, r1
 800673a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	3929      	subs	r1, #41	; 0x29
 8006740:	430a      	orrs	r2, r1
 8006742:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006744:	2390      	movs	r3, #144	; 0x90
 8006746:	2200      	movs	r2, #0
 8006748:	50e2      	str	r2, [r4, r3]
  tickstart = HAL_GetTick();
 800674a:	f7fd fc27 	bl	8003f9c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800674e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8006750:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	0712      	lsls	r2, r2, #28
 8006756:	d40f      	bmi.n	8006778 <HAL_UART_Init+0x80>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	075b      	lsls	r3, r3, #29
 800675c:	d427      	bmi.n	80067ae <HAL_UART_Init+0xb6>
  huart->gState = HAL_UART_STATE_READY;
 800675e:	2320      	movs	r3, #32
 8006760:	2288      	movs	r2, #136	; 0x88
 8006762:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006764:	3204      	adds	r2, #4
 8006766:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006768:	2300      	movs	r3, #0
  return HAL_OK;
 800676a:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 800676c:	3a08      	subs	r2, #8
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800676e:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006770:	6723      	str	r3, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 8006772:	54a3      	strb	r3, [r4, r2]
}
 8006774:	b003      	add	sp, #12
 8006776:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006778:	2180      	movs	r1, #128	; 0x80
 800677a:	4b14      	ldr	r3, [pc, #80]	; (80067cc <HAL_UART_Init+0xd4>)
 800677c:	2200      	movs	r2, #0
 800677e:	9300      	str	r3, [sp, #0]
 8006780:	0389      	lsls	r1, r1, #14
 8006782:	0003      	movs	r3, r0
 8006784:	0020      	movs	r0, r4
 8006786:	f7ff fe6d 	bl	8006464 <UART_WaitOnFlagUntilTimeout>
 800678a:	2800      	cmp	r0, #0
 800678c:	d11a      	bne.n	80067c4 <HAL_UART_Init+0xcc>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800678e:	6823      	ldr	r3, [r4, #0]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	075b      	lsls	r3, r3, #29
 8006794:	d5e3      	bpl.n	800675e <HAL_UART_Init+0x66>
 8006796:	e00a      	b.n	80067ae <HAL_UART_Init+0xb6>
    UART_AdvFeatureConfig(huart);
 8006798:	0020      	movs	r0, r4
 800679a:	f7ff fdfb 	bl	8006394 <UART_AdvFeatureConfig>
 800679e:	e7c4      	b.n	800672a <HAL_UART_Init+0x32>
    return HAL_ERROR;
 80067a0:	2001      	movs	r0, #1
 80067a2:	e7e7      	b.n	8006774 <HAL_UART_Init+0x7c>
    huart->Lock = HAL_UNLOCKED;
 80067a4:	2284      	movs	r2, #132	; 0x84
 80067a6:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 80067a8:	f7fd fa86 	bl	8003cb8 <HAL_UART_MspInit>
 80067ac:	e7ad      	b.n	800670a <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067ae:	2180      	movs	r1, #128	; 0x80
 80067b0:	4b06      	ldr	r3, [pc, #24]	; (80067cc <HAL_UART_Init+0xd4>)
 80067b2:	2200      	movs	r2, #0
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	0020      	movs	r0, r4
 80067b8:	002b      	movs	r3, r5
 80067ba:	03c9      	lsls	r1, r1, #15
 80067bc:	f7ff fe52 	bl	8006464 <UART_WaitOnFlagUntilTimeout>
 80067c0:	2800      	cmp	r0, #0
 80067c2:	d0cc      	beq.n	800675e <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 80067c4:	2003      	movs	r0, #3
 80067c6:	e7d5      	b.n	8006774 <HAL_UART_Init+0x7c>
 80067c8:	ffffb7ff 	.word	0xffffb7ff
 80067cc:	01ffffff 	.word	0x01ffffff

080067d0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80067d0:	b570      	push	{r4, r5, r6, lr}

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80067d2:	2484      	movs	r4, #132	; 0x84
 80067d4:	5d03      	ldrb	r3, [r0, r4]
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d012      	beq.n	8006800 <HAL_UARTEx_DisableFifoMode+0x30>

  huart->gState = HAL_UART_STATE_BUSY;
 80067da:	2588      	movs	r5, #136	; 0x88
 80067dc:	2324      	movs	r3, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067de:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 80067e0:	5143      	str	r3, [r0, r5]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067e2:	6803      	ldr	r3, [r0, #0]
 80067e4:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80067e6:	6819      	ldr	r1, [r3, #0]
 80067e8:	43b1      	bics	r1, r6
 80067ea:	6019      	str	r1, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80067ec:	4905      	ldr	r1, [pc, #20]	; (8006804 <HAL_UARTEx_DisableFifoMode+0x34>)
 80067ee:	400a      	ands	r2, r1
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80067f0:	2100      	movs	r1, #0
 80067f2:	6641      	str	r1, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067f6:	2320      	movs	r3, #32
 80067f8:	5143      	str	r3, [r0, r5]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067fa:	5501      	strb	r1, [r0, r4]

  return HAL_OK;
 80067fc:	2000      	movs	r0, #0
}
 80067fe:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8006800:	2002      	movs	r0, #2
 8006802:	e7fc      	b.n	80067fe <HAL_UARTEx_DisableFifoMode+0x2e>
 8006804:	dfffffff 	.word	0xdfffffff

08006808 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800680a:	46d6      	mov	lr, sl
 800680c:	464f      	mov	r7, r9
 800680e:	4646      	mov	r6, r8
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006810:	2384      	movs	r3, #132	; 0x84
{
 8006812:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(huart);
 8006814:	5cc3      	ldrb	r3, [r0, r3]
{
 8006816:	0004      	movs	r4, r0
 8006818:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 800681a:	2b01      	cmp	r3, #1
 800681c:	d03d      	beq.n	800689a <HAL_UARTEx_SetTxFifoThreshold+0x92>

  huart->gState = HAL_UART_STATE_BUSY;
 800681e:	2388      	movs	r3, #136	; 0x88
 8006820:	2124      	movs	r1, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006822:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006824:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006826:	682e      	ldr	r6, [r5, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006828:	682b      	ldr	r3, [r5, #0]
 800682a:	3923      	subs	r1, #35	; 0x23
 800682c:	438b      	bics	r3, r1
 800682e:	602b      	str	r3, [r5, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006830:	68ab      	ldr	r3, [r5, #8]
 8006832:	00db      	lsls	r3, r3, #3
 8006834:	08d9      	lsrs	r1, r3, #3
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006836:	6e43      	ldr	r3, [r0, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006838:	4311      	orrs	r1, r2
 800683a:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800683c:	2b00      	cmp	r3, #0
 800683e:	d029      	beq.n	8006894 <HAL_UARTEx_SetTxFifoThreshold+0x8c>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006840:	68ab      	ldr	r3, [r5, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006842:	4a17      	ldr	r2, [pc, #92]	; (80068a0 <HAL_UARTEx_SetTxFifoThreshold+0x98>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006844:	4698      	mov	r8, r3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006846:	4692      	mov	sl, r2
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006848:	68ab      	ldr	r3, [r5, #8]
 800684a:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800684c:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 800684e:	4a15      	ldr	r2, [pc, #84]	; (80068a4 <HAL_UARTEx_SetTxFifoThreshold+0x9c>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006850:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006852:	5cd1      	ldrb	r1, [r2, r3]
 8006854:	4691      	mov	r9, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006856:	f7f9 fcfb 	bl	8000250 <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800685a:	4643      	mov	r3, r8
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800685c:	4652      	mov	r2, sl
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800685e:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006860:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006862:	b287      	uxth	r7, r0
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006864:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 8006866:	464a      	mov	r2, r9
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006868:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 800686a:	5cd1      	ldrb	r1, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800686c:	f7f9 fcf0 	bl	8000250 <__divsi3>
 8006870:	b280      	uxth	r0, r0
 8006872:	2368      	movs	r3, #104	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 8006874:	2220      	movs	r2, #32
 8006876:	52e0      	strh	r0, [r4, r3]
 8006878:	3302      	adds	r3, #2
 800687a:	52e7      	strh	r7, [r4, r3]
 800687c:	331e      	adds	r3, #30
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800687e:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006880:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 8006882:	2200      	movs	r2, #0
  return HAL_OK;
 8006884:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 8006886:	3b04      	subs	r3, #4
 8006888:	54e2      	strb	r2, [r4, r3]
}
 800688a:	bce0      	pop	{r5, r6, r7}
 800688c:	46ba      	mov	sl, r7
 800688e:	46b1      	mov	r9, r6
 8006890:	46a8      	mov	r8, r5
 8006892:	bdf0      	pop	{r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 8006894:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 8006896:	2701      	movs	r7, #1
 8006898:	e7eb      	b.n	8006872 <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  __HAL_LOCK(huart);
 800689a:	2002      	movs	r0, #2
 800689c:	e7f5      	b.n	800688a <HAL_UARTEx_SetTxFifoThreshold+0x82>
 800689e:	46c0      	nop			; (mov r8, r8)
 80068a0:	0800b5a0 	.word	0x0800b5a0
 80068a4:	0800b598 	.word	0x0800b598

080068a8 <HAL_UARTEx_SetRxFifoThreshold>:
{
 80068a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068aa:	46d6      	mov	lr, sl
 80068ac:	464f      	mov	r7, r9
 80068ae:	4646      	mov	r6, r8
  __HAL_LOCK(huart);
 80068b0:	2384      	movs	r3, #132	; 0x84
{
 80068b2:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(huart);
 80068b4:	5cc3      	ldrb	r3, [r0, r3]
{
 80068b6:	0004      	movs	r4, r0
 80068b8:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d03d      	beq.n	800693a <HAL_UARTEx_SetRxFifoThreshold+0x92>
  huart->gState = HAL_UART_STATE_BUSY;
 80068be:	2388      	movs	r3, #136	; 0x88
 80068c0:	2124      	movs	r1, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068c2:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80068c4:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068c6:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80068c8:	682b      	ldr	r3, [r5, #0]
 80068ca:	3923      	subs	r1, #35	; 0x23
 80068cc:	438b      	bics	r3, r1
 80068ce:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80068d0:	68a9      	ldr	r1, [r5, #8]
 80068d2:	4b1b      	ldr	r3, [pc, #108]	; (8006940 <HAL_UARTEx_SetRxFifoThreshold+0x98>)
 80068d4:	4019      	ands	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80068d6:	6e43      	ldr	r3, [r0, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80068d8:	4311      	orrs	r1, r2
 80068da:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d029      	beq.n	8006934 <HAL_UARTEx_SetRxFifoThreshold+0x8c>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068e0:	68ab      	ldr	r3, [r5, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068e2:	4a18      	ldr	r2, [pc, #96]	; (8006944 <HAL_UARTEx_SetRxFifoThreshold+0x9c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068e4:	4698      	mov	r8, r3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068e6:	4692      	mov	sl, r2
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80068e8:	68ab      	ldr	r3, [r5, #8]
 80068ea:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068ec:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 80068ee:	4a16      	ldr	r2, [pc, #88]	; (8006948 <HAL_UARTEx_SetRxFifoThreshold+0xa0>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068f0:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80068f2:	5cd1      	ldrb	r1, [r2, r3]
 80068f4:	4691      	mov	r9, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068f6:	f7f9 fcab 	bl	8000250 <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068fa:	4643      	mov	r3, r8
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068fc:	4652      	mov	r2, sl
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068fe:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006900:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006902:	b287      	uxth	r7, r0
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006904:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 8006906:	464a      	mov	r2, r9
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006908:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 800690a:	5cd1      	ldrb	r1, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800690c:	f7f9 fca0 	bl	8000250 <__divsi3>
 8006910:	b280      	uxth	r0, r0
 8006912:	2368      	movs	r3, #104	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 8006914:	2220      	movs	r2, #32
 8006916:	52e0      	strh	r0, [r4, r3]
 8006918:	3302      	adds	r3, #2
 800691a:	52e7      	strh	r7, [r4, r3]
 800691c:	331e      	adds	r3, #30
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800691e:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006920:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 8006922:	2200      	movs	r2, #0
  return HAL_OK;
 8006924:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 8006926:	3b04      	subs	r3, #4
 8006928:	54e2      	strb	r2, [r4, r3]
}
 800692a:	bce0      	pop	{r5, r6, r7}
 800692c:	46ba      	mov	sl, r7
 800692e:	46b1      	mov	r9, r6
 8006930:	46a8      	mov	r8, r5
 8006932:	bdf0      	pop	{r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 8006934:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 8006936:	2701      	movs	r7, #1
 8006938:	e7eb      	b.n	8006912 <HAL_UARTEx_SetRxFifoThreshold+0x6a>
  __HAL_LOCK(huart);
 800693a:	2002      	movs	r0, #2
 800693c:	e7f5      	b.n	800692a <HAL_UARTEx_SetRxFifoThreshold+0x82>
 800693e:	46c0      	nop			; (mov r8, r8)
 8006940:	f1ffffff 	.word	0xf1ffffff
 8006944:	0800b5a0 	.word	0x0800b5a0
 8006948:	0800b598 	.word	0x0800b598

0800694c <atoi>:
 800694c:	b510      	push	{r4, lr}
 800694e:	220a      	movs	r2, #10
 8006950:	2100      	movs	r1, #0
 8006952:	f001 fe9b 	bl	800868c <strtol>
 8006956:	bd10      	pop	{r4, pc}

08006958 <__errno>:
 8006958:	4b01      	ldr	r3, [pc, #4]	; (8006960 <__errno+0x8>)
 800695a:	6818      	ldr	r0, [r3, #0]
 800695c:	4770      	bx	lr
 800695e:	46c0      	nop			; (mov r8, r8)
 8006960:	2000000c 	.word	0x2000000c

08006964 <__libc_init_array>:
 8006964:	b570      	push	{r4, r5, r6, lr}
 8006966:	2600      	movs	r6, #0
 8006968:	4d0c      	ldr	r5, [pc, #48]	; (800699c <__libc_init_array+0x38>)
 800696a:	4c0d      	ldr	r4, [pc, #52]	; (80069a0 <__libc_init_array+0x3c>)
 800696c:	1b64      	subs	r4, r4, r5
 800696e:	10a4      	asrs	r4, r4, #2
 8006970:	42a6      	cmp	r6, r4
 8006972:	d109      	bne.n	8006988 <__libc_init_array+0x24>
 8006974:	2600      	movs	r6, #0
 8006976:	f004 fd53 	bl	800b420 <_init>
 800697a:	4d0a      	ldr	r5, [pc, #40]	; (80069a4 <__libc_init_array+0x40>)
 800697c:	4c0a      	ldr	r4, [pc, #40]	; (80069a8 <__libc_init_array+0x44>)
 800697e:	1b64      	subs	r4, r4, r5
 8006980:	10a4      	asrs	r4, r4, #2
 8006982:	42a6      	cmp	r6, r4
 8006984:	d105      	bne.n	8006992 <__libc_init_array+0x2e>
 8006986:	bd70      	pop	{r4, r5, r6, pc}
 8006988:	00b3      	lsls	r3, r6, #2
 800698a:	58eb      	ldr	r3, [r5, r3]
 800698c:	4798      	blx	r3
 800698e:	3601      	adds	r6, #1
 8006990:	e7ee      	b.n	8006970 <__libc_init_array+0xc>
 8006992:	00b3      	lsls	r3, r6, #2
 8006994:	58eb      	ldr	r3, [r5, r3]
 8006996:	4798      	blx	r3
 8006998:	3601      	adds	r6, #1
 800699a:	e7f2      	b.n	8006982 <__libc_init_array+0x1e>
 800699c:	0800ba5c 	.word	0x0800ba5c
 80069a0:	0800ba5c 	.word	0x0800ba5c
 80069a4:	0800ba5c 	.word	0x0800ba5c
 80069a8:	0800ba60 	.word	0x0800ba60

080069ac <malloc>:
 80069ac:	b510      	push	{r4, lr}
 80069ae:	4b03      	ldr	r3, [pc, #12]	; (80069bc <malloc+0x10>)
 80069b0:	0001      	movs	r1, r0
 80069b2:	6818      	ldr	r0, [r3, #0]
 80069b4:	f000 f882 	bl	8006abc <_malloc_r>
 80069b8:	bd10      	pop	{r4, pc}
 80069ba:	46c0      	nop			; (mov r8, r8)
 80069bc:	2000000c 	.word	0x2000000c

080069c0 <memcpy>:
 80069c0:	2300      	movs	r3, #0
 80069c2:	b510      	push	{r4, lr}
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d100      	bne.n	80069ca <memcpy+0xa>
 80069c8:	bd10      	pop	{r4, pc}
 80069ca:	5ccc      	ldrb	r4, [r1, r3]
 80069cc:	54c4      	strb	r4, [r0, r3]
 80069ce:	3301      	adds	r3, #1
 80069d0:	e7f8      	b.n	80069c4 <memcpy+0x4>

080069d2 <memset>:
 80069d2:	0003      	movs	r3, r0
 80069d4:	1882      	adds	r2, r0, r2
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d100      	bne.n	80069dc <memset+0xa>
 80069da:	4770      	bx	lr
 80069dc:	7019      	strb	r1, [r3, #0]
 80069de:	3301      	adds	r3, #1
 80069e0:	e7f9      	b.n	80069d6 <memset+0x4>
	...

080069e4 <_free_r>:
 80069e4:	b570      	push	{r4, r5, r6, lr}
 80069e6:	0005      	movs	r5, r0
 80069e8:	2900      	cmp	r1, #0
 80069ea:	d010      	beq.n	8006a0e <_free_r+0x2a>
 80069ec:	1f0c      	subs	r4, r1, #4
 80069ee:	6823      	ldr	r3, [r4, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	da00      	bge.n	80069f6 <_free_r+0x12>
 80069f4:	18e4      	adds	r4, r4, r3
 80069f6:	0028      	movs	r0, r5
 80069f8:	f003 f890 	bl	8009b1c <__malloc_lock>
 80069fc:	4a1d      	ldr	r2, [pc, #116]	; (8006a74 <_free_r+0x90>)
 80069fe:	6813      	ldr	r3, [r2, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d105      	bne.n	8006a10 <_free_r+0x2c>
 8006a04:	6063      	str	r3, [r4, #4]
 8006a06:	6014      	str	r4, [r2, #0]
 8006a08:	0028      	movs	r0, r5
 8006a0a:	f003 f88f 	bl	8009b2c <__malloc_unlock>
 8006a0e:	bd70      	pop	{r4, r5, r6, pc}
 8006a10:	42a3      	cmp	r3, r4
 8006a12:	d908      	bls.n	8006a26 <_free_r+0x42>
 8006a14:	6821      	ldr	r1, [r4, #0]
 8006a16:	1860      	adds	r0, r4, r1
 8006a18:	4283      	cmp	r3, r0
 8006a1a:	d1f3      	bne.n	8006a04 <_free_r+0x20>
 8006a1c:	6818      	ldr	r0, [r3, #0]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	1841      	adds	r1, r0, r1
 8006a22:	6021      	str	r1, [r4, #0]
 8006a24:	e7ee      	b.n	8006a04 <_free_r+0x20>
 8006a26:	001a      	movs	r2, r3
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d001      	beq.n	8006a32 <_free_r+0x4e>
 8006a2e:	42a3      	cmp	r3, r4
 8006a30:	d9f9      	bls.n	8006a26 <_free_r+0x42>
 8006a32:	6811      	ldr	r1, [r2, #0]
 8006a34:	1850      	adds	r0, r2, r1
 8006a36:	42a0      	cmp	r0, r4
 8006a38:	d10b      	bne.n	8006a52 <_free_r+0x6e>
 8006a3a:	6820      	ldr	r0, [r4, #0]
 8006a3c:	1809      	adds	r1, r1, r0
 8006a3e:	1850      	adds	r0, r2, r1
 8006a40:	6011      	str	r1, [r2, #0]
 8006a42:	4283      	cmp	r3, r0
 8006a44:	d1e0      	bne.n	8006a08 <_free_r+0x24>
 8006a46:	6818      	ldr	r0, [r3, #0]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	1841      	adds	r1, r0, r1
 8006a4c:	6011      	str	r1, [r2, #0]
 8006a4e:	6053      	str	r3, [r2, #4]
 8006a50:	e7da      	b.n	8006a08 <_free_r+0x24>
 8006a52:	42a0      	cmp	r0, r4
 8006a54:	d902      	bls.n	8006a5c <_free_r+0x78>
 8006a56:	230c      	movs	r3, #12
 8006a58:	602b      	str	r3, [r5, #0]
 8006a5a:	e7d5      	b.n	8006a08 <_free_r+0x24>
 8006a5c:	6821      	ldr	r1, [r4, #0]
 8006a5e:	1860      	adds	r0, r4, r1
 8006a60:	4283      	cmp	r3, r0
 8006a62:	d103      	bne.n	8006a6c <_free_r+0x88>
 8006a64:	6818      	ldr	r0, [r3, #0]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	1841      	adds	r1, r0, r1
 8006a6a:	6021      	str	r1, [r4, #0]
 8006a6c:	6063      	str	r3, [r4, #4]
 8006a6e:	6054      	str	r4, [r2, #4]
 8006a70:	e7ca      	b.n	8006a08 <_free_r+0x24>
 8006a72:	46c0      	nop			; (mov r8, r8)
 8006a74:	2000053c 	.word	0x2000053c

08006a78 <sbrk_aligned>:
 8006a78:	b570      	push	{r4, r5, r6, lr}
 8006a7a:	4e0f      	ldr	r6, [pc, #60]	; (8006ab8 <sbrk_aligned+0x40>)
 8006a7c:	000d      	movs	r5, r1
 8006a7e:	6831      	ldr	r1, [r6, #0]
 8006a80:	0004      	movs	r4, r0
 8006a82:	2900      	cmp	r1, #0
 8006a84:	d102      	bne.n	8006a8c <sbrk_aligned+0x14>
 8006a86:	f000 ff05 	bl	8007894 <_sbrk_r>
 8006a8a:	6030      	str	r0, [r6, #0]
 8006a8c:	0029      	movs	r1, r5
 8006a8e:	0020      	movs	r0, r4
 8006a90:	f000 ff00 	bl	8007894 <_sbrk_r>
 8006a94:	1c43      	adds	r3, r0, #1
 8006a96:	d00a      	beq.n	8006aae <sbrk_aligned+0x36>
 8006a98:	2303      	movs	r3, #3
 8006a9a:	1cc5      	adds	r5, r0, #3
 8006a9c:	439d      	bics	r5, r3
 8006a9e:	42a8      	cmp	r0, r5
 8006aa0:	d007      	beq.n	8006ab2 <sbrk_aligned+0x3a>
 8006aa2:	1a29      	subs	r1, r5, r0
 8006aa4:	0020      	movs	r0, r4
 8006aa6:	f000 fef5 	bl	8007894 <_sbrk_r>
 8006aaa:	1c43      	adds	r3, r0, #1
 8006aac:	d101      	bne.n	8006ab2 <sbrk_aligned+0x3a>
 8006aae:	2501      	movs	r5, #1
 8006ab0:	426d      	negs	r5, r5
 8006ab2:	0028      	movs	r0, r5
 8006ab4:	bd70      	pop	{r4, r5, r6, pc}
 8006ab6:	46c0      	nop			; (mov r8, r8)
 8006ab8:	20000540 	.word	0x20000540

08006abc <_malloc_r>:
 8006abc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006abe:	2203      	movs	r2, #3
 8006ac0:	1ccb      	adds	r3, r1, #3
 8006ac2:	4393      	bics	r3, r2
 8006ac4:	3308      	adds	r3, #8
 8006ac6:	0006      	movs	r6, r0
 8006ac8:	001f      	movs	r7, r3
 8006aca:	2b0c      	cmp	r3, #12
 8006acc:	d232      	bcs.n	8006b34 <_malloc_r+0x78>
 8006ace:	270c      	movs	r7, #12
 8006ad0:	42b9      	cmp	r1, r7
 8006ad2:	d831      	bhi.n	8006b38 <_malloc_r+0x7c>
 8006ad4:	0030      	movs	r0, r6
 8006ad6:	f003 f821 	bl	8009b1c <__malloc_lock>
 8006ada:	4d32      	ldr	r5, [pc, #200]	; (8006ba4 <_malloc_r+0xe8>)
 8006adc:	682b      	ldr	r3, [r5, #0]
 8006ade:	001c      	movs	r4, r3
 8006ae0:	2c00      	cmp	r4, #0
 8006ae2:	d12e      	bne.n	8006b42 <_malloc_r+0x86>
 8006ae4:	0039      	movs	r1, r7
 8006ae6:	0030      	movs	r0, r6
 8006ae8:	f7ff ffc6 	bl	8006a78 <sbrk_aligned>
 8006aec:	0004      	movs	r4, r0
 8006aee:	1c43      	adds	r3, r0, #1
 8006af0:	d11e      	bne.n	8006b30 <_malloc_r+0x74>
 8006af2:	682c      	ldr	r4, [r5, #0]
 8006af4:	0025      	movs	r5, r4
 8006af6:	2d00      	cmp	r5, #0
 8006af8:	d14a      	bne.n	8006b90 <_malloc_r+0xd4>
 8006afa:	6823      	ldr	r3, [r4, #0]
 8006afc:	0029      	movs	r1, r5
 8006afe:	18e3      	adds	r3, r4, r3
 8006b00:	0030      	movs	r0, r6
 8006b02:	9301      	str	r3, [sp, #4]
 8006b04:	f000 fec6 	bl	8007894 <_sbrk_r>
 8006b08:	9b01      	ldr	r3, [sp, #4]
 8006b0a:	4283      	cmp	r3, r0
 8006b0c:	d143      	bne.n	8006b96 <_malloc_r+0xda>
 8006b0e:	6823      	ldr	r3, [r4, #0]
 8006b10:	3703      	adds	r7, #3
 8006b12:	1aff      	subs	r7, r7, r3
 8006b14:	2303      	movs	r3, #3
 8006b16:	439f      	bics	r7, r3
 8006b18:	3708      	adds	r7, #8
 8006b1a:	2f0c      	cmp	r7, #12
 8006b1c:	d200      	bcs.n	8006b20 <_malloc_r+0x64>
 8006b1e:	270c      	movs	r7, #12
 8006b20:	0039      	movs	r1, r7
 8006b22:	0030      	movs	r0, r6
 8006b24:	f7ff ffa8 	bl	8006a78 <sbrk_aligned>
 8006b28:	1c43      	adds	r3, r0, #1
 8006b2a:	d034      	beq.n	8006b96 <_malloc_r+0xda>
 8006b2c:	6823      	ldr	r3, [r4, #0]
 8006b2e:	19df      	adds	r7, r3, r7
 8006b30:	6027      	str	r7, [r4, #0]
 8006b32:	e013      	b.n	8006b5c <_malloc_r+0xa0>
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	dacb      	bge.n	8006ad0 <_malloc_r+0x14>
 8006b38:	230c      	movs	r3, #12
 8006b3a:	2500      	movs	r5, #0
 8006b3c:	6033      	str	r3, [r6, #0]
 8006b3e:	0028      	movs	r0, r5
 8006b40:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b42:	6822      	ldr	r2, [r4, #0]
 8006b44:	1bd1      	subs	r1, r2, r7
 8006b46:	d420      	bmi.n	8006b8a <_malloc_r+0xce>
 8006b48:	290b      	cmp	r1, #11
 8006b4a:	d917      	bls.n	8006b7c <_malloc_r+0xc0>
 8006b4c:	19e2      	adds	r2, r4, r7
 8006b4e:	6027      	str	r7, [r4, #0]
 8006b50:	42a3      	cmp	r3, r4
 8006b52:	d111      	bne.n	8006b78 <_malloc_r+0xbc>
 8006b54:	602a      	str	r2, [r5, #0]
 8006b56:	6863      	ldr	r3, [r4, #4]
 8006b58:	6011      	str	r1, [r2, #0]
 8006b5a:	6053      	str	r3, [r2, #4]
 8006b5c:	0030      	movs	r0, r6
 8006b5e:	0025      	movs	r5, r4
 8006b60:	f002 ffe4 	bl	8009b2c <__malloc_unlock>
 8006b64:	2207      	movs	r2, #7
 8006b66:	350b      	adds	r5, #11
 8006b68:	1d23      	adds	r3, r4, #4
 8006b6a:	4395      	bics	r5, r2
 8006b6c:	1aea      	subs	r2, r5, r3
 8006b6e:	429d      	cmp	r5, r3
 8006b70:	d0e5      	beq.n	8006b3e <_malloc_r+0x82>
 8006b72:	1b5b      	subs	r3, r3, r5
 8006b74:	50a3      	str	r3, [r4, r2]
 8006b76:	e7e2      	b.n	8006b3e <_malloc_r+0x82>
 8006b78:	605a      	str	r2, [r3, #4]
 8006b7a:	e7ec      	b.n	8006b56 <_malloc_r+0x9a>
 8006b7c:	6862      	ldr	r2, [r4, #4]
 8006b7e:	42a3      	cmp	r3, r4
 8006b80:	d101      	bne.n	8006b86 <_malloc_r+0xca>
 8006b82:	602a      	str	r2, [r5, #0]
 8006b84:	e7ea      	b.n	8006b5c <_malloc_r+0xa0>
 8006b86:	605a      	str	r2, [r3, #4]
 8006b88:	e7e8      	b.n	8006b5c <_malloc_r+0xa0>
 8006b8a:	0023      	movs	r3, r4
 8006b8c:	6864      	ldr	r4, [r4, #4]
 8006b8e:	e7a7      	b.n	8006ae0 <_malloc_r+0x24>
 8006b90:	002c      	movs	r4, r5
 8006b92:	686d      	ldr	r5, [r5, #4]
 8006b94:	e7af      	b.n	8006af6 <_malloc_r+0x3a>
 8006b96:	230c      	movs	r3, #12
 8006b98:	0030      	movs	r0, r6
 8006b9a:	6033      	str	r3, [r6, #0]
 8006b9c:	f002 ffc6 	bl	8009b2c <__malloc_unlock>
 8006ba0:	e7cd      	b.n	8006b3e <_malloc_r+0x82>
 8006ba2:	46c0      	nop			; (mov r8, r8)
 8006ba4:	2000053c 	.word	0x2000053c

08006ba8 <__cvt>:
 8006ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006baa:	001e      	movs	r6, r3
 8006bac:	2300      	movs	r3, #0
 8006bae:	0014      	movs	r4, r2
 8006bb0:	b08b      	sub	sp, #44	; 0x2c
 8006bb2:	429e      	cmp	r6, r3
 8006bb4:	da04      	bge.n	8006bc0 <__cvt+0x18>
 8006bb6:	2180      	movs	r1, #128	; 0x80
 8006bb8:	0609      	lsls	r1, r1, #24
 8006bba:	1873      	adds	r3, r6, r1
 8006bbc:	001e      	movs	r6, r3
 8006bbe:	232d      	movs	r3, #45	; 0x2d
 8006bc0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006bc2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006bc4:	7013      	strb	r3, [r2, #0]
 8006bc6:	2320      	movs	r3, #32
 8006bc8:	2203      	movs	r2, #3
 8006bca:	439f      	bics	r7, r3
 8006bcc:	2f46      	cmp	r7, #70	; 0x46
 8006bce:	d007      	beq.n	8006be0 <__cvt+0x38>
 8006bd0:	003b      	movs	r3, r7
 8006bd2:	3b45      	subs	r3, #69	; 0x45
 8006bd4:	4259      	negs	r1, r3
 8006bd6:	414b      	adcs	r3, r1
 8006bd8:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006bda:	3a01      	subs	r2, #1
 8006bdc:	18cb      	adds	r3, r1, r3
 8006bde:	9310      	str	r3, [sp, #64]	; 0x40
 8006be0:	ab09      	add	r3, sp, #36	; 0x24
 8006be2:	9304      	str	r3, [sp, #16]
 8006be4:	ab08      	add	r3, sp, #32
 8006be6:	9303      	str	r3, [sp, #12]
 8006be8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006bea:	9200      	str	r2, [sp, #0]
 8006bec:	9302      	str	r3, [sp, #8]
 8006bee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006bf0:	0022      	movs	r2, r4
 8006bf2:	9301      	str	r3, [sp, #4]
 8006bf4:	0033      	movs	r3, r6
 8006bf6:	f001 fde1 	bl	80087bc <_dtoa_r>
 8006bfa:	0005      	movs	r5, r0
 8006bfc:	2f47      	cmp	r7, #71	; 0x47
 8006bfe:	d102      	bne.n	8006c06 <__cvt+0x5e>
 8006c00:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c02:	07db      	lsls	r3, r3, #31
 8006c04:	d528      	bpl.n	8006c58 <__cvt+0xb0>
 8006c06:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c08:	18eb      	adds	r3, r5, r3
 8006c0a:	9307      	str	r3, [sp, #28]
 8006c0c:	2f46      	cmp	r7, #70	; 0x46
 8006c0e:	d114      	bne.n	8006c3a <__cvt+0x92>
 8006c10:	782b      	ldrb	r3, [r5, #0]
 8006c12:	2b30      	cmp	r3, #48	; 0x30
 8006c14:	d10c      	bne.n	8006c30 <__cvt+0x88>
 8006c16:	2200      	movs	r2, #0
 8006c18:	2300      	movs	r3, #0
 8006c1a:	0020      	movs	r0, r4
 8006c1c:	0031      	movs	r1, r6
 8006c1e:	f7f9 fc13 	bl	8000448 <__aeabi_dcmpeq>
 8006c22:	2800      	cmp	r0, #0
 8006c24:	d104      	bne.n	8006c30 <__cvt+0x88>
 8006c26:	2301      	movs	r3, #1
 8006c28:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006c2a:	1a9b      	subs	r3, r3, r2
 8006c2c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006c2e:	6013      	str	r3, [r2, #0]
 8006c30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006c32:	9a07      	ldr	r2, [sp, #28]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	18d3      	adds	r3, r2, r3
 8006c38:	9307      	str	r3, [sp, #28]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	0020      	movs	r0, r4
 8006c40:	0031      	movs	r1, r6
 8006c42:	f7f9 fc01 	bl	8000448 <__aeabi_dcmpeq>
 8006c46:	2800      	cmp	r0, #0
 8006c48:	d001      	beq.n	8006c4e <__cvt+0xa6>
 8006c4a:	9b07      	ldr	r3, [sp, #28]
 8006c4c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c4e:	2230      	movs	r2, #48	; 0x30
 8006c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c52:	9907      	ldr	r1, [sp, #28]
 8006c54:	428b      	cmp	r3, r1
 8006c56:	d306      	bcc.n	8006c66 <__cvt+0xbe>
 8006c58:	0028      	movs	r0, r5
 8006c5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c5c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006c5e:	1b5b      	subs	r3, r3, r5
 8006c60:	6013      	str	r3, [r2, #0]
 8006c62:	b00b      	add	sp, #44	; 0x2c
 8006c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c66:	1c59      	adds	r1, r3, #1
 8006c68:	9109      	str	r1, [sp, #36]	; 0x24
 8006c6a:	701a      	strb	r2, [r3, #0]
 8006c6c:	e7f0      	b.n	8006c50 <__cvt+0xa8>

08006c6e <__exponent>:
 8006c6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c70:	1c83      	adds	r3, r0, #2
 8006c72:	b087      	sub	sp, #28
 8006c74:	9303      	str	r3, [sp, #12]
 8006c76:	0005      	movs	r5, r0
 8006c78:	000c      	movs	r4, r1
 8006c7a:	232b      	movs	r3, #43	; 0x2b
 8006c7c:	7002      	strb	r2, [r0, #0]
 8006c7e:	2900      	cmp	r1, #0
 8006c80:	da01      	bge.n	8006c86 <__exponent+0x18>
 8006c82:	424c      	negs	r4, r1
 8006c84:	3302      	adds	r3, #2
 8006c86:	706b      	strb	r3, [r5, #1]
 8006c88:	2c09      	cmp	r4, #9
 8006c8a:	dd31      	ble.n	8006cf0 <__exponent+0x82>
 8006c8c:	270a      	movs	r7, #10
 8006c8e:	ab04      	add	r3, sp, #16
 8006c90:	1dde      	adds	r6, r3, #7
 8006c92:	0020      	movs	r0, r4
 8006c94:	0039      	movs	r1, r7
 8006c96:	9601      	str	r6, [sp, #4]
 8006c98:	f7f9 fbc0 	bl	800041c <__aeabi_idivmod>
 8006c9c:	3e01      	subs	r6, #1
 8006c9e:	3130      	adds	r1, #48	; 0x30
 8006ca0:	0020      	movs	r0, r4
 8006ca2:	7031      	strb	r1, [r6, #0]
 8006ca4:	0039      	movs	r1, r7
 8006ca6:	9402      	str	r4, [sp, #8]
 8006ca8:	f7f9 fad2 	bl	8000250 <__divsi3>
 8006cac:	9b02      	ldr	r3, [sp, #8]
 8006cae:	0004      	movs	r4, r0
 8006cb0:	2b63      	cmp	r3, #99	; 0x63
 8006cb2:	dcee      	bgt.n	8006c92 <__exponent+0x24>
 8006cb4:	9b01      	ldr	r3, [sp, #4]
 8006cb6:	3430      	adds	r4, #48	; 0x30
 8006cb8:	1e9a      	subs	r2, r3, #2
 8006cba:	0013      	movs	r3, r2
 8006cbc:	9903      	ldr	r1, [sp, #12]
 8006cbe:	7014      	strb	r4, [r2, #0]
 8006cc0:	a804      	add	r0, sp, #16
 8006cc2:	3007      	adds	r0, #7
 8006cc4:	4298      	cmp	r0, r3
 8006cc6:	d80e      	bhi.n	8006ce6 <__exponent+0x78>
 8006cc8:	ab04      	add	r3, sp, #16
 8006cca:	3307      	adds	r3, #7
 8006ccc:	2000      	movs	r0, #0
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d804      	bhi.n	8006cdc <__exponent+0x6e>
 8006cd2:	ab04      	add	r3, sp, #16
 8006cd4:	3009      	adds	r0, #9
 8006cd6:	18c0      	adds	r0, r0, r3
 8006cd8:	9b01      	ldr	r3, [sp, #4]
 8006cda:	1ac0      	subs	r0, r0, r3
 8006cdc:	9b03      	ldr	r3, [sp, #12]
 8006cde:	1818      	adds	r0, r3, r0
 8006ce0:	1b40      	subs	r0, r0, r5
 8006ce2:	b007      	add	sp, #28
 8006ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ce6:	7818      	ldrb	r0, [r3, #0]
 8006ce8:	3301      	adds	r3, #1
 8006cea:	7008      	strb	r0, [r1, #0]
 8006cec:	3101      	adds	r1, #1
 8006cee:	e7e7      	b.n	8006cc0 <__exponent+0x52>
 8006cf0:	2330      	movs	r3, #48	; 0x30
 8006cf2:	18e4      	adds	r4, r4, r3
 8006cf4:	70ab      	strb	r3, [r5, #2]
 8006cf6:	1d28      	adds	r0, r5, #4
 8006cf8:	70ec      	strb	r4, [r5, #3]
 8006cfa:	e7f1      	b.n	8006ce0 <__exponent+0x72>

08006cfc <_printf_float>:
 8006cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cfe:	b095      	sub	sp, #84	; 0x54
 8006d00:	000c      	movs	r4, r1
 8006d02:	9209      	str	r2, [sp, #36]	; 0x24
 8006d04:	001e      	movs	r6, r3
 8006d06:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006d08:	0007      	movs	r7, r0
 8006d0a:	f002 fee5 	bl	8009ad8 <_localeconv_r>
 8006d0e:	6803      	ldr	r3, [r0, #0]
 8006d10:	0018      	movs	r0, r3
 8006d12:	930c      	str	r3, [sp, #48]	; 0x30
 8006d14:	f7f9 f9f6 	bl	8000104 <strlen>
 8006d18:	2300      	movs	r3, #0
 8006d1a:	9312      	str	r3, [sp, #72]	; 0x48
 8006d1c:	7e23      	ldrb	r3, [r4, #24]
 8006d1e:	2207      	movs	r2, #7
 8006d20:	930a      	str	r3, [sp, #40]	; 0x28
 8006d22:	6823      	ldr	r3, [r4, #0]
 8006d24:	900e      	str	r0, [sp, #56]	; 0x38
 8006d26:	930d      	str	r3, [sp, #52]	; 0x34
 8006d28:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006d2a:	682b      	ldr	r3, [r5, #0]
 8006d2c:	05c9      	lsls	r1, r1, #23
 8006d2e:	d547      	bpl.n	8006dc0 <_printf_float+0xc4>
 8006d30:	189b      	adds	r3, r3, r2
 8006d32:	4393      	bics	r3, r2
 8006d34:	001a      	movs	r2, r3
 8006d36:	3208      	adds	r2, #8
 8006d38:	602a      	str	r2, [r5, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	64a2      	str	r2, [r4, #72]	; 0x48
 8006d40:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006d42:	2201      	movs	r2, #1
 8006d44:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006d46:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8006d48:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d4a:	006b      	lsls	r3, r5, #1
 8006d4c:	085b      	lsrs	r3, r3, #1
 8006d4e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d50:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006d52:	4ba7      	ldr	r3, [pc, #668]	; (8006ff0 <_printf_float+0x2f4>)
 8006d54:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006d56:	4252      	negs	r2, r2
 8006d58:	f7fb fe7a 	bl	8002a50 <__aeabi_dcmpun>
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	d131      	bne.n	8006dc4 <_printf_float+0xc8>
 8006d60:	2201      	movs	r2, #1
 8006d62:	4ba3      	ldr	r3, [pc, #652]	; (8006ff0 <_printf_float+0x2f4>)
 8006d64:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006d66:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006d68:	4252      	negs	r2, r2
 8006d6a:	f7f9 fb7d 	bl	8000468 <__aeabi_dcmple>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	d128      	bne.n	8006dc4 <_printf_float+0xc8>
 8006d72:	2200      	movs	r2, #0
 8006d74:	2300      	movs	r3, #0
 8006d76:	0029      	movs	r1, r5
 8006d78:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006d7a:	f7f9 fb6b 	bl	8000454 <__aeabi_dcmplt>
 8006d7e:	2800      	cmp	r0, #0
 8006d80:	d003      	beq.n	8006d8a <_printf_float+0x8e>
 8006d82:	0023      	movs	r3, r4
 8006d84:	222d      	movs	r2, #45	; 0x2d
 8006d86:	3343      	adds	r3, #67	; 0x43
 8006d88:	701a      	strb	r2, [r3, #0]
 8006d8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d8c:	4d99      	ldr	r5, [pc, #612]	; (8006ff4 <_printf_float+0x2f8>)
 8006d8e:	2b47      	cmp	r3, #71	; 0x47
 8006d90:	d900      	bls.n	8006d94 <_printf_float+0x98>
 8006d92:	4d99      	ldr	r5, [pc, #612]	; (8006ff8 <_printf_float+0x2fc>)
 8006d94:	2303      	movs	r3, #3
 8006d96:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d98:	6123      	str	r3, [r4, #16]
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	439a      	bics	r2, r3
 8006d9e:	2300      	movs	r3, #0
 8006da0:	6022      	str	r2, [r4, #0]
 8006da2:	930b      	str	r3, [sp, #44]	; 0x2c
 8006da4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006da6:	0021      	movs	r1, r4
 8006da8:	0038      	movs	r0, r7
 8006daa:	9600      	str	r6, [sp, #0]
 8006dac:	aa13      	add	r2, sp, #76	; 0x4c
 8006dae:	f000 f9e7 	bl	8007180 <_printf_common>
 8006db2:	1c43      	adds	r3, r0, #1
 8006db4:	d000      	beq.n	8006db8 <_printf_float+0xbc>
 8006db6:	e0a2      	b.n	8006efe <_printf_float+0x202>
 8006db8:	2001      	movs	r0, #1
 8006dba:	4240      	negs	r0, r0
 8006dbc:	b015      	add	sp, #84	; 0x54
 8006dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dc0:	3307      	adds	r3, #7
 8006dc2:	e7b6      	b.n	8006d32 <_printf_float+0x36>
 8006dc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006dc6:	002b      	movs	r3, r5
 8006dc8:	0010      	movs	r0, r2
 8006dca:	0029      	movs	r1, r5
 8006dcc:	f7fb fe40 	bl	8002a50 <__aeabi_dcmpun>
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	d00b      	beq.n	8006dec <_printf_float+0xf0>
 8006dd4:	2d00      	cmp	r5, #0
 8006dd6:	da03      	bge.n	8006de0 <_printf_float+0xe4>
 8006dd8:	0023      	movs	r3, r4
 8006dda:	222d      	movs	r2, #45	; 0x2d
 8006ddc:	3343      	adds	r3, #67	; 0x43
 8006dde:	701a      	strb	r2, [r3, #0]
 8006de0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006de2:	4d86      	ldr	r5, [pc, #536]	; (8006ffc <_printf_float+0x300>)
 8006de4:	2b47      	cmp	r3, #71	; 0x47
 8006de6:	d9d5      	bls.n	8006d94 <_printf_float+0x98>
 8006de8:	4d85      	ldr	r5, [pc, #532]	; (8007000 <_printf_float+0x304>)
 8006dea:	e7d3      	b.n	8006d94 <_printf_float+0x98>
 8006dec:	2220      	movs	r2, #32
 8006dee:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006df0:	6863      	ldr	r3, [r4, #4]
 8006df2:	4391      	bics	r1, r2
 8006df4:	910f      	str	r1, [sp, #60]	; 0x3c
 8006df6:	1c5a      	adds	r2, r3, #1
 8006df8:	d149      	bne.n	8006e8e <_printf_float+0x192>
 8006dfa:	3307      	adds	r3, #7
 8006dfc:	6063      	str	r3, [r4, #4]
 8006dfe:	2380      	movs	r3, #128	; 0x80
 8006e00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e02:	00db      	lsls	r3, r3, #3
 8006e04:	4313      	orrs	r3, r2
 8006e06:	2200      	movs	r2, #0
 8006e08:	9206      	str	r2, [sp, #24]
 8006e0a:	aa12      	add	r2, sp, #72	; 0x48
 8006e0c:	9205      	str	r2, [sp, #20]
 8006e0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e10:	a908      	add	r1, sp, #32
 8006e12:	9204      	str	r2, [sp, #16]
 8006e14:	aa11      	add	r2, sp, #68	; 0x44
 8006e16:	9203      	str	r2, [sp, #12]
 8006e18:	2223      	movs	r2, #35	; 0x23
 8006e1a:	6023      	str	r3, [r4, #0]
 8006e1c:	9301      	str	r3, [sp, #4]
 8006e1e:	6863      	ldr	r3, [r4, #4]
 8006e20:	1852      	adds	r2, r2, r1
 8006e22:	9202      	str	r2, [sp, #8]
 8006e24:	9300      	str	r3, [sp, #0]
 8006e26:	0038      	movs	r0, r7
 8006e28:	002b      	movs	r3, r5
 8006e2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e2c:	f7ff febc 	bl	8006ba8 <__cvt>
 8006e30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e32:	0005      	movs	r5, r0
 8006e34:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006e36:	2b47      	cmp	r3, #71	; 0x47
 8006e38:	d108      	bne.n	8006e4c <_printf_float+0x150>
 8006e3a:	1ccb      	adds	r3, r1, #3
 8006e3c:	db02      	blt.n	8006e44 <_printf_float+0x148>
 8006e3e:	6863      	ldr	r3, [r4, #4]
 8006e40:	4299      	cmp	r1, r3
 8006e42:	dd48      	ble.n	8006ed6 <_printf_float+0x1da>
 8006e44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e46:	3b02      	subs	r3, #2
 8006e48:	b2db      	uxtb	r3, r3
 8006e4a:	930a      	str	r3, [sp, #40]	; 0x28
 8006e4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e4e:	2b65      	cmp	r3, #101	; 0x65
 8006e50:	d824      	bhi.n	8006e9c <_printf_float+0x1a0>
 8006e52:	0020      	movs	r0, r4
 8006e54:	001a      	movs	r2, r3
 8006e56:	3901      	subs	r1, #1
 8006e58:	3050      	adds	r0, #80	; 0x50
 8006e5a:	9111      	str	r1, [sp, #68]	; 0x44
 8006e5c:	f7ff ff07 	bl	8006c6e <__exponent>
 8006e60:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e62:	900b      	str	r0, [sp, #44]	; 0x2c
 8006e64:	1813      	adds	r3, r2, r0
 8006e66:	6123      	str	r3, [r4, #16]
 8006e68:	2a01      	cmp	r2, #1
 8006e6a:	dc02      	bgt.n	8006e72 <_printf_float+0x176>
 8006e6c:	6822      	ldr	r2, [r4, #0]
 8006e6e:	07d2      	lsls	r2, r2, #31
 8006e70:	d501      	bpl.n	8006e76 <_printf_float+0x17a>
 8006e72:	3301      	adds	r3, #1
 8006e74:	6123      	str	r3, [r4, #16]
 8006e76:	2323      	movs	r3, #35	; 0x23
 8006e78:	aa08      	add	r2, sp, #32
 8006e7a:	189b      	adds	r3, r3, r2
 8006e7c:	781b      	ldrb	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d100      	bne.n	8006e84 <_printf_float+0x188>
 8006e82:	e78f      	b.n	8006da4 <_printf_float+0xa8>
 8006e84:	0023      	movs	r3, r4
 8006e86:	222d      	movs	r2, #45	; 0x2d
 8006e88:	3343      	adds	r3, #67	; 0x43
 8006e8a:	701a      	strb	r2, [r3, #0]
 8006e8c:	e78a      	b.n	8006da4 <_printf_float+0xa8>
 8006e8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006e90:	2a47      	cmp	r2, #71	; 0x47
 8006e92:	d1b4      	bne.n	8006dfe <_printf_float+0x102>
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d1b2      	bne.n	8006dfe <_printf_float+0x102>
 8006e98:	3301      	adds	r3, #1
 8006e9a:	e7af      	b.n	8006dfc <_printf_float+0x100>
 8006e9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e9e:	2b66      	cmp	r3, #102	; 0x66
 8006ea0:	d11b      	bne.n	8006eda <_printf_float+0x1de>
 8006ea2:	6863      	ldr	r3, [r4, #4]
 8006ea4:	2900      	cmp	r1, #0
 8006ea6:	dd0d      	ble.n	8006ec4 <_printf_float+0x1c8>
 8006ea8:	6121      	str	r1, [r4, #16]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d102      	bne.n	8006eb4 <_printf_float+0x1b8>
 8006eae:	6822      	ldr	r2, [r4, #0]
 8006eb0:	07d2      	lsls	r2, r2, #31
 8006eb2:	d502      	bpl.n	8006eba <_printf_float+0x1be>
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	1859      	adds	r1, r3, r1
 8006eb8:	6121      	str	r1, [r4, #16]
 8006eba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ebc:	65a3      	str	r3, [r4, #88]	; 0x58
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ec2:	e7d8      	b.n	8006e76 <_printf_float+0x17a>
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d103      	bne.n	8006ed0 <_printf_float+0x1d4>
 8006ec8:	2201      	movs	r2, #1
 8006eca:	6821      	ldr	r1, [r4, #0]
 8006ecc:	4211      	tst	r1, r2
 8006ece:	d000      	beq.n	8006ed2 <_printf_float+0x1d6>
 8006ed0:	1c9a      	adds	r2, r3, #2
 8006ed2:	6122      	str	r2, [r4, #16]
 8006ed4:	e7f1      	b.n	8006eba <_printf_float+0x1be>
 8006ed6:	2367      	movs	r3, #103	; 0x67
 8006ed8:	930a      	str	r3, [sp, #40]	; 0x28
 8006eda:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006edc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	db06      	blt.n	8006ef0 <_printf_float+0x1f4>
 8006ee2:	6822      	ldr	r2, [r4, #0]
 8006ee4:	6123      	str	r3, [r4, #16]
 8006ee6:	07d2      	lsls	r2, r2, #31
 8006ee8:	d5e7      	bpl.n	8006eba <_printf_float+0x1be>
 8006eea:	3301      	adds	r3, #1
 8006eec:	6123      	str	r3, [r4, #16]
 8006eee:	e7e4      	b.n	8006eba <_printf_float+0x1be>
 8006ef0:	2101      	movs	r1, #1
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	dc01      	bgt.n	8006efa <_printf_float+0x1fe>
 8006ef6:	1849      	adds	r1, r1, r1
 8006ef8:	1ac9      	subs	r1, r1, r3
 8006efa:	1852      	adds	r2, r2, r1
 8006efc:	e7e9      	b.n	8006ed2 <_printf_float+0x1d6>
 8006efe:	6822      	ldr	r2, [r4, #0]
 8006f00:	0553      	lsls	r3, r2, #21
 8006f02:	d407      	bmi.n	8006f14 <_printf_float+0x218>
 8006f04:	6923      	ldr	r3, [r4, #16]
 8006f06:	002a      	movs	r2, r5
 8006f08:	0038      	movs	r0, r7
 8006f0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f0c:	47b0      	blx	r6
 8006f0e:	1c43      	adds	r3, r0, #1
 8006f10:	d128      	bne.n	8006f64 <_printf_float+0x268>
 8006f12:	e751      	b.n	8006db8 <_printf_float+0xbc>
 8006f14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f16:	2b65      	cmp	r3, #101	; 0x65
 8006f18:	d800      	bhi.n	8006f1c <_printf_float+0x220>
 8006f1a:	e0e1      	b.n	80070e0 <_printf_float+0x3e4>
 8006f1c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006f1e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006f20:	2200      	movs	r2, #0
 8006f22:	2300      	movs	r3, #0
 8006f24:	f7f9 fa90 	bl	8000448 <__aeabi_dcmpeq>
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	d031      	beq.n	8006f90 <_printf_float+0x294>
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	0038      	movs	r0, r7
 8006f30:	4a34      	ldr	r2, [pc, #208]	; (8007004 <_printf_float+0x308>)
 8006f32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f34:	47b0      	blx	r6
 8006f36:	1c43      	adds	r3, r0, #1
 8006f38:	d100      	bne.n	8006f3c <_printf_float+0x240>
 8006f3a:	e73d      	b.n	8006db8 <_printf_float+0xbc>
 8006f3c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f3e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f40:	4293      	cmp	r3, r2
 8006f42:	db02      	blt.n	8006f4a <_printf_float+0x24e>
 8006f44:	6823      	ldr	r3, [r4, #0]
 8006f46:	07db      	lsls	r3, r3, #31
 8006f48:	d50c      	bpl.n	8006f64 <_printf_float+0x268>
 8006f4a:	0038      	movs	r0, r7
 8006f4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f50:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f52:	47b0      	blx	r6
 8006f54:	2500      	movs	r5, #0
 8006f56:	1c43      	adds	r3, r0, #1
 8006f58:	d100      	bne.n	8006f5c <_printf_float+0x260>
 8006f5a:	e72d      	b.n	8006db8 <_printf_float+0xbc>
 8006f5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f5e:	3b01      	subs	r3, #1
 8006f60:	42ab      	cmp	r3, r5
 8006f62:	dc0a      	bgt.n	8006f7a <_printf_float+0x27e>
 8006f64:	6823      	ldr	r3, [r4, #0]
 8006f66:	079b      	lsls	r3, r3, #30
 8006f68:	d500      	bpl.n	8006f6c <_printf_float+0x270>
 8006f6a:	e106      	b.n	800717a <_printf_float+0x47e>
 8006f6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006f6e:	68e0      	ldr	r0, [r4, #12]
 8006f70:	4298      	cmp	r0, r3
 8006f72:	db00      	blt.n	8006f76 <_printf_float+0x27a>
 8006f74:	e722      	b.n	8006dbc <_printf_float+0xc0>
 8006f76:	0018      	movs	r0, r3
 8006f78:	e720      	b.n	8006dbc <_printf_float+0xc0>
 8006f7a:	0022      	movs	r2, r4
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	0038      	movs	r0, r7
 8006f80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f82:	321a      	adds	r2, #26
 8006f84:	47b0      	blx	r6
 8006f86:	1c43      	adds	r3, r0, #1
 8006f88:	d100      	bne.n	8006f8c <_printf_float+0x290>
 8006f8a:	e715      	b.n	8006db8 <_printf_float+0xbc>
 8006f8c:	3501      	adds	r5, #1
 8006f8e:	e7e5      	b.n	8006f5c <_printf_float+0x260>
 8006f90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	dc38      	bgt.n	8007008 <_printf_float+0x30c>
 8006f96:	2301      	movs	r3, #1
 8006f98:	0038      	movs	r0, r7
 8006f9a:	4a1a      	ldr	r2, [pc, #104]	; (8007004 <_printf_float+0x308>)
 8006f9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f9e:	47b0      	blx	r6
 8006fa0:	1c43      	adds	r3, r0, #1
 8006fa2:	d100      	bne.n	8006fa6 <_printf_float+0x2aa>
 8006fa4:	e708      	b.n	8006db8 <_printf_float+0xbc>
 8006fa6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fa8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006faa:	4313      	orrs	r3, r2
 8006fac:	d102      	bne.n	8006fb4 <_printf_float+0x2b8>
 8006fae:	6823      	ldr	r3, [r4, #0]
 8006fb0:	07db      	lsls	r3, r3, #31
 8006fb2:	d5d7      	bpl.n	8006f64 <_printf_float+0x268>
 8006fb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fb6:	0038      	movs	r0, r7
 8006fb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006fba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fbc:	47b0      	blx	r6
 8006fbe:	1c43      	adds	r3, r0, #1
 8006fc0:	d100      	bne.n	8006fc4 <_printf_float+0x2c8>
 8006fc2:	e6f9      	b.n	8006db8 <_printf_float+0xbc>
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	930a      	str	r3, [sp, #40]	; 0x28
 8006fc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fcc:	425b      	negs	r3, r3
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	dc01      	bgt.n	8006fd6 <_printf_float+0x2da>
 8006fd2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006fd4:	e797      	b.n	8006f06 <_printf_float+0x20a>
 8006fd6:	0022      	movs	r2, r4
 8006fd8:	2301      	movs	r3, #1
 8006fda:	0038      	movs	r0, r7
 8006fdc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fde:	321a      	adds	r2, #26
 8006fe0:	47b0      	blx	r6
 8006fe2:	1c43      	adds	r3, r0, #1
 8006fe4:	d100      	bne.n	8006fe8 <_printf_float+0x2ec>
 8006fe6:	e6e7      	b.n	8006db8 <_printf_float+0xbc>
 8006fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fea:	3301      	adds	r3, #1
 8006fec:	e7eb      	b.n	8006fc6 <_printf_float+0x2ca>
 8006fee:	46c0      	nop			; (mov r8, r8)
 8006ff0:	7fefffff 	.word	0x7fefffff
 8006ff4:	0800b6b0 	.word	0x0800b6b0
 8006ff8:	0800b6b4 	.word	0x0800b6b4
 8006ffc:	0800b6b8 	.word	0x0800b6b8
 8007000:	0800b6bc 	.word	0x0800b6bc
 8007004:	0800b6c0 	.word	0x0800b6c0
 8007008:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800700a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800700c:	920a      	str	r2, [sp, #40]	; 0x28
 800700e:	429a      	cmp	r2, r3
 8007010:	dd00      	ble.n	8007014 <_printf_float+0x318>
 8007012:	930a      	str	r3, [sp, #40]	; 0x28
 8007014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007016:	2b00      	cmp	r3, #0
 8007018:	dc3c      	bgt.n	8007094 <_printf_float+0x398>
 800701a:	2300      	movs	r3, #0
 800701c:	930d      	str	r3, [sp, #52]	; 0x34
 800701e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007020:	43db      	mvns	r3, r3
 8007022:	17db      	asrs	r3, r3, #31
 8007024:	930f      	str	r3, [sp, #60]	; 0x3c
 8007026:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007028:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800702a:	930b      	str	r3, [sp, #44]	; 0x2c
 800702c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800702e:	4013      	ands	r3, r2
 8007030:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007032:	1ad3      	subs	r3, r2, r3
 8007034:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007036:	4293      	cmp	r3, r2
 8007038:	dc34      	bgt.n	80070a4 <_printf_float+0x3a8>
 800703a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800703c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800703e:	4293      	cmp	r3, r2
 8007040:	db3d      	blt.n	80070be <_printf_float+0x3c2>
 8007042:	6823      	ldr	r3, [r4, #0]
 8007044:	07db      	lsls	r3, r3, #31
 8007046:	d43a      	bmi.n	80070be <_printf_float+0x3c2>
 8007048:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800704a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800704c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800704e:	1ad3      	subs	r3, r2, r3
 8007050:	1a52      	subs	r2, r2, r1
 8007052:	920a      	str	r2, [sp, #40]	; 0x28
 8007054:	429a      	cmp	r2, r3
 8007056:	dd00      	ble.n	800705a <_printf_float+0x35e>
 8007058:	930a      	str	r3, [sp, #40]	; 0x28
 800705a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800705c:	2b00      	cmp	r3, #0
 800705e:	dc36      	bgt.n	80070ce <_printf_float+0x3d2>
 8007060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007062:	2500      	movs	r5, #0
 8007064:	43db      	mvns	r3, r3
 8007066:	17db      	asrs	r3, r3, #31
 8007068:	930b      	str	r3, [sp, #44]	; 0x2c
 800706a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800706c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800706e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007070:	1a9b      	subs	r3, r3, r2
 8007072:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007074:	400a      	ands	r2, r1
 8007076:	1a9b      	subs	r3, r3, r2
 8007078:	42ab      	cmp	r3, r5
 800707a:	dc00      	bgt.n	800707e <_printf_float+0x382>
 800707c:	e772      	b.n	8006f64 <_printf_float+0x268>
 800707e:	0022      	movs	r2, r4
 8007080:	2301      	movs	r3, #1
 8007082:	0038      	movs	r0, r7
 8007084:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007086:	321a      	adds	r2, #26
 8007088:	47b0      	blx	r6
 800708a:	1c43      	adds	r3, r0, #1
 800708c:	d100      	bne.n	8007090 <_printf_float+0x394>
 800708e:	e693      	b.n	8006db8 <_printf_float+0xbc>
 8007090:	3501      	adds	r5, #1
 8007092:	e7ea      	b.n	800706a <_printf_float+0x36e>
 8007094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007096:	002a      	movs	r2, r5
 8007098:	0038      	movs	r0, r7
 800709a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800709c:	47b0      	blx	r6
 800709e:	1c43      	adds	r3, r0, #1
 80070a0:	d1bb      	bne.n	800701a <_printf_float+0x31e>
 80070a2:	e689      	b.n	8006db8 <_printf_float+0xbc>
 80070a4:	0022      	movs	r2, r4
 80070a6:	2301      	movs	r3, #1
 80070a8:	0038      	movs	r0, r7
 80070aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070ac:	321a      	adds	r2, #26
 80070ae:	47b0      	blx	r6
 80070b0:	1c43      	adds	r3, r0, #1
 80070b2:	d100      	bne.n	80070b6 <_printf_float+0x3ba>
 80070b4:	e680      	b.n	8006db8 <_printf_float+0xbc>
 80070b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070b8:	3301      	adds	r3, #1
 80070ba:	930d      	str	r3, [sp, #52]	; 0x34
 80070bc:	e7b3      	b.n	8007026 <_printf_float+0x32a>
 80070be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070c0:	0038      	movs	r0, r7
 80070c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80070c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070c6:	47b0      	blx	r6
 80070c8:	1c43      	adds	r3, r0, #1
 80070ca:	d1bd      	bne.n	8007048 <_printf_float+0x34c>
 80070cc:	e674      	b.n	8006db8 <_printf_float+0xbc>
 80070ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070d0:	0038      	movs	r0, r7
 80070d2:	18ea      	adds	r2, r5, r3
 80070d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070d8:	47b0      	blx	r6
 80070da:	1c43      	adds	r3, r0, #1
 80070dc:	d1c0      	bne.n	8007060 <_printf_float+0x364>
 80070de:	e66b      	b.n	8006db8 <_printf_float+0xbc>
 80070e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	dc02      	bgt.n	80070ec <_printf_float+0x3f0>
 80070e6:	2301      	movs	r3, #1
 80070e8:	421a      	tst	r2, r3
 80070ea:	d034      	beq.n	8007156 <_printf_float+0x45a>
 80070ec:	2301      	movs	r3, #1
 80070ee:	002a      	movs	r2, r5
 80070f0:	0038      	movs	r0, r7
 80070f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070f4:	47b0      	blx	r6
 80070f6:	1c43      	adds	r3, r0, #1
 80070f8:	d100      	bne.n	80070fc <_printf_float+0x400>
 80070fa:	e65d      	b.n	8006db8 <_printf_float+0xbc>
 80070fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070fe:	0038      	movs	r0, r7
 8007100:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007102:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007104:	47b0      	blx	r6
 8007106:	1c43      	adds	r3, r0, #1
 8007108:	d100      	bne.n	800710c <_printf_float+0x410>
 800710a:	e655      	b.n	8006db8 <_printf_float+0xbc>
 800710c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800710e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007110:	2200      	movs	r2, #0
 8007112:	2300      	movs	r3, #0
 8007114:	f7f9 f998 	bl	8000448 <__aeabi_dcmpeq>
 8007118:	2800      	cmp	r0, #0
 800711a:	d11a      	bne.n	8007152 <_printf_float+0x456>
 800711c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800711e:	1c6a      	adds	r2, r5, #1
 8007120:	3b01      	subs	r3, #1
 8007122:	0038      	movs	r0, r7
 8007124:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007126:	47b0      	blx	r6
 8007128:	1c43      	adds	r3, r0, #1
 800712a:	d10e      	bne.n	800714a <_printf_float+0x44e>
 800712c:	e644      	b.n	8006db8 <_printf_float+0xbc>
 800712e:	0022      	movs	r2, r4
 8007130:	2301      	movs	r3, #1
 8007132:	0038      	movs	r0, r7
 8007134:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007136:	321a      	adds	r2, #26
 8007138:	47b0      	blx	r6
 800713a:	1c43      	adds	r3, r0, #1
 800713c:	d100      	bne.n	8007140 <_printf_float+0x444>
 800713e:	e63b      	b.n	8006db8 <_printf_float+0xbc>
 8007140:	3501      	adds	r5, #1
 8007142:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007144:	3b01      	subs	r3, #1
 8007146:	42ab      	cmp	r3, r5
 8007148:	dcf1      	bgt.n	800712e <_printf_float+0x432>
 800714a:	0022      	movs	r2, r4
 800714c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800714e:	3250      	adds	r2, #80	; 0x50
 8007150:	e6da      	b.n	8006f08 <_printf_float+0x20c>
 8007152:	2500      	movs	r5, #0
 8007154:	e7f5      	b.n	8007142 <_printf_float+0x446>
 8007156:	002a      	movs	r2, r5
 8007158:	e7e3      	b.n	8007122 <_printf_float+0x426>
 800715a:	0022      	movs	r2, r4
 800715c:	2301      	movs	r3, #1
 800715e:	0038      	movs	r0, r7
 8007160:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007162:	3219      	adds	r2, #25
 8007164:	47b0      	blx	r6
 8007166:	1c43      	adds	r3, r0, #1
 8007168:	d100      	bne.n	800716c <_printf_float+0x470>
 800716a:	e625      	b.n	8006db8 <_printf_float+0xbc>
 800716c:	3501      	adds	r5, #1
 800716e:	68e3      	ldr	r3, [r4, #12]
 8007170:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007172:	1a9b      	subs	r3, r3, r2
 8007174:	42ab      	cmp	r3, r5
 8007176:	dcf0      	bgt.n	800715a <_printf_float+0x45e>
 8007178:	e6f8      	b.n	8006f6c <_printf_float+0x270>
 800717a:	2500      	movs	r5, #0
 800717c:	e7f7      	b.n	800716e <_printf_float+0x472>
 800717e:	46c0      	nop			; (mov r8, r8)

08007180 <_printf_common>:
 8007180:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007182:	0015      	movs	r5, r2
 8007184:	9301      	str	r3, [sp, #4]
 8007186:	688a      	ldr	r2, [r1, #8]
 8007188:	690b      	ldr	r3, [r1, #16]
 800718a:	000c      	movs	r4, r1
 800718c:	9000      	str	r0, [sp, #0]
 800718e:	4293      	cmp	r3, r2
 8007190:	da00      	bge.n	8007194 <_printf_common+0x14>
 8007192:	0013      	movs	r3, r2
 8007194:	0022      	movs	r2, r4
 8007196:	602b      	str	r3, [r5, #0]
 8007198:	3243      	adds	r2, #67	; 0x43
 800719a:	7812      	ldrb	r2, [r2, #0]
 800719c:	2a00      	cmp	r2, #0
 800719e:	d001      	beq.n	80071a4 <_printf_common+0x24>
 80071a0:	3301      	adds	r3, #1
 80071a2:	602b      	str	r3, [r5, #0]
 80071a4:	6823      	ldr	r3, [r4, #0]
 80071a6:	069b      	lsls	r3, r3, #26
 80071a8:	d502      	bpl.n	80071b0 <_printf_common+0x30>
 80071aa:	682b      	ldr	r3, [r5, #0]
 80071ac:	3302      	adds	r3, #2
 80071ae:	602b      	str	r3, [r5, #0]
 80071b0:	6822      	ldr	r2, [r4, #0]
 80071b2:	2306      	movs	r3, #6
 80071b4:	0017      	movs	r7, r2
 80071b6:	401f      	ands	r7, r3
 80071b8:	421a      	tst	r2, r3
 80071ba:	d027      	beq.n	800720c <_printf_common+0x8c>
 80071bc:	0023      	movs	r3, r4
 80071be:	3343      	adds	r3, #67	; 0x43
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	1e5a      	subs	r2, r3, #1
 80071c4:	4193      	sbcs	r3, r2
 80071c6:	6822      	ldr	r2, [r4, #0]
 80071c8:	0692      	lsls	r2, r2, #26
 80071ca:	d430      	bmi.n	800722e <_printf_common+0xae>
 80071cc:	0022      	movs	r2, r4
 80071ce:	9901      	ldr	r1, [sp, #4]
 80071d0:	9800      	ldr	r0, [sp, #0]
 80071d2:	9e08      	ldr	r6, [sp, #32]
 80071d4:	3243      	adds	r2, #67	; 0x43
 80071d6:	47b0      	blx	r6
 80071d8:	1c43      	adds	r3, r0, #1
 80071da:	d025      	beq.n	8007228 <_printf_common+0xa8>
 80071dc:	2306      	movs	r3, #6
 80071de:	6820      	ldr	r0, [r4, #0]
 80071e0:	682a      	ldr	r2, [r5, #0]
 80071e2:	68e1      	ldr	r1, [r4, #12]
 80071e4:	2500      	movs	r5, #0
 80071e6:	4003      	ands	r3, r0
 80071e8:	2b04      	cmp	r3, #4
 80071ea:	d103      	bne.n	80071f4 <_printf_common+0x74>
 80071ec:	1a8d      	subs	r5, r1, r2
 80071ee:	43eb      	mvns	r3, r5
 80071f0:	17db      	asrs	r3, r3, #31
 80071f2:	401d      	ands	r5, r3
 80071f4:	68a3      	ldr	r3, [r4, #8]
 80071f6:	6922      	ldr	r2, [r4, #16]
 80071f8:	4293      	cmp	r3, r2
 80071fa:	dd01      	ble.n	8007200 <_printf_common+0x80>
 80071fc:	1a9b      	subs	r3, r3, r2
 80071fe:	18ed      	adds	r5, r5, r3
 8007200:	2700      	movs	r7, #0
 8007202:	42bd      	cmp	r5, r7
 8007204:	d120      	bne.n	8007248 <_printf_common+0xc8>
 8007206:	2000      	movs	r0, #0
 8007208:	e010      	b.n	800722c <_printf_common+0xac>
 800720a:	3701      	adds	r7, #1
 800720c:	68e3      	ldr	r3, [r4, #12]
 800720e:	682a      	ldr	r2, [r5, #0]
 8007210:	1a9b      	subs	r3, r3, r2
 8007212:	42bb      	cmp	r3, r7
 8007214:	ddd2      	ble.n	80071bc <_printf_common+0x3c>
 8007216:	0022      	movs	r2, r4
 8007218:	2301      	movs	r3, #1
 800721a:	9901      	ldr	r1, [sp, #4]
 800721c:	9800      	ldr	r0, [sp, #0]
 800721e:	9e08      	ldr	r6, [sp, #32]
 8007220:	3219      	adds	r2, #25
 8007222:	47b0      	blx	r6
 8007224:	1c43      	adds	r3, r0, #1
 8007226:	d1f0      	bne.n	800720a <_printf_common+0x8a>
 8007228:	2001      	movs	r0, #1
 800722a:	4240      	negs	r0, r0
 800722c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800722e:	2030      	movs	r0, #48	; 0x30
 8007230:	18e1      	adds	r1, r4, r3
 8007232:	3143      	adds	r1, #67	; 0x43
 8007234:	7008      	strb	r0, [r1, #0]
 8007236:	0021      	movs	r1, r4
 8007238:	1c5a      	adds	r2, r3, #1
 800723a:	3145      	adds	r1, #69	; 0x45
 800723c:	7809      	ldrb	r1, [r1, #0]
 800723e:	18a2      	adds	r2, r4, r2
 8007240:	3243      	adds	r2, #67	; 0x43
 8007242:	3302      	adds	r3, #2
 8007244:	7011      	strb	r1, [r2, #0]
 8007246:	e7c1      	b.n	80071cc <_printf_common+0x4c>
 8007248:	0022      	movs	r2, r4
 800724a:	2301      	movs	r3, #1
 800724c:	9901      	ldr	r1, [sp, #4]
 800724e:	9800      	ldr	r0, [sp, #0]
 8007250:	9e08      	ldr	r6, [sp, #32]
 8007252:	321a      	adds	r2, #26
 8007254:	47b0      	blx	r6
 8007256:	1c43      	adds	r3, r0, #1
 8007258:	d0e6      	beq.n	8007228 <_printf_common+0xa8>
 800725a:	3701      	adds	r7, #1
 800725c:	e7d1      	b.n	8007202 <_printf_common+0x82>
	...

08007260 <_printf_i>:
 8007260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007262:	b08b      	sub	sp, #44	; 0x2c
 8007264:	9206      	str	r2, [sp, #24]
 8007266:	000a      	movs	r2, r1
 8007268:	3243      	adds	r2, #67	; 0x43
 800726a:	9307      	str	r3, [sp, #28]
 800726c:	9005      	str	r0, [sp, #20]
 800726e:	9204      	str	r2, [sp, #16]
 8007270:	7e0a      	ldrb	r2, [r1, #24]
 8007272:	000c      	movs	r4, r1
 8007274:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007276:	2a78      	cmp	r2, #120	; 0x78
 8007278:	d807      	bhi.n	800728a <_printf_i+0x2a>
 800727a:	2a62      	cmp	r2, #98	; 0x62
 800727c:	d809      	bhi.n	8007292 <_printf_i+0x32>
 800727e:	2a00      	cmp	r2, #0
 8007280:	d100      	bne.n	8007284 <_printf_i+0x24>
 8007282:	e0c1      	b.n	8007408 <_printf_i+0x1a8>
 8007284:	2a58      	cmp	r2, #88	; 0x58
 8007286:	d100      	bne.n	800728a <_printf_i+0x2a>
 8007288:	e08c      	b.n	80073a4 <_printf_i+0x144>
 800728a:	0026      	movs	r6, r4
 800728c:	3642      	adds	r6, #66	; 0x42
 800728e:	7032      	strb	r2, [r6, #0]
 8007290:	e022      	b.n	80072d8 <_printf_i+0x78>
 8007292:	0010      	movs	r0, r2
 8007294:	3863      	subs	r0, #99	; 0x63
 8007296:	2815      	cmp	r0, #21
 8007298:	d8f7      	bhi.n	800728a <_printf_i+0x2a>
 800729a:	f7f8 ff45 	bl	8000128 <__gnu_thumb1_case_shi>
 800729e:	0016      	.short	0x0016
 80072a0:	fff6001f 	.word	0xfff6001f
 80072a4:	fff6fff6 	.word	0xfff6fff6
 80072a8:	001ffff6 	.word	0x001ffff6
 80072ac:	fff6fff6 	.word	0xfff6fff6
 80072b0:	fff6fff6 	.word	0xfff6fff6
 80072b4:	003600a8 	.word	0x003600a8
 80072b8:	fff6009a 	.word	0xfff6009a
 80072bc:	00b9fff6 	.word	0x00b9fff6
 80072c0:	0036fff6 	.word	0x0036fff6
 80072c4:	fff6fff6 	.word	0xfff6fff6
 80072c8:	009e      	.short	0x009e
 80072ca:	0026      	movs	r6, r4
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	3642      	adds	r6, #66	; 0x42
 80072d0:	1d11      	adds	r1, r2, #4
 80072d2:	6019      	str	r1, [r3, #0]
 80072d4:	6813      	ldr	r3, [r2, #0]
 80072d6:	7033      	strb	r3, [r6, #0]
 80072d8:	2301      	movs	r3, #1
 80072da:	e0a7      	b.n	800742c <_printf_i+0x1cc>
 80072dc:	6808      	ldr	r0, [r1, #0]
 80072de:	6819      	ldr	r1, [r3, #0]
 80072e0:	1d0a      	adds	r2, r1, #4
 80072e2:	0605      	lsls	r5, r0, #24
 80072e4:	d50b      	bpl.n	80072fe <_printf_i+0x9e>
 80072e6:	680d      	ldr	r5, [r1, #0]
 80072e8:	601a      	str	r2, [r3, #0]
 80072ea:	2d00      	cmp	r5, #0
 80072ec:	da03      	bge.n	80072f6 <_printf_i+0x96>
 80072ee:	232d      	movs	r3, #45	; 0x2d
 80072f0:	9a04      	ldr	r2, [sp, #16]
 80072f2:	426d      	negs	r5, r5
 80072f4:	7013      	strb	r3, [r2, #0]
 80072f6:	4b61      	ldr	r3, [pc, #388]	; (800747c <_printf_i+0x21c>)
 80072f8:	270a      	movs	r7, #10
 80072fa:	9303      	str	r3, [sp, #12]
 80072fc:	e01b      	b.n	8007336 <_printf_i+0xd6>
 80072fe:	680d      	ldr	r5, [r1, #0]
 8007300:	601a      	str	r2, [r3, #0]
 8007302:	0641      	lsls	r1, r0, #25
 8007304:	d5f1      	bpl.n	80072ea <_printf_i+0x8a>
 8007306:	b22d      	sxth	r5, r5
 8007308:	e7ef      	b.n	80072ea <_printf_i+0x8a>
 800730a:	680d      	ldr	r5, [r1, #0]
 800730c:	6819      	ldr	r1, [r3, #0]
 800730e:	1d08      	adds	r0, r1, #4
 8007310:	6018      	str	r0, [r3, #0]
 8007312:	062e      	lsls	r6, r5, #24
 8007314:	d501      	bpl.n	800731a <_printf_i+0xba>
 8007316:	680d      	ldr	r5, [r1, #0]
 8007318:	e003      	b.n	8007322 <_printf_i+0xc2>
 800731a:	066d      	lsls	r5, r5, #25
 800731c:	d5fb      	bpl.n	8007316 <_printf_i+0xb6>
 800731e:	680d      	ldr	r5, [r1, #0]
 8007320:	b2ad      	uxth	r5, r5
 8007322:	4b56      	ldr	r3, [pc, #344]	; (800747c <_printf_i+0x21c>)
 8007324:	2708      	movs	r7, #8
 8007326:	9303      	str	r3, [sp, #12]
 8007328:	2a6f      	cmp	r2, #111	; 0x6f
 800732a:	d000      	beq.n	800732e <_printf_i+0xce>
 800732c:	3702      	adds	r7, #2
 800732e:	0023      	movs	r3, r4
 8007330:	2200      	movs	r2, #0
 8007332:	3343      	adds	r3, #67	; 0x43
 8007334:	701a      	strb	r2, [r3, #0]
 8007336:	6863      	ldr	r3, [r4, #4]
 8007338:	60a3      	str	r3, [r4, #8]
 800733a:	2b00      	cmp	r3, #0
 800733c:	db03      	blt.n	8007346 <_printf_i+0xe6>
 800733e:	2204      	movs	r2, #4
 8007340:	6821      	ldr	r1, [r4, #0]
 8007342:	4391      	bics	r1, r2
 8007344:	6021      	str	r1, [r4, #0]
 8007346:	2d00      	cmp	r5, #0
 8007348:	d102      	bne.n	8007350 <_printf_i+0xf0>
 800734a:	9e04      	ldr	r6, [sp, #16]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00c      	beq.n	800736a <_printf_i+0x10a>
 8007350:	9e04      	ldr	r6, [sp, #16]
 8007352:	0028      	movs	r0, r5
 8007354:	0039      	movs	r1, r7
 8007356:	f7f8 ff77 	bl	8000248 <__aeabi_uidivmod>
 800735a:	9b03      	ldr	r3, [sp, #12]
 800735c:	3e01      	subs	r6, #1
 800735e:	5c5b      	ldrb	r3, [r3, r1]
 8007360:	7033      	strb	r3, [r6, #0]
 8007362:	002b      	movs	r3, r5
 8007364:	0005      	movs	r5, r0
 8007366:	429f      	cmp	r7, r3
 8007368:	d9f3      	bls.n	8007352 <_printf_i+0xf2>
 800736a:	2f08      	cmp	r7, #8
 800736c:	d109      	bne.n	8007382 <_printf_i+0x122>
 800736e:	6823      	ldr	r3, [r4, #0]
 8007370:	07db      	lsls	r3, r3, #31
 8007372:	d506      	bpl.n	8007382 <_printf_i+0x122>
 8007374:	6863      	ldr	r3, [r4, #4]
 8007376:	6922      	ldr	r2, [r4, #16]
 8007378:	4293      	cmp	r3, r2
 800737a:	dc02      	bgt.n	8007382 <_printf_i+0x122>
 800737c:	2330      	movs	r3, #48	; 0x30
 800737e:	3e01      	subs	r6, #1
 8007380:	7033      	strb	r3, [r6, #0]
 8007382:	9b04      	ldr	r3, [sp, #16]
 8007384:	1b9b      	subs	r3, r3, r6
 8007386:	6123      	str	r3, [r4, #16]
 8007388:	9b07      	ldr	r3, [sp, #28]
 800738a:	0021      	movs	r1, r4
 800738c:	9300      	str	r3, [sp, #0]
 800738e:	9805      	ldr	r0, [sp, #20]
 8007390:	9b06      	ldr	r3, [sp, #24]
 8007392:	aa09      	add	r2, sp, #36	; 0x24
 8007394:	f7ff fef4 	bl	8007180 <_printf_common>
 8007398:	1c43      	adds	r3, r0, #1
 800739a:	d14c      	bne.n	8007436 <_printf_i+0x1d6>
 800739c:	2001      	movs	r0, #1
 800739e:	4240      	negs	r0, r0
 80073a0:	b00b      	add	sp, #44	; 0x2c
 80073a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073a4:	3145      	adds	r1, #69	; 0x45
 80073a6:	700a      	strb	r2, [r1, #0]
 80073a8:	4a34      	ldr	r2, [pc, #208]	; (800747c <_printf_i+0x21c>)
 80073aa:	9203      	str	r2, [sp, #12]
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	6821      	ldr	r1, [r4, #0]
 80073b0:	ca20      	ldmia	r2!, {r5}
 80073b2:	601a      	str	r2, [r3, #0]
 80073b4:	0608      	lsls	r0, r1, #24
 80073b6:	d516      	bpl.n	80073e6 <_printf_i+0x186>
 80073b8:	07cb      	lsls	r3, r1, #31
 80073ba:	d502      	bpl.n	80073c2 <_printf_i+0x162>
 80073bc:	2320      	movs	r3, #32
 80073be:	4319      	orrs	r1, r3
 80073c0:	6021      	str	r1, [r4, #0]
 80073c2:	2710      	movs	r7, #16
 80073c4:	2d00      	cmp	r5, #0
 80073c6:	d1b2      	bne.n	800732e <_printf_i+0xce>
 80073c8:	2320      	movs	r3, #32
 80073ca:	6822      	ldr	r2, [r4, #0]
 80073cc:	439a      	bics	r2, r3
 80073ce:	6022      	str	r2, [r4, #0]
 80073d0:	e7ad      	b.n	800732e <_printf_i+0xce>
 80073d2:	2220      	movs	r2, #32
 80073d4:	6809      	ldr	r1, [r1, #0]
 80073d6:	430a      	orrs	r2, r1
 80073d8:	6022      	str	r2, [r4, #0]
 80073da:	0022      	movs	r2, r4
 80073dc:	2178      	movs	r1, #120	; 0x78
 80073de:	3245      	adds	r2, #69	; 0x45
 80073e0:	7011      	strb	r1, [r2, #0]
 80073e2:	4a27      	ldr	r2, [pc, #156]	; (8007480 <_printf_i+0x220>)
 80073e4:	e7e1      	b.n	80073aa <_printf_i+0x14a>
 80073e6:	0648      	lsls	r0, r1, #25
 80073e8:	d5e6      	bpl.n	80073b8 <_printf_i+0x158>
 80073ea:	b2ad      	uxth	r5, r5
 80073ec:	e7e4      	b.n	80073b8 <_printf_i+0x158>
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	680d      	ldr	r5, [r1, #0]
 80073f2:	1d10      	adds	r0, r2, #4
 80073f4:	6949      	ldr	r1, [r1, #20]
 80073f6:	6018      	str	r0, [r3, #0]
 80073f8:	6813      	ldr	r3, [r2, #0]
 80073fa:	062e      	lsls	r6, r5, #24
 80073fc:	d501      	bpl.n	8007402 <_printf_i+0x1a2>
 80073fe:	6019      	str	r1, [r3, #0]
 8007400:	e002      	b.n	8007408 <_printf_i+0x1a8>
 8007402:	066d      	lsls	r5, r5, #25
 8007404:	d5fb      	bpl.n	80073fe <_printf_i+0x19e>
 8007406:	8019      	strh	r1, [r3, #0]
 8007408:	2300      	movs	r3, #0
 800740a:	9e04      	ldr	r6, [sp, #16]
 800740c:	6123      	str	r3, [r4, #16]
 800740e:	e7bb      	b.n	8007388 <_printf_i+0x128>
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	1d11      	adds	r1, r2, #4
 8007414:	6019      	str	r1, [r3, #0]
 8007416:	6816      	ldr	r6, [r2, #0]
 8007418:	2100      	movs	r1, #0
 800741a:	0030      	movs	r0, r6
 800741c:	6862      	ldr	r2, [r4, #4]
 800741e:	f002 fb71 	bl	8009b04 <memchr>
 8007422:	2800      	cmp	r0, #0
 8007424:	d001      	beq.n	800742a <_printf_i+0x1ca>
 8007426:	1b80      	subs	r0, r0, r6
 8007428:	6060      	str	r0, [r4, #4]
 800742a:	6863      	ldr	r3, [r4, #4]
 800742c:	6123      	str	r3, [r4, #16]
 800742e:	2300      	movs	r3, #0
 8007430:	9a04      	ldr	r2, [sp, #16]
 8007432:	7013      	strb	r3, [r2, #0]
 8007434:	e7a8      	b.n	8007388 <_printf_i+0x128>
 8007436:	6923      	ldr	r3, [r4, #16]
 8007438:	0032      	movs	r2, r6
 800743a:	9906      	ldr	r1, [sp, #24]
 800743c:	9805      	ldr	r0, [sp, #20]
 800743e:	9d07      	ldr	r5, [sp, #28]
 8007440:	47a8      	blx	r5
 8007442:	1c43      	adds	r3, r0, #1
 8007444:	d0aa      	beq.n	800739c <_printf_i+0x13c>
 8007446:	6823      	ldr	r3, [r4, #0]
 8007448:	079b      	lsls	r3, r3, #30
 800744a:	d415      	bmi.n	8007478 <_printf_i+0x218>
 800744c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800744e:	68e0      	ldr	r0, [r4, #12]
 8007450:	4298      	cmp	r0, r3
 8007452:	daa5      	bge.n	80073a0 <_printf_i+0x140>
 8007454:	0018      	movs	r0, r3
 8007456:	e7a3      	b.n	80073a0 <_printf_i+0x140>
 8007458:	0022      	movs	r2, r4
 800745a:	2301      	movs	r3, #1
 800745c:	9906      	ldr	r1, [sp, #24]
 800745e:	9805      	ldr	r0, [sp, #20]
 8007460:	9e07      	ldr	r6, [sp, #28]
 8007462:	3219      	adds	r2, #25
 8007464:	47b0      	blx	r6
 8007466:	1c43      	adds	r3, r0, #1
 8007468:	d098      	beq.n	800739c <_printf_i+0x13c>
 800746a:	3501      	adds	r5, #1
 800746c:	68e3      	ldr	r3, [r4, #12]
 800746e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007470:	1a9b      	subs	r3, r3, r2
 8007472:	42ab      	cmp	r3, r5
 8007474:	dcf0      	bgt.n	8007458 <_printf_i+0x1f8>
 8007476:	e7e9      	b.n	800744c <_printf_i+0x1ec>
 8007478:	2500      	movs	r5, #0
 800747a:	e7f7      	b.n	800746c <_printf_i+0x20c>
 800747c:	0800b6c2 	.word	0x0800b6c2
 8007480:	0800b6d3 	.word	0x0800b6d3

08007484 <_scanf_float>:
 8007484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007486:	b08b      	sub	sp, #44	; 0x2c
 8007488:	0015      	movs	r5, r2
 800748a:	9001      	str	r0, [sp, #4]
 800748c:	22ae      	movs	r2, #174	; 0xae
 800748e:	2000      	movs	r0, #0
 8007490:	9306      	str	r3, [sp, #24]
 8007492:	688b      	ldr	r3, [r1, #8]
 8007494:	000e      	movs	r6, r1
 8007496:	1e59      	subs	r1, r3, #1
 8007498:	0052      	lsls	r2, r2, #1
 800749a:	9005      	str	r0, [sp, #20]
 800749c:	4291      	cmp	r1, r2
 800749e:	d905      	bls.n	80074ac <_scanf_float+0x28>
 80074a0:	3b5e      	subs	r3, #94	; 0x5e
 80074a2:	3bff      	subs	r3, #255	; 0xff
 80074a4:	9305      	str	r3, [sp, #20]
 80074a6:	235e      	movs	r3, #94	; 0x5e
 80074a8:	33ff      	adds	r3, #255	; 0xff
 80074aa:	60b3      	str	r3, [r6, #8]
 80074ac:	23f0      	movs	r3, #240	; 0xf0
 80074ae:	6832      	ldr	r2, [r6, #0]
 80074b0:	00db      	lsls	r3, r3, #3
 80074b2:	4313      	orrs	r3, r2
 80074b4:	6033      	str	r3, [r6, #0]
 80074b6:	0033      	movs	r3, r6
 80074b8:	2400      	movs	r4, #0
 80074ba:	331c      	adds	r3, #28
 80074bc:	001f      	movs	r7, r3
 80074be:	9303      	str	r3, [sp, #12]
 80074c0:	9402      	str	r4, [sp, #8]
 80074c2:	9408      	str	r4, [sp, #32]
 80074c4:	9407      	str	r4, [sp, #28]
 80074c6:	9400      	str	r4, [sp, #0]
 80074c8:	9404      	str	r4, [sp, #16]
 80074ca:	68b2      	ldr	r2, [r6, #8]
 80074cc:	2a00      	cmp	r2, #0
 80074ce:	d00a      	beq.n	80074e6 <_scanf_float+0x62>
 80074d0:	682b      	ldr	r3, [r5, #0]
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	2b4e      	cmp	r3, #78	; 0x4e
 80074d6:	d844      	bhi.n	8007562 <_scanf_float+0xde>
 80074d8:	0018      	movs	r0, r3
 80074da:	2b40      	cmp	r3, #64	; 0x40
 80074dc:	d82c      	bhi.n	8007538 <_scanf_float+0xb4>
 80074de:	382b      	subs	r0, #43	; 0x2b
 80074e0:	b2c1      	uxtb	r1, r0
 80074e2:	290e      	cmp	r1, #14
 80074e4:	d92a      	bls.n	800753c <_scanf_float+0xb8>
 80074e6:	9b00      	ldr	r3, [sp, #0]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d003      	beq.n	80074f4 <_scanf_float+0x70>
 80074ec:	6832      	ldr	r2, [r6, #0]
 80074ee:	4ba4      	ldr	r3, [pc, #656]	; (8007780 <_scanf_float+0x2fc>)
 80074f0:	4013      	ands	r3, r2
 80074f2:	6033      	str	r3, [r6, #0]
 80074f4:	9b02      	ldr	r3, [sp, #8]
 80074f6:	3b01      	subs	r3, #1
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d900      	bls.n	80074fe <_scanf_float+0x7a>
 80074fc:	e0f9      	b.n	80076f2 <_scanf_float+0x26e>
 80074fe:	24be      	movs	r4, #190	; 0xbe
 8007500:	0064      	lsls	r4, r4, #1
 8007502:	9b03      	ldr	r3, [sp, #12]
 8007504:	429f      	cmp	r7, r3
 8007506:	d900      	bls.n	800750a <_scanf_float+0x86>
 8007508:	e0e9      	b.n	80076de <_scanf_float+0x25a>
 800750a:	2301      	movs	r3, #1
 800750c:	9302      	str	r3, [sp, #8]
 800750e:	e185      	b.n	800781c <_scanf_float+0x398>
 8007510:	0018      	movs	r0, r3
 8007512:	3861      	subs	r0, #97	; 0x61
 8007514:	280d      	cmp	r0, #13
 8007516:	d8e6      	bhi.n	80074e6 <_scanf_float+0x62>
 8007518:	f7f8 fe06 	bl	8000128 <__gnu_thumb1_case_shi>
 800751c:	ffe50083 	.word	0xffe50083
 8007520:	ffe5ffe5 	.word	0xffe5ffe5
 8007524:	00a200b6 	.word	0x00a200b6
 8007528:	ffe5ffe5 	.word	0xffe5ffe5
 800752c:	ffe50089 	.word	0xffe50089
 8007530:	ffe5ffe5 	.word	0xffe5ffe5
 8007534:	0065ffe5 	.word	0x0065ffe5
 8007538:	3841      	subs	r0, #65	; 0x41
 800753a:	e7eb      	b.n	8007514 <_scanf_float+0x90>
 800753c:	280e      	cmp	r0, #14
 800753e:	d8d2      	bhi.n	80074e6 <_scanf_float+0x62>
 8007540:	f7f8 fdf2 	bl	8000128 <__gnu_thumb1_case_shi>
 8007544:	ffd1004b 	.word	0xffd1004b
 8007548:	0098004b 	.word	0x0098004b
 800754c:	0020ffd1 	.word	0x0020ffd1
 8007550:	00400040 	.word	0x00400040
 8007554:	00400040 	.word	0x00400040
 8007558:	00400040 	.word	0x00400040
 800755c:	00400040 	.word	0x00400040
 8007560:	0040      	.short	0x0040
 8007562:	2b6e      	cmp	r3, #110	; 0x6e
 8007564:	d809      	bhi.n	800757a <_scanf_float+0xf6>
 8007566:	2b60      	cmp	r3, #96	; 0x60
 8007568:	d8d2      	bhi.n	8007510 <_scanf_float+0x8c>
 800756a:	2b54      	cmp	r3, #84	; 0x54
 800756c:	d07d      	beq.n	800766a <_scanf_float+0x1e6>
 800756e:	2b59      	cmp	r3, #89	; 0x59
 8007570:	d1b9      	bne.n	80074e6 <_scanf_float+0x62>
 8007572:	2c07      	cmp	r4, #7
 8007574:	d1b7      	bne.n	80074e6 <_scanf_float+0x62>
 8007576:	2408      	movs	r4, #8
 8007578:	e02c      	b.n	80075d4 <_scanf_float+0x150>
 800757a:	2b74      	cmp	r3, #116	; 0x74
 800757c:	d075      	beq.n	800766a <_scanf_float+0x1e6>
 800757e:	2b79      	cmp	r3, #121	; 0x79
 8007580:	d0f7      	beq.n	8007572 <_scanf_float+0xee>
 8007582:	e7b0      	b.n	80074e6 <_scanf_float+0x62>
 8007584:	6831      	ldr	r1, [r6, #0]
 8007586:	05c8      	lsls	r0, r1, #23
 8007588:	d51c      	bpl.n	80075c4 <_scanf_float+0x140>
 800758a:	2380      	movs	r3, #128	; 0x80
 800758c:	4399      	bics	r1, r3
 800758e:	9b00      	ldr	r3, [sp, #0]
 8007590:	6031      	str	r1, [r6, #0]
 8007592:	3301      	adds	r3, #1
 8007594:	9300      	str	r3, [sp, #0]
 8007596:	9b05      	ldr	r3, [sp, #20]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d003      	beq.n	80075a4 <_scanf_float+0x120>
 800759c:	3b01      	subs	r3, #1
 800759e:	3201      	adds	r2, #1
 80075a0:	9305      	str	r3, [sp, #20]
 80075a2:	60b2      	str	r2, [r6, #8]
 80075a4:	68b3      	ldr	r3, [r6, #8]
 80075a6:	3b01      	subs	r3, #1
 80075a8:	60b3      	str	r3, [r6, #8]
 80075aa:	6933      	ldr	r3, [r6, #16]
 80075ac:	3301      	adds	r3, #1
 80075ae:	6133      	str	r3, [r6, #16]
 80075b0:	686b      	ldr	r3, [r5, #4]
 80075b2:	3b01      	subs	r3, #1
 80075b4:	606b      	str	r3, [r5, #4]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	dc00      	bgt.n	80075bc <_scanf_float+0x138>
 80075ba:	e086      	b.n	80076ca <_scanf_float+0x246>
 80075bc:	682b      	ldr	r3, [r5, #0]
 80075be:	3301      	adds	r3, #1
 80075c0:	602b      	str	r3, [r5, #0]
 80075c2:	e782      	b.n	80074ca <_scanf_float+0x46>
 80075c4:	9a02      	ldr	r2, [sp, #8]
 80075c6:	1912      	adds	r2, r2, r4
 80075c8:	2a00      	cmp	r2, #0
 80075ca:	d18c      	bne.n	80074e6 <_scanf_float+0x62>
 80075cc:	4a6d      	ldr	r2, [pc, #436]	; (8007784 <_scanf_float+0x300>)
 80075ce:	6831      	ldr	r1, [r6, #0]
 80075d0:	400a      	ands	r2, r1
 80075d2:	6032      	str	r2, [r6, #0]
 80075d4:	703b      	strb	r3, [r7, #0]
 80075d6:	3701      	adds	r7, #1
 80075d8:	e7e4      	b.n	80075a4 <_scanf_float+0x120>
 80075da:	2180      	movs	r1, #128	; 0x80
 80075dc:	6832      	ldr	r2, [r6, #0]
 80075de:	420a      	tst	r2, r1
 80075e0:	d081      	beq.n	80074e6 <_scanf_float+0x62>
 80075e2:	438a      	bics	r2, r1
 80075e4:	e7f5      	b.n	80075d2 <_scanf_float+0x14e>
 80075e6:	9a02      	ldr	r2, [sp, #8]
 80075e8:	2a00      	cmp	r2, #0
 80075ea:	d10f      	bne.n	800760c <_scanf_float+0x188>
 80075ec:	9a00      	ldr	r2, [sp, #0]
 80075ee:	2a00      	cmp	r2, #0
 80075f0:	d10f      	bne.n	8007612 <_scanf_float+0x18e>
 80075f2:	6832      	ldr	r2, [r6, #0]
 80075f4:	21e0      	movs	r1, #224	; 0xe0
 80075f6:	0010      	movs	r0, r2
 80075f8:	00c9      	lsls	r1, r1, #3
 80075fa:	4008      	ands	r0, r1
 80075fc:	4288      	cmp	r0, r1
 80075fe:	d108      	bne.n	8007612 <_scanf_float+0x18e>
 8007600:	4961      	ldr	r1, [pc, #388]	; (8007788 <_scanf_float+0x304>)
 8007602:	400a      	ands	r2, r1
 8007604:	6032      	str	r2, [r6, #0]
 8007606:	2201      	movs	r2, #1
 8007608:	9202      	str	r2, [sp, #8]
 800760a:	e7e3      	b.n	80075d4 <_scanf_float+0x150>
 800760c:	9a02      	ldr	r2, [sp, #8]
 800760e:	2a02      	cmp	r2, #2
 8007610:	d059      	beq.n	80076c6 <_scanf_float+0x242>
 8007612:	2c01      	cmp	r4, #1
 8007614:	d002      	beq.n	800761c <_scanf_float+0x198>
 8007616:	2c04      	cmp	r4, #4
 8007618:	d000      	beq.n	800761c <_scanf_float+0x198>
 800761a:	e764      	b.n	80074e6 <_scanf_float+0x62>
 800761c:	3401      	adds	r4, #1
 800761e:	b2e4      	uxtb	r4, r4
 8007620:	e7d8      	b.n	80075d4 <_scanf_float+0x150>
 8007622:	9a02      	ldr	r2, [sp, #8]
 8007624:	2a01      	cmp	r2, #1
 8007626:	d000      	beq.n	800762a <_scanf_float+0x1a6>
 8007628:	e75d      	b.n	80074e6 <_scanf_float+0x62>
 800762a:	2202      	movs	r2, #2
 800762c:	e7ec      	b.n	8007608 <_scanf_float+0x184>
 800762e:	2c00      	cmp	r4, #0
 8007630:	d110      	bne.n	8007654 <_scanf_float+0x1d0>
 8007632:	9a00      	ldr	r2, [sp, #0]
 8007634:	2a00      	cmp	r2, #0
 8007636:	d000      	beq.n	800763a <_scanf_float+0x1b6>
 8007638:	e758      	b.n	80074ec <_scanf_float+0x68>
 800763a:	6832      	ldr	r2, [r6, #0]
 800763c:	21e0      	movs	r1, #224	; 0xe0
 800763e:	0010      	movs	r0, r2
 8007640:	00c9      	lsls	r1, r1, #3
 8007642:	4008      	ands	r0, r1
 8007644:	4288      	cmp	r0, r1
 8007646:	d000      	beq.n	800764a <_scanf_float+0x1c6>
 8007648:	e754      	b.n	80074f4 <_scanf_float+0x70>
 800764a:	494f      	ldr	r1, [pc, #316]	; (8007788 <_scanf_float+0x304>)
 800764c:	3401      	adds	r4, #1
 800764e:	400a      	ands	r2, r1
 8007650:	6032      	str	r2, [r6, #0]
 8007652:	e7bf      	b.n	80075d4 <_scanf_float+0x150>
 8007654:	21fd      	movs	r1, #253	; 0xfd
 8007656:	1ee2      	subs	r2, r4, #3
 8007658:	420a      	tst	r2, r1
 800765a:	d000      	beq.n	800765e <_scanf_float+0x1da>
 800765c:	e743      	b.n	80074e6 <_scanf_float+0x62>
 800765e:	e7dd      	b.n	800761c <_scanf_float+0x198>
 8007660:	2c02      	cmp	r4, #2
 8007662:	d000      	beq.n	8007666 <_scanf_float+0x1e2>
 8007664:	e73f      	b.n	80074e6 <_scanf_float+0x62>
 8007666:	2403      	movs	r4, #3
 8007668:	e7b4      	b.n	80075d4 <_scanf_float+0x150>
 800766a:	2c06      	cmp	r4, #6
 800766c:	d000      	beq.n	8007670 <_scanf_float+0x1ec>
 800766e:	e73a      	b.n	80074e6 <_scanf_float+0x62>
 8007670:	2407      	movs	r4, #7
 8007672:	e7af      	b.n	80075d4 <_scanf_float+0x150>
 8007674:	6832      	ldr	r2, [r6, #0]
 8007676:	0591      	lsls	r1, r2, #22
 8007678:	d400      	bmi.n	800767c <_scanf_float+0x1f8>
 800767a:	e734      	b.n	80074e6 <_scanf_float+0x62>
 800767c:	4943      	ldr	r1, [pc, #268]	; (800778c <_scanf_float+0x308>)
 800767e:	400a      	ands	r2, r1
 8007680:	6032      	str	r2, [r6, #0]
 8007682:	9a00      	ldr	r2, [sp, #0]
 8007684:	9204      	str	r2, [sp, #16]
 8007686:	e7a5      	b.n	80075d4 <_scanf_float+0x150>
 8007688:	21a0      	movs	r1, #160	; 0xa0
 800768a:	2080      	movs	r0, #128	; 0x80
 800768c:	6832      	ldr	r2, [r6, #0]
 800768e:	00c9      	lsls	r1, r1, #3
 8007690:	4011      	ands	r1, r2
 8007692:	00c0      	lsls	r0, r0, #3
 8007694:	4281      	cmp	r1, r0
 8007696:	d006      	beq.n	80076a6 <_scanf_float+0x222>
 8007698:	4202      	tst	r2, r0
 800769a:	d100      	bne.n	800769e <_scanf_float+0x21a>
 800769c:	e723      	b.n	80074e6 <_scanf_float+0x62>
 800769e:	9900      	ldr	r1, [sp, #0]
 80076a0:	2900      	cmp	r1, #0
 80076a2:	d100      	bne.n	80076a6 <_scanf_float+0x222>
 80076a4:	e726      	b.n	80074f4 <_scanf_float+0x70>
 80076a6:	0591      	lsls	r1, r2, #22
 80076a8:	d404      	bmi.n	80076b4 <_scanf_float+0x230>
 80076aa:	9900      	ldr	r1, [sp, #0]
 80076ac:	9804      	ldr	r0, [sp, #16]
 80076ae:	9708      	str	r7, [sp, #32]
 80076b0:	1a09      	subs	r1, r1, r0
 80076b2:	9107      	str	r1, [sp, #28]
 80076b4:	4934      	ldr	r1, [pc, #208]	; (8007788 <_scanf_float+0x304>)
 80076b6:	400a      	ands	r2, r1
 80076b8:	21c0      	movs	r1, #192	; 0xc0
 80076ba:	0049      	lsls	r1, r1, #1
 80076bc:	430a      	orrs	r2, r1
 80076be:	6032      	str	r2, [r6, #0]
 80076c0:	2200      	movs	r2, #0
 80076c2:	9200      	str	r2, [sp, #0]
 80076c4:	e786      	b.n	80075d4 <_scanf_float+0x150>
 80076c6:	2203      	movs	r2, #3
 80076c8:	e79e      	b.n	8007608 <_scanf_float+0x184>
 80076ca:	23c0      	movs	r3, #192	; 0xc0
 80076cc:	005b      	lsls	r3, r3, #1
 80076ce:	0029      	movs	r1, r5
 80076d0:	58f3      	ldr	r3, [r6, r3]
 80076d2:	9801      	ldr	r0, [sp, #4]
 80076d4:	4798      	blx	r3
 80076d6:	2800      	cmp	r0, #0
 80076d8:	d100      	bne.n	80076dc <_scanf_float+0x258>
 80076da:	e6f6      	b.n	80074ca <_scanf_float+0x46>
 80076dc:	e703      	b.n	80074e6 <_scanf_float+0x62>
 80076de:	3f01      	subs	r7, #1
 80076e0:	5933      	ldr	r3, [r6, r4]
 80076e2:	002a      	movs	r2, r5
 80076e4:	7839      	ldrb	r1, [r7, #0]
 80076e6:	9801      	ldr	r0, [sp, #4]
 80076e8:	4798      	blx	r3
 80076ea:	6933      	ldr	r3, [r6, #16]
 80076ec:	3b01      	subs	r3, #1
 80076ee:	6133      	str	r3, [r6, #16]
 80076f0:	e707      	b.n	8007502 <_scanf_float+0x7e>
 80076f2:	1e63      	subs	r3, r4, #1
 80076f4:	2b06      	cmp	r3, #6
 80076f6:	d80e      	bhi.n	8007716 <_scanf_float+0x292>
 80076f8:	9702      	str	r7, [sp, #8]
 80076fa:	2c02      	cmp	r4, #2
 80076fc:	d920      	bls.n	8007740 <_scanf_float+0x2bc>
 80076fe:	1be3      	subs	r3, r4, r7
 8007700:	b2db      	uxtb	r3, r3
 8007702:	9305      	str	r3, [sp, #20]
 8007704:	9b02      	ldr	r3, [sp, #8]
 8007706:	9a05      	ldr	r2, [sp, #20]
 8007708:	189b      	adds	r3, r3, r2
 800770a:	b2db      	uxtb	r3, r3
 800770c:	2b03      	cmp	r3, #3
 800770e:	d827      	bhi.n	8007760 <_scanf_float+0x2dc>
 8007710:	3c03      	subs	r4, #3
 8007712:	b2e4      	uxtb	r4, r4
 8007714:	1b3f      	subs	r7, r7, r4
 8007716:	6833      	ldr	r3, [r6, #0]
 8007718:	05da      	lsls	r2, r3, #23
 800771a:	d554      	bpl.n	80077c6 <_scanf_float+0x342>
 800771c:	055b      	lsls	r3, r3, #21
 800771e:	d537      	bpl.n	8007790 <_scanf_float+0x30c>
 8007720:	24be      	movs	r4, #190	; 0xbe
 8007722:	0064      	lsls	r4, r4, #1
 8007724:	9b03      	ldr	r3, [sp, #12]
 8007726:	429f      	cmp	r7, r3
 8007728:	d800      	bhi.n	800772c <_scanf_float+0x2a8>
 800772a:	e6ee      	b.n	800750a <_scanf_float+0x86>
 800772c:	3f01      	subs	r7, #1
 800772e:	5933      	ldr	r3, [r6, r4]
 8007730:	002a      	movs	r2, r5
 8007732:	7839      	ldrb	r1, [r7, #0]
 8007734:	9801      	ldr	r0, [sp, #4]
 8007736:	4798      	blx	r3
 8007738:	6933      	ldr	r3, [r6, #16]
 800773a:	3b01      	subs	r3, #1
 800773c:	6133      	str	r3, [r6, #16]
 800773e:	e7f1      	b.n	8007724 <_scanf_float+0x2a0>
 8007740:	24be      	movs	r4, #190	; 0xbe
 8007742:	0064      	lsls	r4, r4, #1
 8007744:	9b03      	ldr	r3, [sp, #12]
 8007746:	429f      	cmp	r7, r3
 8007748:	d800      	bhi.n	800774c <_scanf_float+0x2c8>
 800774a:	e6de      	b.n	800750a <_scanf_float+0x86>
 800774c:	3f01      	subs	r7, #1
 800774e:	5933      	ldr	r3, [r6, r4]
 8007750:	002a      	movs	r2, r5
 8007752:	7839      	ldrb	r1, [r7, #0]
 8007754:	9801      	ldr	r0, [sp, #4]
 8007756:	4798      	blx	r3
 8007758:	6933      	ldr	r3, [r6, #16]
 800775a:	3b01      	subs	r3, #1
 800775c:	6133      	str	r3, [r6, #16]
 800775e:	e7f1      	b.n	8007744 <_scanf_float+0x2c0>
 8007760:	9b02      	ldr	r3, [sp, #8]
 8007762:	002a      	movs	r2, r5
 8007764:	3b01      	subs	r3, #1
 8007766:	7819      	ldrb	r1, [r3, #0]
 8007768:	9302      	str	r3, [sp, #8]
 800776a:	23be      	movs	r3, #190	; 0xbe
 800776c:	005b      	lsls	r3, r3, #1
 800776e:	58f3      	ldr	r3, [r6, r3]
 8007770:	9801      	ldr	r0, [sp, #4]
 8007772:	9309      	str	r3, [sp, #36]	; 0x24
 8007774:	4798      	blx	r3
 8007776:	6933      	ldr	r3, [r6, #16]
 8007778:	3b01      	subs	r3, #1
 800777a:	6133      	str	r3, [r6, #16]
 800777c:	e7c2      	b.n	8007704 <_scanf_float+0x280>
 800777e:	46c0      	nop			; (mov r8, r8)
 8007780:	fffffeff 	.word	0xfffffeff
 8007784:	fffffe7f 	.word	0xfffffe7f
 8007788:	fffff87f 	.word	0xfffff87f
 800778c:	fffffd7f 	.word	0xfffffd7f
 8007790:	6933      	ldr	r3, [r6, #16]
 8007792:	1e7c      	subs	r4, r7, #1
 8007794:	7821      	ldrb	r1, [r4, #0]
 8007796:	3b01      	subs	r3, #1
 8007798:	6133      	str	r3, [r6, #16]
 800779a:	2965      	cmp	r1, #101	; 0x65
 800779c:	d00c      	beq.n	80077b8 <_scanf_float+0x334>
 800779e:	2945      	cmp	r1, #69	; 0x45
 80077a0:	d00a      	beq.n	80077b8 <_scanf_float+0x334>
 80077a2:	23be      	movs	r3, #190	; 0xbe
 80077a4:	005b      	lsls	r3, r3, #1
 80077a6:	58f3      	ldr	r3, [r6, r3]
 80077a8:	002a      	movs	r2, r5
 80077aa:	9801      	ldr	r0, [sp, #4]
 80077ac:	4798      	blx	r3
 80077ae:	6933      	ldr	r3, [r6, #16]
 80077b0:	1ebc      	subs	r4, r7, #2
 80077b2:	3b01      	subs	r3, #1
 80077b4:	7821      	ldrb	r1, [r4, #0]
 80077b6:	6133      	str	r3, [r6, #16]
 80077b8:	23be      	movs	r3, #190	; 0xbe
 80077ba:	005b      	lsls	r3, r3, #1
 80077bc:	002a      	movs	r2, r5
 80077be:	58f3      	ldr	r3, [r6, r3]
 80077c0:	9801      	ldr	r0, [sp, #4]
 80077c2:	4798      	blx	r3
 80077c4:	0027      	movs	r7, r4
 80077c6:	6832      	ldr	r2, [r6, #0]
 80077c8:	2310      	movs	r3, #16
 80077ca:	0011      	movs	r1, r2
 80077cc:	4019      	ands	r1, r3
 80077ce:	9102      	str	r1, [sp, #8]
 80077d0:	421a      	tst	r2, r3
 80077d2:	d158      	bne.n	8007886 <_scanf_float+0x402>
 80077d4:	23c0      	movs	r3, #192	; 0xc0
 80077d6:	7039      	strb	r1, [r7, #0]
 80077d8:	6832      	ldr	r2, [r6, #0]
 80077da:	00db      	lsls	r3, r3, #3
 80077dc:	4013      	ands	r3, r2
 80077de:	2280      	movs	r2, #128	; 0x80
 80077e0:	00d2      	lsls	r2, r2, #3
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d11d      	bne.n	8007822 <_scanf_float+0x39e>
 80077e6:	9b04      	ldr	r3, [sp, #16]
 80077e8:	9a00      	ldr	r2, [sp, #0]
 80077ea:	9900      	ldr	r1, [sp, #0]
 80077ec:	1a9a      	subs	r2, r3, r2
 80077ee:	428b      	cmp	r3, r1
 80077f0:	d124      	bne.n	800783c <_scanf_float+0x3b8>
 80077f2:	2200      	movs	r2, #0
 80077f4:	9903      	ldr	r1, [sp, #12]
 80077f6:	9801      	ldr	r0, [sp, #4]
 80077f8:	f000 feae 	bl	8008558 <_strtod_r>
 80077fc:	9b06      	ldr	r3, [sp, #24]
 80077fe:	000d      	movs	r5, r1
 8007800:	6831      	ldr	r1, [r6, #0]
 8007802:	0004      	movs	r4, r0
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	078a      	lsls	r2, r1, #30
 8007808:	d525      	bpl.n	8007856 <_scanf_float+0x3d2>
 800780a:	1d1a      	adds	r2, r3, #4
 800780c:	9906      	ldr	r1, [sp, #24]
 800780e:	600a      	str	r2, [r1, #0]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	601c      	str	r4, [r3, #0]
 8007814:	605d      	str	r5, [r3, #4]
 8007816:	68f3      	ldr	r3, [r6, #12]
 8007818:	3301      	adds	r3, #1
 800781a:	60f3      	str	r3, [r6, #12]
 800781c:	9802      	ldr	r0, [sp, #8]
 800781e:	b00b      	add	sp, #44	; 0x2c
 8007820:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007822:	9b07      	ldr	r3, [sp, #28]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d0e4      	beq.n	80077f2 <_scanf_float+0x36e>
 8007828:	9b08      	ldr	r3, [sp, #32]
 800782a:	9a02      	ldr	r2, [sp, #8]
 800782c:	1c59      	adds	r1, r3, #1
 800782e:	9801      	ldr	r0, [sp, #4]
 8007830:	230a      	movs	r3, #10
 8007832:	f000 ff27 	bl	8008684 <_strtol_r>
 8007836:	9b07      	ldr	r3, [sp, #28]
 8007838:	9f08      	ldr	r7, [sp, #32]
 800783a:	1ac2      	subs	r2, r0, r3
 800783c:	0033      	movs	r3, r6
 800783e:	3370      	adds	r3, #112	; 0x70
 8007840:	33ff      	adds	r3, #255	; 0xff
 8007842:	429f      	cmp	r7, r3
 8007844:	d302      	bcc.n	800784c <_scanf_float+0x3c8>
 8007846:	0037      	movs	r7, r6
 8007848:	376f      	adds	r7, #111	; 0x6f
 800784a:	37ff      	adds	r7, #255	; 0xff
 800784c:	0038      	movs	r0, r7
 800784e:	490f      	ldr	r1, [pc, #60]	; (800788c <_scanf_float+0x408>)
 8007850:	f000 f836 	bl	80078c0 <siprintf>
 8007854:	e7cd      	b.n	80077f2 <_scanf_float+0x36e>
 8007856:	1d1a      	adds	r2, r3, #4
 8007858:	0749      	lsls	r1, r1, #29
 800785a:	d4d7      	bmi.n	800780c <_scanf_float+0x388>
 800785c:	9906      	ldr	r1, [sp, #24]
 800785e:	0020      	movs	r0, r4
 8007860:	600a      	str	r2, [r1, #0]
 8007862:	681f      	ldr	r7, [r3, #0]
 8007864:	0022      	movs	r2, r4
 8007866:	002b      	movs	r3, r5
 8007868:	0029      	movs	r1, r5
 800786a:	f7fb f8f1 	bl	8002a50 <__aeabi_dcmpun>
 800786e:	2800      	cmp	r0, #0
 8007870:	d004      	beq.n	800787c <_scanf_float+0x3f8>
 8007872:	4807      	ldr	r0, [pc, #28]	; (8007890 <_scanf_float+0x40c>)
 8007874:	f000 f820 	bl	80078b8 <nanf>
 8007878:	6038      	str	r0, [r7, #0]
 800787a:	e7cc      	b.n	8007816 <_scanf_float+0x392>
 800787c:	0020      	movs	r0, r4
 800787e:	0029      	movs	r1, r5
 8007880:	f7fb f990 	bl	8002ba4 <__aeabi_d2f>
 8007884:	e7f8      	b.n	8007878 <_scanf_float+0x3f4>
 8007886:	2300      	movs	r3, #0
 8007888:	e640      	b.n	800750c <_scanf_float+0x88>
 800788a:	46c0      	nop			; (mov r8, r8)
 800788c:	0800b6e4 	.word	0x0800b6e4
 8007890:	0800b9f0 	.word	0x0800b9f0

08007894 <_sbrk_r>:
 8007894:	2300      	movs	r3, #0
 8007896:	b570      	push	{r4, r5, r6, lr}
 8007898:	4d06      	ldr	r5, [pc, #24]	; (80078b4 <_sbrk_r+0x20>)
 800789a:	0004      	movs	r4, r0
 800789c:	0008      	movs	r0, r1
 800789e:	602b      	str	r3, [r5, #0]
 80078a0:	f7fc fae8 	bl	8003e74 <_sbrk>
 80078a4:	1c43      	adds	r3, r0, #1
 80078a6:	d103      	bne.n	80078b0 <_sbrk_r+0x1c>
 80078a8:	682b      	ldr	r3, [r5, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d000      	beq.n	80078b0 <_sbrk_r+0x1c>
 80078ae:	6023      	str	r3, [r4, #0]
 80078b0:	bd70      	pop	{r4, r5, r6, pc}
 80078b2:	46c0      	nop			; (mov r8, r8)
 80078b4:	20000544 	.word	0x20000544

080078b8 <nanf>:
 80078b8:	4800      	ldr	r0, [pc, #0]	; (80078bc <nanf+0x4>)
 80078ba:	4770      	bx	lr
 80078bc:	7fc00000 	.word	0x7fc00000

080078c0 <siprintf>:
 80078c0:	b40e      	push	{r1, r2, r3}
 80078c2:	b500      	push	{lr}
 80078c4:	490b      	ldr	r1, [pc, #44]	; (80078f4 <siprintf+0x34>)
 80078c6:	b09c      	sub	sp, #112	; 0x70
 80078c8:	ab1d      	add	r3, sp, #116	; 0x74
 80078ca:	9002      	str	r0, [sp, #8]
 80078cc:	9006      	str	r0, [sp, #24]
 80078ce:	9107      	str	r1, [sp, #28]
 80078d0:	9104      	str	r1, [sp, #16]
 80078d2:	4809      	ldr	r0, [pc, #36]	; (80078f8 <siprintf+0x38>)
 80078d4:	4909      	ldr	r1, [pc, #36]	; (80078fc <siprintf+0x3c>)
 80078d6:	cb04      	ldmia	r3!, {r2}
 80078d8:	9105      	str	r1, [sp, #20]
 80078da:	6800      	ldr	r0, [r0, #0]
 80078dc:	a902      	add	r1, sp, #8
 80078de:	9301      	str	r3, [sp, #4]
 80078e0:	f002 fe84 	bl	800a5ec <_svfiprintf_r>
 80078e4:	2300      	movs	r3, #0
 80078e6:	9a02      	ldr	r2, [sp, #8]
 80078e8:	7013      	strb	r3, [r2, #0]
 80078ea:	b01c      	add	sp, #112	; 0x70
 80078ec:	bc08      	pop	{r3}
 80078ee:	b003      	add	sp, #12
 80078f0:	4718      	bx	r3
 80078f2:	46c0      	nop			; (mov r8, r8)
 80078f4:	7fffffff 	.word	0x7fffffff
 80078f8:	2000000c 	.word	0x2000000c
 80078fc:	ffff0208 	.word	0xffff0208

08007900 <sulp>:
 8007900:	b570      	push	{r4, r5, r6, lr}
 8007902:	0016      	movs	r6, r2
 8007904:	000d      	movs	r5, r1
 8007906:	f002 fc9d 	bl	800a244 <__ulp>
 800790a:	2e00      	cmp	r6, #0
 800790c:	d00d      	beq.n	800792a <sulp+0x2a>
 800790e:	236b      	movs	r3, #107	; 0x6b
 8007910:	006a      	lsls	r2, r5, #1
 8007912:	0d52      	lsrs	r2, r2, #21
 8007914:	1a9b      	subs	r3, r3, r2
 8007916:	2b00      	cmp	r3, #0
 8007918:	dd07      	ble.n	800792a <sulp+0x2a>
 800791a:	2400      	movs	r4, #0
 800791c:	4a03      	ldr	r2, [pc, #12]	; (800792c <sulp+0x2c>)
 800791e:	051b      	lsls	r3, r3, #20
 8007920:	189d      	adds	r5, r3, r2
 8007922:	002b      	movs	r3, r5
 8007924:	0022      	movs	r2, r4
 8007926:	f7fa fa95 	bl	8001e54 <__aeabi_dmul>
 800792a:	bd70      	pop	{r4, r5, r6, pc}
 800792c:	3ff00000 	.word	0x3ff00000

08007930 <_strtod_l>:
 8007930:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007932:	001d      	movs	r5, r3
 8007934:	2300      	movs	r3, #0
 8007936:	b0a5      	sub	sp, #148	; 0x94
 8007938:	9320      	str	r3, [sp, #128]	; 0x80
 800793a:	4bac      	ldr	r3, [pc, #688]	; (8007bec <_strtod_l+0x2bc>)
 800793c:	9005      	str	r0, [sp, #20]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	9108      	str	r1, [sp, #32]
 8007942:	0018      	movs	r0, r3
 8007944:	9307      	str	r3, [sp, #28]
 8007946:	921b      	str	r2, [sp, #108]	; 0x6c
 8007948:	f7f8 fbdc 	bl	8000104 <strlen>
 800794c:	2600      	movs	r6, #0
 800794e:	0004      	movs	r4, r0
 8007950:	2700      	movs	r7, #0
 8007952:	9b08      	ldr	r3, [sp, #32]
 8007954:	931f      	str	r3, [sp, #124]	; 0x7c
 8007956:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007958:	7813      	ldrb	r3, [r2, #0]
 800795a:	2b2b      	cmp	r3, #43	; 0x2b
 800795c:	d058      	beq.n	8007a10 <_strtod_l+0xe0>
 800795e:	d844      	bhi.n	80079ea <_strtod_l+0xba>
 8007960:	2b0d      	cmp	r3, #13
 8007962:	d83d      	bhi.n	80079e0 <_strtod_l+0xb0>
 8007964:	2b08      	cmp	r3, #8
 8007966:	d83d      	bhi.n	80079e4 <_strtod_l+0xb4>
 8007968:	2b00      	cmp	r3, #0
 800796a:	d047      	beq.n	80079fc <_strtod_l+0xcc>
 800796c:	2300      	movs	r3, #0
 800796e:	930e      	str	r3, [sp, #56]	; 0x38
 8007970:	2200      	movs	r2, #0
 8007972:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007974:	920a      	str	r2, [sp, #40]	; 0x28
 8007976:	9306      	str	r3, [sp, #24]
 8007978:	781b      	ldrb	r3, [r3, #0]
 800797a:	2b30      	cmp	r3, #48	; 0x30
 800797c:	d000      	beq.n	8007980 <_strtod_l+0x50>
 800797e:	e07f      	b.n	8007a80 <_strtod_l+0x150>
 8007980:	9b06      	ldr	r3, [sp, #24]
 8007982:	3220      	adds	r2, #32
 8007984:	785b      	ldrb	r3, [r3, #1]
 8007986:	4393      	bics	r3, r2
 8007988:	2b58      	cmp	r3, #88	; 0x58
 800798a:	d000      	beq.n	800798e <_strtod_l+0x5e>
 800798c:	e06e      	b.n	8007a6c <_strtod_l+0x13c>
 800798e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007990:	9502      	str	r5, [sp, #8]
 8007992:	9301      	str	r3, [sp, #4]
 8007994:	ab20      	add	r3, sp, #128	; 0x80
 8007996:	9300      	str	r3, [sp, #0]
 8007998:	4a95      	ldr	r2, [pc, #596]	; (8007bf0 <_strtod_l+0x2c0>)
 800799a:	ab21      	add	r3, sp, #132	; 0x84
 800799c:	9805      	ldr	r0, [sp, #20]
 800799e:	a91f      	add	r1, sp, #124	; 0x7c
 80079a0:	f001 fd90 	bl	80094c4 <__gethex>
 80079a4:	2307      	movs	r3, #7
 80079a6:	0005      	movs	r5, r0
 80079a8:	0004      	movs	r4, r0
 80079aa:	401d      	ands	r5, r3
 80079ac:	4218      	tst	r0, r3
 80079ae:	d006      	beq.n	80079be <_strtod_l+0x8e>
 80079b0:	2d06      	cmp	r5, #6
 80079b2:	d12f      	bne.n	8007a14 <_strtod_l+0xe4>
 80079b4:	9b06      	ldr	r3, [sp, #24]
 80079b6:	3301      	adds	r3, #1
 80079b8:	931f      	str	r3, [sp, #124]	; 0x7c
 80079ba:	2300      	movs	r3, #0
 80079bc:	930e      	str	r3, [sp, #56]	; 0x38
 80079be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d002      	beq.n	80079ca <_strtod_l+0x9a>
 80079c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80079c6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80079c8:	601a      	str	r2, [r3, #0]
 80079ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d01c      	beq.n	8007a0a <_strtod_l+0xda>
 80079d0:	2380      	movs	r3, #128	; 0x80
 80079d2:	0032      	movs	r2, r6
 80079d4:	061b      	lsls	r3, r3, #24
 80079d6:	18fb      	adds	r3, r7, r3
 80079d8:	0010      	movs	r0, r2
 80079da:	0019      	movs	r1, r3
 80079dc:	b025      	add	sp, #148	; 0x94
 80079de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079e0:	2b20      	cmp	r3, #32
 80079e2:	d1c3      	bne.n	800796c <_strtod_l+0x3c>
 80079e4:	3201      	adds	r2, #1
 80079e6:	921f      	str	r2, [sp, #124]	; 0x7c
 80079e8:	e7b5      	b.n	8007956 <_strtod_l+0x26>
 80079ea:	2b2d      	cmp	r3, #45	; 0x2d
 80079ec:	d1be      	bne.n	800796c <_strtod_l+0x3c>
 80079ee:	3b2c      	subs	r3, #44	; 0x2c
 80079f0:	930e      	str	r3, [sp, #56]	; 0x38
 80079f2:	1c53      	adds	r3, r2, #1
 80079f4:	931f      	str	r3, [sp, #124]	; 0x7c
 80079f6:	7853      	ldrb	r3, [r2, #1]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d1b9      	bne.n	8007970 <_strtod_l+0x40>
 80079fc:	9b08      	ldr	r3, [sp, #32]
 80079fe:	931f      	str	r3, [sp, #124]	; 0x7c
 8007a00:	2300      	movs	r3, #0
 8007a02:	930e      	str	r3, [sp, #56]	; 0x38
 8007a04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d1dc      	bne.n	80079c4 <_strtod_l+0x94>
 8007a0a:	0032      	movs	r2, r6
 8007a0c:	003b      	movs	r3, r7
 8007a0e:	e7e3      	b.n	80079d8 <_strtod_l+0xa8>
 8007a10:	2300      	movs	r3, #0
 8007a12:	e7ed      	b.n	80079f0 <_strtod_l+0xc0>
 8007a14:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007a16:	2a00      	cmp	r2, #0
 8007a18:	d007      	beq.n	8007a2a <_strtod_l+0xfa>
 8007a1a:	2135      	movs	r1, #53	; 0x35
 8007a1c:	a822      	add	r0, sp, #136	; 0x88
 8007a1e:	f002 fd12 	bl	800a446 <__copybits>
 8007a22:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007a24:	9805      	ldr	r0, [sp, #20]
 8007a26:	f002 f8cd 	bl	8009bc4 <_Bfree>
 8007a2a:	1e68      	subs	r0, r5, #1
 8007a2c:	2804      	cmp	r0, #4
 8007a2e:	d806      	bhi.n	8007a3e <_strtod_l+0x10e>
 8007a30:	f7f8 fb70 	bl	8000114 <__gnu_thumb1_case_uqi>
 8007a34:	1816030b 	.word	0x1816030b
 8007a38:	0b          	.byte	0x0b
 8007a39:	00          	.byte	0x00
 8007a3a:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007a3c:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8007a3e:	0723      	lsls	r3, r4, #28
 8007a40:	d5bd      	bpl.n	80079be <_strtod_l+0x8e>
 8007a42:	2380      	movs	r3, #128	; 0x80
 8007a44:	061b      	lsls	r3, r3, #24
 8007a46:	431f      	orrs	r7, r3
 8007a48:	e7b9      	b.n	80079be <_strtod_l+0x8e>
 8007a4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a4c:	4a69      	ldr	r2, [pc, #420]	; (8007bf4 <_strtod_l+0x2c4>)
 8007a4e:	496a      	ldr	r1, [pc, #424]	; (8007bf8 <_strtod_l+0x2c8>)
 8007a50:	401a      	ands	r2, r3
 8007a52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a54:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007a56:	185b      	adds	r3, r3, r1
 8007a58:	051b      	lsls	r3, r3, #20
 8007a5a:	431a      	orrs	r2, r3
 8007a5c:	0017      	movs	r7, r2
 8007a5e:	e7ee      	b.n	8007a3e <_strtod_l+0x10e>
 8007a60:	4f66      	ldr	r7, [pc, #408]	; (8007bfc <_strtod_l+0x2cc>)
 8007a62:	e7ec      	b.n	8007a3e <_strtod_l+0x10e>
 8007a64:	2601      	movs	r6, #1
 8007a66:	4f66      	ldr	r7, [pc, #408]	; (8007c00 <_strtod_l+0x2d0>)
 8007a68:	4276      	negs	r6, r6
 8007a6a:	e7e8      	b.n	8007a3e <_strtod_l+0x10e>
 8007a6c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a6e:	1c5a      	adds	r2, r3, #1
 8007a70:	921f      	str	r2, [sp, #124]	; 0x7c
 8007a72:	785b      	ldrb	r3, [r3, #1]
 8007a74:	2b30      	cmp	r3, #48	; 0x30
 8007a76:	d0f9      	beq.n	8007a6c <_strtod_l+0x13c>
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d0a0      	beq.n	80079be <_strtod_l+0x8e>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	930a      	str	r3, [sp, #40]	; 0x28
 8007a80:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a82:	220a      	movs	r2, #10
 8007a84:	9310      	str	r3, [sp, #64]	; 0x40
 8007a86:	2300      	movs	r3, #0
 8007a88:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a8c:	9309      	str	r3, [sp, #36]	; 0x24
 8007a8e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8007a90:	7805      	ldrb	r5, [r0, #0]
 8007a92:	002b      	movs	r3, r5
 8007a94:	3b30      	subs	r3, #48	; 0x30
 8007a96:	b2d9      	uxtb	r1, r3
 8007a98:	2909      	cmp	r1, #9
 8007a9a:	d927      	bls.n	8007aec <_strtod_l+0x1bc>
 8007a9c:	0022      	movs	r2, r4
 8007a9e:	9907      	ldr	r1, [sp, #28]
 8007aa0:	f002 feaa 	bl	800a7f8 <strncmp>
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	d033      	beq.n	8007b10 <_strtod_l+0x1e0>
 8007aa8:	2000      	movs	r0, #0
 8007aaa:	002b      	movs	r3, r5
 8007aac:	4684      	mov	ip, r0
 8007aae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ab0:	900c      	str	r0, [sp, #48]	; 0x30
 8007ab2:	9206      	str	r2, [sp, #24]
 8007ab4:	2220      	movs	r2, #32
 8007ab6:	0019      	movs	r1, r3
 8007ab8:	4391      	bics	r1, r2
 8007aba:	000a      	movs	r2, r1
 8007abc:	2100      	movs	r1, #0
 8007abe:	9107      	str	r1, [sp, #28]
 8007ac0:	2a45      	cmp	r2, #69	; 0x45
 8007ac2:	d000      	beq.n	8007ac6 <_strtod_l+0x196>
 8007ac4:	e0c5      	b.n	8007c52 <_strtod_l+0x322>
 8007ac6:	9b06      	ldr	r3, [sp, #24]
 8007ac8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007aca:	4303      	orrs	r3, r0
 8007acc:	4313      	orrs	r3, r2
 8007ace:	428b      	cmp	r3, r1
 8007ad0:	d094      	beq.n	80079fc <_strtod_l+0xcc>
 8007ad2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007ad4:	9308      	str	r3, [sp, #32]
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	931f      	str	r3, [sp, #124]	; 0x7c
 8007ada:	9b08      	ldr	r3, [sp, #32]
 8007adc:	785b      	ldrb	r3, [r3, #1]
 8007ade:	2b2b      	cmp	r3, #43	; 0x2b
 8007ae0:	d076      	beq.n	8007bd0 <_strtod_l+0x2a0>
 8007ae2:	000c      	movs	r4, r1
 8007ae4:	2b2d      	cmp	r3, #45	; 0x2d
 8007ae6:	d179      	bne.n	8007bdc <_strtod_l+0x2ac>
 8007ae8:	2401      	movs	r4, #1
 8007aea:	e072      	b.n	8007bd2 <_strtod_l+0x2a2>
 8007aec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007aee:	2908      	cmp	r1, #8
 8007af0:	dc09      	bgt.n	8007b06 <_strtod_l+0x1d6>
 8007af2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007af4:	4351      	muls	r1, r2
 8007af6:	185b      	adds	r3, r3, r1
 8007af8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007afa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007afc:	3001      	adds	r0, #1
 8007afe:	3301      	adds	r3, #1
 8007b00:	9309      	str	r3, [sp, #36]	; 0x24
 8007b02:	901f      	str	r0, [sp, #124]	; 0x7c
 8007b04:	e7c3      	b.n	8007a8e <_strtod_l+0x15e>
 8007b06:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007b08:	4351      	muls	r1, r2
 8007b0a:	185b      	adds	r3, r3, r1
 8007b0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b0e:	e7f4      	b.n	8007afa <_strtod_l+0x1ca>
 8007b10:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b14:	191c      	adds	r4, r3, r4
 8007b16:	941f      	str	r4, [sp, #124]	; 0x7c
 8007b18:	7823      	ldrb	r3, [r4, #0]
 8007b1a:	2a00      	cmp	r2, #0
 8007b1c:	d039      	beq.n	8007b92 <_strtod_l+0x262>
 8007b1e:	900c      	str	r0, [sp, #48]	; 0x30
 8007b20:	9206      	str	r2, [sp, #24]
 8007b22:	001a      	movs	r2, r3
 8007b24:	3a30      	subs	r2, #48	; 0x30
 8007b26:	2a09      	cmp	r2, #9
 8007b28:	d912      	bls.n	8007b50 <_strtod_l+0x220>
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	4694      	mov	ip, r2
 8007b2e:	e7c1      	b.n	8007ab4 <_strtod_l+0x184>
 8007b30:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b32:	3001      	adds	r0, #1
 8007b34:	1c5a      	adds	r2, r3, #1
 8007b36:	921f      	str	r2, [sp, #124]	; 0x7c
 8007b38:	785b      	ldrb	r3, [r3, #1]
 8007b3a:	2b30      	cmp	r3, #48	; 0x30
 8007b3c:	d0f8      	beq.n	8007b30 <_strtod_l+0x200>
 8007b3e:	001a      	movs	r2, r3
 8007b40:	3a31      	subs	r2, #49	; 0x31
 8007b42:	2a08      	cmp	r2, #8
 8007b44:	d83f      	bhi.n	8007bc6 <_strtod_l+0x296>
 8007b46:	900c      	str	r0, [sp, #48]	; 0x30
 8007b48:	2000      	movs	r0, #0
 8007b4a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007b4c:	9006      	str	r0, [sp, #24]
 8007b4e:	9210      	str	r2, [sp, #64]	; 0x40
 8007b50:	001a      	movs	r2, r3
 8007b52:	1c41      	adds	r1, r0, #1
 8007b54:	3a30      	subs	r2, #48	; 0x30
 8007b56:	2b30      	cmp	r3, #48	; 0x30
 8007b58:	d015      	beq.n	8007b86 <_strtod_l+0x256>
 8007b5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b5c:	185b      	adds	r3, r3, r1
 8007b5e:	210a      	movs	r1, #10
 8007b60:	930c      	str	r3, [sp, #48]	; 0x30
 8007b62:	9b06      	ldr	r3, [sp, #24]
 8007b64:	18c4      	adds	r4, r0, r3
 8007b66:	42a3      	cmp	r3, r4
 8007b68:	d115      	bne.n	8007b96 <_strtod_l+0x266>
 8007b6a:	9906      	ldr	r1, [sp, #24]
 8007b6c:	9b06      	ldr	r3, [sp, #24]
 8007b6e:	3101      	adds	r1, #1
 8007b70:	1809      	adds	r1, r1, r0
 8007b72:	181b      	adds	r3, r3, r0
 8007b74:	9106      	str	r1, [sp, #24]
 8007b76:	2b08      	cmp	r3, #8
 8007b78:	dc1b      	bgt.n	8007bb2 <_strtod_l+0x282>
 8007b7a:	230a      	movs	r3, #10
 8007b7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007b7e:	434b      	muls	r3, r1
 8007b80:	2100      	movs	r1, #0
 8007b82:	18d3      	adds	r3, r2, r3
 8007b84:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b86:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b88:	0008      	movs	r0, r1
 8007b8a:	1c5a      	adds	r2, r3, #1
 8007b8c:	921f      	str	r2, [sp, #124]	; 0x7c
 8007b8e:	785b      	ldrb	r3, [r3, #1]
 8007b90:	e7c7      	b.n	8007b22 <_strtod_l+0x1f2>
 8007b92:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b94:	e7d1      	b.n	8007b3a <_strtod_l+0x20a>
 8007b96:	2b08      	cmp	r3, #8
 8007b98:	dc04      	bgt.n	8007ba4 <_strtod_l+0x274>
 8007b9a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007b9c:	434d      	muls	r5, r1
 8007b9e:	950b      	str	r5, [sp, #44]	; 0x2c
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	e7e0      	b.n	8007b66 <_strtod_l+0x236>
 8007ba4:	1c5d      	adds	r5, r3, #1
 8007ba6:	2d10      	cmp	r5, #16
 8007ba8:	dcfa      	bgt.n	8007ba0 <_strtod_l+0x270>
 8007baa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007bac:	434d      	muls	r5, r1
 8007bae:	950f      	str	r5, [sp, #60]	; 0x3c
 8007bb0:	e7f6      	b.n	8007ba0 <_strtod_l+0x270>
 8007bb2:	9b06      	ldr	r3, [sp, #24]
 8007bb4:	2100      	movs	r1, #0
 8007bb6:	2b10      	cmp	r3, #16
 8007bb8:	dce5      	bgt.n	8007b86 <_strtod_l+0x256>
 8007bba:	230a      	movs	r3, #10
 8007bbc:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007bbe:	4343      	muls	r3, r0
 8007bc0:	18d3      	adds	r3, r2, r3
 8007bc2:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bc4:	e7df      	b.n	8007b86 <_strtod_l+0x256>
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	920c      	str	r2, [sp, #48]	; 0x30
 8007bca:	9206      	str	r2, [sp, #24]
 8007bcc:	3201      	adds	r2, #1
 8007bce:	e7ad      	b.n	8007b2c <_strtod_l+0x1fc>
 8007bd0:	2400      	movs	r4, #0
 8007bd2:	9b08      	ldr	r3, [sp, #32]
 8007bd4:	3302      	adds	r3, #2
 8007bd6:	931f      	str	r3, [sp, #124]	; 0x7c
 8007bd8:	9b08      	ldr	r3, [sp, #32]
 8007bda:	789b      	ldrb	r3, [r3, #2]
 8007bdc:	001a      	movs	r2, r3
 8007bde:	3a30      	subs	r2, #48	; 0x30
 8007be0:	2a09      	cmp	r2, #9
 8007be2:	d913      	bls.n	8007c0c <_strtod_l+0x2dc>
 8007be4:	9a08      	ldr	r2, [sp, #32]
 8007be6:	921f      	str	r2, [sp, #124]	; 0x7c
 8007be8:	2200      	movs	r2, #0
 8007bea:	e031      	b.n	8007c50 <_strtod_l+0x320>
 8007bec:	0800b838 	.word	0x0800b838
 8007bf0:	0800b6ec 	.word	0x0800b6ec
 8007bf4:	ffefffff 	.word	0xffefffff
 8007bf8:	00000433 	.word	0x00000433
 8007bfc:	7ff00000 	.word	0x7ff00000
 8007c00:	7fffffff 	.word	0x7fffffff
 8007c04:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007c06:	1c5a      	adds	r2, r3, #1
 8007c08:	921f      	str	r2, [sp, #124]	; 0x7c
 8007c0a:	785b      	ldrb	r3, [r3, #1]
 8007c0c:	2b30      	cmp	r3, #48	; 0x30
 8007c0e:	d0f9      	beq.n	8007c04 <_strtod_l+0x2d4>
 8007c10:	2200      	movs	r2, #0
 8007c12:	9207      	str	r2, [sp, #28]
 8007c14:	001a      	movs	r2, r3
 8007c16:	3a31      	subs	r2, #49	; 0x31
 8007c18:	2a08      	cmp	r2, #8
 8007c1a:	d81a      	bhi.n	8007c52 <_strtod_l+0x322>
 8007c1c:	3b30      	subs	r3, #48	; 0x30
 8007c1e:	001a      	movs	r2, r3
 8007c20:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007c22:	9307      	str	r3, [sp, #28]
 8007c24:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007c26:	1c59      	adds	r1, r3, #1
 8007c28:	911f      	str	r1, [sp, #124]	; 0x7c
 8007c2a:	785b      	ldrb	r3, [r3, #1]
 8007c2c:	001d      	movs	r5, r3
 8007c2e:	3d30      	subs	r5, #48	; 0x30
 8007c30:	2d09      	cmp	r5, #9
 8007c32:	d939      	bls.n	8007ca8 <_strtod_l+0x378>
 8007c34:	9d07      	ldr	r5, [sp, #28]
 8007c36:	1b49      	subs	r1, r1, r5
 8007c38:	4db0      	ldr	r5, [pc, #704]	; (8007efc <_strtod_l+0x5cc>)
 8007c3a:	9507      	str	r5, [sp, #28]
 8007c3c:	2908      	cmp	r1, #8
 8007c3e:	dc03      	bgt.n	8007c48 <_strtod_l+0x318>
 8007c40:	9207      	str	r2, [sp, #28]
 8007c42:	42aa      	cmp	r2, r5
 8007c44:	dd00      	ble.n	8007c48 <_strtod_l+0x318>
 8007c46:	9507      	str	r5, [sp, #28]
 8007c48:	2c00      	cmp	r4, #0
 8007c4a:	d002      	beq.n	8007c52 <_strtod_l+0x322>
 8007c4c:	9a07      	ldr	r2, [sp, #28]
 8007c4e:	4252      	negs	r2, r2
 8007c50:	9207      	str	r2, [sp, #28]
 8007c52:	9a06      	ldr	r2, [sp, #24]
 8007c54:	2a00      	cmp	r2, #0
 8007c56:	d14b      	bne.n	8007cf0 <_strtod_l+0x3c0>
 8007c58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c5a:	4310      	orrs	r0, r2
 8007c5c:	d000      	beq.n	8007c60 <_strtod_l+0x330>
 8007c5e:	e6ae      	b.n	80079be <_strtod_l+0x8e>
 8007c60:	4662      	mov	r2, ip
 8007c62:	2a00      	cmp	r2, #0
 8007c64:	d000      	beq.n	8007c68 <_strtod_l+0x338>
 8007c66:	e6c9      	b.n	80079fc <_strtod_l+0xcc>
 8007c68:	2b69      	cmp	r3, #105	; 0x69
 8007c6a:	d025      	beq.n	8007cb8 <_strtod_l+0x388>
 8007c6c:	dc21      	bgt.n	8007cb2 <_strtod_l+0x382>
 8007c6e:	2b49      	cmp	r3, #73	; 0x49
 8007c70:	d022      	beq.n	8007cb8 <_strtod_l+0x388>
 8007c72:	2b4e      	cmp	r3, #78	; 0x4e
 8007c74:	d000      	beq.n	8007c78 <_strtod_l+0x348>
 8007c76:	e6c1      	b.n	80079fc <_strtod_l+0xcc>
 8007c78:	49a1      	ldr	r1, [pc, #644]	; (8007f00 <_strtod_l+0x5d0>)
 8007c7a:	a81f      	add	r0, sp, #124	; 0x7c
 8007c7c:	f001 fe70 	bl	8009960 <__match>
 8007c80:	2800      	cmp	r0, #0
 8007c82:	d100      	bne.n	8007c86 <_strtod_l+0x356>
 8007c84:	e6ba      	b.n	80079fc <_strtod_l+0xcc>
 8007c86:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007c88:	781b      	ldrb	r3, [r3, #0]
 8007c8a:	2b28      	cmp	r3, #40	; 0x28
 8007c8c:	d12a      	bne.n	8007ce4 <_strtod_l+0x3b4>
 8007c8e:	499d      	ldr	r1, [pc, #628]	; (8007f04 <_strtod_l+0x5d4>)
 8007c90:	aa22      	add	r2, sp, #136	; 0x88
 8007c92:	a81f      	add	r0, sp, #124	; 0x7c
 8007c94:	f001 fe78 	bl	8009988 <__hexnan>
 8007c98:	2805      	cmp	r0, #5
 8007c9a:	d123      	bne.n	8007ce4 <_strtod_l+0x3b4>
 8007c9c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007c9e:	4a9a      	ldr	r2, [pc, #616]	; (8007f08 <_strtod_l+0x5d8>)
 8007ca0:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007ca2:	431a      	orrs	r2, r3
 8007ca4:	0017      	movs	r7, r2
 8007ca6:	e68a      	b.n	80079be <_strtod_l+0x8e>
 8007ca8:	210a      	movs	r1, #10
 8007caa:	434a      	muls	r2, r1
 8007cac:	18d2      	adds	r2, r2, r3
 8007cae:	3a30      	subs	r2, #48	; 0x30
 8007cb0:	e7b8      	b.n	8007c24 <_strtod_l+0x2f4>
 8007cb2:	2b6e      	cmp	r3, #110	; 0x6e
 8007cb4:	d0e0      	beq.n	8007c78 <_strtod_l+0x348>
 8007cb6:	e6a1      	b.n	80079fc <_strtod_l+0xcc>
 8007cb8:	4994      	ldr	r1, [pc, #592]	; (8007f0c <_strtod_l+0x5dc>)
 8007cba:	a81f      	add	r0, sp, #124	; 0x7c
 8007cbc:	f001 fe50 	bl	8009960 <__match>
 8007cc0:	2800      	cmp	r0, #0
 8007cc2:	d100      	bne.n	8007cc6 <_strtod_l+0x396>
 8007cc4:	e69a      	b.n	80079fc <_strtod_l+0xcc>
 8007cc6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007cc8:	4991      	ldr	r1, [pc, #580]	; (8007f10 <_strtod_l+0x5e0>)
 8007cca:	3b01      	subs	r3, #1
 8007ccc:	a81f      	add	r0, sp, #124	; 0x7c
 8007cce:	931f      	str	r3, [sp, #124]	; 0x7c
 8007cd0:	f001 fe46 	bl	8009960 <__match>
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	d102      	bne.n	8007cde <_strtod_l+0x3ae>
 8007cd8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007cda:	3301      	adds	r3, #1
 8007cdc:	931f      	str	r3, [sp, #124]	; 0x7c
 8007cde:	2600      	movs	r6, #0
 8007ce0:	4f89      	ldr	r7, [pc, #548]	; (8007f08 <_strtod_l+0x5d8>)
 8007ce2:	e66c      	b.n	80079be <_strtod_l+0x8e>
 8007ce4:	488b      	ldr	r0, [pc, #556]	; (8007f14 <_strtod_l+0x5e4>)
 8007ce6:	f002 fd81 	bl	800a7ec <nan>
 8007cea:	0006      	movs	r6, r0
 8007cec:	000f      	movs	r7, r1
 8007cee:	e666      	b.n	80079be <_strtod_l+0x8e>
 8007cf0:	9b07      	ldr	r3, [sp, #28]
 8007cf2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007cf4:	1a9b      	subs	r3, r3, r2
 8007cf6:	930a      	str	r3, [sp, #40]	; 0x28
 8007cf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d101      	bne.n	8007d02 <_strtod_l+0x3d2>
 8007cfe:	9b06      	ldr	r3, [sp, #24]
 8007d00:	9309      	str	r3, [sp, #36]	; 0x24
 8007d02:	9c06      	ldr	r4, [sp, #24]
 8007d04:	2c10      	cmp	r4, #16
 8007d06:	dd00      	ble.n	8007d0a <_strtod_l+0x3da>
 8007d08:	2410      	movs	r4, #16
 8007d0a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007d0c:	f7fa ff24 	bl	8002b58 <__aeabi_ui2d>
 8007d10:	9b06      	ldr	r3, [sp, #24]
 8007d12:	0006      	movs	r6, r0
 8007d14:	000f      	movs	r7, r1
 8007d16:	2b09      	cmp	r3, #9
 8007d18:	dd15      	ble.n	8007d46 <_strtod_l+0x416>
 8007d1a:	0022      	movs	r2, r4
 8007d1c:	4b7e      	ldr	r3, [pc, #504]	; (8007f18 <_strtod_l+0x5e8>)
 8007d1e:	3a09      	subs	r2, #9
 8007d20:	00d2      	lsls	r2, r2, #3
 8007d22:	189b      	adds	r3, r3, r2
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	f7fa f894 	bl	8001e54 <__aeabi_dmul>
 8007d2c:	0006      	movs	r6, r0
 8007d2e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007d30:	000f      	movs	r7, r1
 8007d32:	f7fa ff11 	bl	8002b58 <__aeabi_ui2d>
 8007d36:	0002      	movs	r2, r0
 8007d38:	000b      	movs	r3, r1
 8007d3a:	0030      	movs	r0, r6
 8007d3c:	0039      	movs	r1, r7
 8007d3e:	f7f9 f94b 	bl	8000fd8 <__aeabi_dadd>
 8007d42:	0006      	movs	r6, r0
 8007d44:	000f      	movs	r7, r1
 8007d46:	9b06      	ldr	r3, [sp, #24]
 8007d48:	2b0f      	cmp	r3, #15
 8007d4a:	dc39      	bgt.n	8007dc0 <_strtod_l+0x490>
 8007d4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d100      	bne.n	8007d54 <_strtod_l+0x424>
 8007d52:	e634      	b.n	80079be <_strtod_l+0x8e>
 8007d54:	dd24      	ble.n	8007da0 <_strtod_l+0x470>
 8007d56:	2b16      	cmp	r3, #22
 8007d58:	dc09      	bgt.n	8007d6e <_strtod_l+0x43e>
 8007d5a:	496f      	ldr	r1, [pc, #444]	; (8007f18 <_strtod_l+0x5e8>)
 8007d5c:	00db      	lsls	r3, r3, #3
 8007d5e:	18c9      	adds	r1, r1, r3
 8007d60:	0032      	movs	r2, r6
 8007d62:	6808      	ldr	r0, [r1, #0]
 8007d64:	6849      	ldr	r1, [r1, #4]
 8007d66:	003b      	movs	r3, r7
 8007d68:	f7fa f874 	bl	8001e54 <__aeabi_dmul>
 8007d6c:	e7bd      	b.n	8007cea <_strtod_l+0x3ba>
 8007d6e:	2325      	movs	r3, #37	; 0x25
 8007d70:	9a06      	ldr	r2, [sp, #24]
 8007d72:	1a9b      	subs	r3, r3, r2
 8007d74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d76:	4293      	cmp	r3, r2
 8007d78:	db22      	blt.n	8007dc0 <_strtod_l+0x490>
 8007d7a:	240f      	movs	r4, #15
 8007d7c:	9b06      	ldr	r3, [sp, #24]
 8007d7e:	4d66      	ldr	r5, [pc, #408]	; (8007f18 <_strtod_l+0x5e8>)
 8007d80:	1ae4      	subs	r4, r4, r3
 8007d82:	00e1      	lsls	r1, r4, #3
 8007d84:	1869      	adds	r1, r5, r1
 8007d86:	0032      	movs	r2, r6
 8007d88:	6808      	ldr	r0, [r1, #0]
 8007d8a:	6849      	ldr	r1, [r1, #4]
 8007d8c:	003b      	movs	r3, r7
 8007d8e:	f7fa f861 	bl	8001e54 <__aeabi_dmul>
 8007d92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d94:	1b1c      	subs	r4, r3, r4
 8007d96:	00e4      	lsls	r4, r4, #3
 8007d98:	192c      	adds	r4, r5, r4
 8007d9a:	6822      	ldr	r2, [r4, #0]
 8007d9c:	6863      	ldr	r3, [r4, #4]
 8007d9e:	e7e3      	b.n	8007d68 <_strtod_l+0x438>
 8007da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007da2:	3316      	adds	r3, #22
 8007da4:	db0c      	blt.n	8007dc0 <_strtod_l+0x490>
 8007da6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007da8:	9a07      	ldr	r2, [sp, #28]
 8007daa:	0030      	movs	r0, r6
 8007dac:	1a9a      	subs	r2, r3, r2
 8007dae:	4b5a      	ldr	r3, [pc, #360]	; (8007f18 <_strtod_l+0x5e8>)
 8007db0:	00d2      	lsls	r2, r2, #3
 8007db2:	189b      	adds	r3, r3, r2
 8007db4:	0039      	movs	r1, r7
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	f7f9 fc49 	bl	8001650 <__aeabi_ddiv>
 8007dbe:	e794      	b.n	8007cea <_strtod_l+0x3ba>
 8007dc0:	9b06      	ldr	r3, [sp, #24]
 8007dc2:	1b1c      	subs	r4, r3, r4
 8007dc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dc6:	18e4      	adds	r4, r4, r3
 8007dc8:	2c00      	cmp	r4, #0
 8007dca:	dd72      	ble.n	8007eb2 <_strtod_l+0x582>
 8007dcc:	230f      	movs	r3, #15
 8007dce:	0021      	movs	r1, r4
 8007dd0:	4019      	ands	r1, r3
 8007dd2:	421c      	tst	r4, r3
 8007dd4:	d00a      	beq.n	8007dec <_strtod_l+0x4bc>
 8007dd6:	00cb      	lsls	r3, r1, #3
 8007dd8:	494f      	ldr	r1, [pc, #316]	; (8007f18 <_strtod_l+0x5e8>)
 8007dda:	0032      	movs	r2, r6
 8007ddc:	18c9      	adds	r1, r1, r3
 8007dde:	6808      	ldr	r0, [r1, #0]
 8007de0:	6849      	ldr	r1, [r1, #4]
 8007de2:	003b      	movs	r3, r7
 8007de4:	f7fa f836 	bl	8001e54 <__aeabi_dmul>
 8007de8:	0006      	movs	r6, r0
 8007dea:	000f      	movs	r7, r1
 8007dec:	230f      	movs	r3, #15
 8007dee:	439c      	bics	r4, r3
 8007df0:	d04a      	beq.n	8007e88 <_strtod_l+0x558>
 8007df2:	3326      	adds	r3, #38	; 0x26
 8007df4:	33ff      	adds	r3, #255	; 0xff
 8007df6:	429c      	cmp	r4, r3
 8007df8:	dd22      	ble.n	8007e40 <_strtod_l+0x510>
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	9306      	str	r3, [sp, #24]
 8007dfe:	9307      	str	r3, [sp, #28]
 8007e00:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e02:	9309      	str	r3, [sp, #36]	; 0x24
 8007e04:	2322      	movs	r3, #34	; 0x22
 8007e06:	2600      	movs	r6, #0
 8007e08:	9a05      	ldr	r2, [sp, #20]
 8007e0a:	4f3f      	ldr	r7, [pc, #252]	; (8007f08 <_strtod_l+0x5d8>)
 8007e0c:	6013      	str	r3, [r2, #0]
 8007e0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e10:	42b3      	cmp	r3, r6
 8007e12:	d100      	bne.n	8007e16 <_strtod_l+0x4e6>
 8007e14:	e5d3      	b.n	80079be <_strtod_l+0x8e>
 8007e16:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007e18:	9805      	ldr	r0, [sp, #20]
 8007e1a:	f001 fed3 	bl	8009bc4 <_Bfree>
 8007e1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e20:	9805      	ldr	r0, [sp, #20]
 8007e22:	f001 fecf 	bl	8009bc4 <_Bfree>
 8007e26:	9907      	ldr	r1, [sp, #28]
 8007e28:	9805      	ldr	r0, [sp, #20]
 8007e2a:	f001 fecb 	bl	8009bc4 <_Bfree>
 8007e2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007e30:	9805      	ldr	r0, [sp, #20]
 8007e32:	f001 fec7 	bl	8009bc4 <_Bfree>
 8007e36:	9906      	ldr	r1, [sp, #24]
 8007e38:	9805      	ldr	r0, [sp, #20]
 8007e3a:	f001 fec3 	bl	8009bc4 <_Bfree>
 8007e3e:	e5be      	b.n	80079be <_strtod_l+0x8e>
 8007e40:	2300      	movs	r3, #0
 8007e42:	0030      	movs	r0, r6
 8007e44:	0039      	movs	r1, r7
 8007e46:	4d35      	ldr	r5, [pc, #212]	; (8007f1c <_strtod_l+0x5ec>)
 8007e48:	1124      	asrs	r4, r4, #4
 8007e4a:	9308      	str	r3, [sp, #32]
 8007e4c:	2c01      	cmp	r4, #1
 8007e4e:	dc1e      	bgt.n	8007e8e <_strtod_l+0x55e>
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d001      	beq.n	8007e58 <_strtod_l+0x528>
 8007e54:	0006      	movs	r6, r0
 8007e56:	000f      	movs	r7, r1
 8007e58:	4b31      	ldr	r3, [pc, #196]	; (8007f20 <_strtod_l+0x5f0>)
 8007e5a:	0032      	movs	r2, r6
 8007e5c:	18ff      	adds	r7, r7, r3
 8007e5e:	9b08      	ldr	r3, [sp, #32]
 8007e60:	00dd      	lsls	r5, r3, #3
 8007e62:	4b2e      	ldr	r3, [pc, #184]	; (8007f1c <_strtod_l+0x5ec>)
 8007e64:	195d      	adds	r5, r3, r5
 8007e66:	6828      	ldr	r0, [r5, #0]
 8007e68:	6869      	ldr	r1, [r5, #4]
 8007e6a:	003b      	movs	r3, r7
 8007e6c:	f7f9 fff2 	bl	8001e54 <__aeabi_dmul>
 8007e70:	4b25      	ldr	r3, [pc, #148]	; (8007f08 <_strtod_l+0x5d8>)
 8007e72:	4a2c      	ldr	r2, [pc, #176]	; (8007f24 <_strtod_l+0x5f4>)
 8007e74:	0006      	movs	r6, r0
 8007e76:	400b      	ands	r3, r1
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d8be      	bhi.n	8007dfa <_strtod_l+0x4ca>
 8007e7c:	4a2a      	ldr	r2, [pc, #168]	; (8007f28 <_strtod_l+0x5f8>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d913      	bls.n	8007eaa <_strtod_l+0x57a>
 8007e82:	2601      	movs	r6, #1
 8007e84:	4f29      	ldr	r7, [pc, #164]	; (8007f2c <_strtod_l+0x5fc>)
 8007e86:	4276      	negs	r6, r6
 8007e88:	2300      	movs	r3, #0
 8007e8a:	9308      	str	r3, [sp, #32]
 8007e8c:	e087      	b.n	8007f9e <_strtod_l+0x66e>
 8007e8e:	2201      	movs	r2, #1
 8007e90:	4214      	tst	r4, r2
 8007e92:	d004      	beq.n	8007e9e <_strtod_l+0x56e>
 8007e94:	682a      	ldr	r2, [r5, #0]
 8007e96:	686b      	ldr	r3, [r5, #4]
 8007e98:	f7f9 ffdc 	bl	8001e54 <__aeabi_dmul>
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	9a08      	ldr	r2, [sp, #32]
 8007ea0:	1064      	asrs	r4, r4, #1
 8007ea2:	3201      	adds	r2, #1
 8007ea4:	9208      	str	r2, [sp, #32]
 8007ea6:	3508      	adds	r5, #8
 8007ea8:	e7d0      	b.n	8007e4c <_strtod_l+0x51c>
 8007eaa:	23d4      	movs	r3, #212	; 0xd4
 8007eac:	049b      	lsls	r3, r3, #18
 8007eae:	18cf      	adds	r7, r1, r3
 8007eb0:	e7ea      	b.n	8007e88 <_strtod_l+0x558>
 8007eb2:	2c00      	cmp	r4, #0
 8007eb4:	d0e8      	beq.n	8007e88 <_strtod_l+0x558>
 8007eb6:	4264      	negs	r4, r4
 8007eb8:	220f      	movs	r2, #15
 8007eba:	0023      	movs	r3, r4
 8007ebc:	4013      	ands	r3, r2
 8007ebe:	4214      	tst	r4, r2
 8007ec0:	d00a      	beq.n	8007ed8 <_strtod_l+0x5a8>
 8007ec2:	00da      	lsls	r2, r3, #3
 8007ec4:	4b14      	ldr	r3, [pc, #80]	; (8007f18 <_strtod_l+0x5e8>)
 8007ec6:	0030      	movs	r0, r6
 8007ec8:	189b      	adds	r3, r3, r2
 8007eca:	0039      	movs	r1, r7
 8007ecc:	681a      	ldr	r2, [r3, #0]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	f7f9 fbbe 	bl	8001650 <__aeabi_ddiv>
 8007ed4:	0006      	movs	r6, r0
 8007ed6:	000f      	movs	r7, r1
 8007ed8:	1124      	asrs	r4, r4, #4
 8007eda:	d0d5      	beq.n	8007e88 <_strtod_l+0x558>
 8007edc:	2c1f      	cmp	r4, #31
 8007ede:	dd27      	ble.n	8007f30 <_strtod_l+0x600>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	9306      	str	r3, [sp, #24]
 8007ee4:	9307      	str	r3, [sp, #28]
 8007ee6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ee8:	9309      	str	r3, [sp, #36]	; 0x24
 8007eea:	2322      	movs	r3, #34	; 0x22
 8007eec:	9a05      	ldr	r2, [sp, #20]
 8007eee:	2600      	movs	r6, #0
 8007ef0:	6013      	str	r3, [r2, #0]
 8007ef2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ef4:	2700      	movs	r7, #0
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d18d      	bne.n	8007e16 <_strtod_l+0x4e6>
 8007efa:	e560      	b.n	80079be <_strtod_l+0x8e>
 8007efc:	00004e1f 	.word	0x00004e1f
 8007f00:	0800b6bd 	.word	0x0800b6bd
 8007f04:	0800b700 	.word	0x0800b700
 8007f08:	7ff00000 	.word	0x7ff00000
 8007f0c:	0800b6b5 	.word	0x0800b6b5
 8007f10:	0800b743 	.word	0x0800b743
 8007f14:	0800b9f0 	.word	0x0800b9f0
 8007f18:	0800b8d0 	.word	0x0800b8d0
 8007f1c:	0800b8a8 	.word	0x0800b8a8
 8007f20:	fcb00000 	.word	0xfcb00000
 8007f24:	7ca00000 	.word	0x7ca00000
 8007f28:	7c900000 	.word	0x7c900000
 8007f2c:	7fefffff 	.word	0x7fefffff
 8007f30:	2310      	movs	r3, #16
 8007f32:	0022      	movs	r2, r4
 8007f34:	401a      	ands	r2, r3
 8007f36:	9208      	str	r2, [sp, #32]
 8007f38:	421c      	tst	r4, r3
 8007f3a:	d001      	beq.n	8007f40 <_strtod_l+0x610>
 8007f3c:	335a      	adds	r3, #90	; 0x5a
 8007f3e:	9308      	str	r3, [sp, #32]
 8007f40:	0030      	movs	r0, r6
 8007f42:	0039      	movs	r1, r7
 8007f44:	2300      	movs	r3, #0
 8007f46:	4dc5      	ldr	r5, [pc, #788]	; (800825c <_strtod_l+0x92c>)
 8007f48:	2201      	movs	r2, #1
 8007f4a:	4214      	tst	r4, r2
 8007f4c:	d004      	beq.n	8007f58 <_strtod_l+0x628>
 8007f4e:	682a      	ldr	r2, [r5, #0]
 8007f50:	686b      	ldr	r3, [r5, #4]
 8007f52:	f7f9 ff7f 	bl	8001e54 <__aeabi_dmul>
 8007f56:	2301      	movs	r3, #1
 8007f58:	1064      	asrs	r4, r4, #1
 8007f5a:	3508      	adds	r5, #8
 8007f5c:	2c00      	cmp	r4, #0
 8007f5e:	d1f3      	bne.n	8007f48 <_strtod_l+0x618>
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d001      	beq.n	8007f68 <_strtod_l+0x638>
 8007f64:	0006      	movs	r6, r0
 8007f66:	000f      	movs	r7, r1
 8007f68:	9b08      	ldr	r3, [sp, #32]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00f      	beq.n	8007f8e <_strtod_l+0x65e>
 8007f6e:	236b      	movs	r3, #107	; 0x6b
 8007f70:	007a      	lsls	r2, r7, #1
 8007f72:	0d52      	lsrs	r2, r2, #21
 8007f74:	0039      	movs	r1, r7
 8007f76:	1a9b      	subs	r3, r3, r2
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	dd08      	ble.n	8007f8e <_strtod_l+0x65e>
 8007f7c:	2b1f      	cmp	r3, #31
 8007f7e:	dc00      	bgt.n	8007f82 <_strtod_l+0x652>
 8007f80:	e124      	b.n	80081cc <_strtod_l+0x89c>
 8007f82:	2600      	movs	r6, #0
 8007f84:	2b34      	cmp	r3, #52	; 0x34
 8007f86:	dc00      	bgt.n	8007f8a <_strtod_l+0x65a>
 8007f88:	e119      	b.n	80081be <_strtod_l+0x88e>
 8007f8a:	27dc      	movs	r7, #220	; 0xdc
 8007f8c:	04bf      	lsls	r7, r7, #18
 8007f8e:	2200      	movs	r2, #0
 8007f90:	2300      	movs	r3, #0
 8007f92:	0030      	movs	r0, r6
 8007f94:	0039      	movs	r1, r7
 8007f96:	f7f8 fa57 	bl	8000448 <__aeabi_dcmpeq>
 8007f9a:	2800      	cmp	r0, #0
 8007f9c:	d1a0      	bne.n	8007ee0 <_strtod_l+0x5b0>
 8007f9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fa0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fa2:	9300      	str	r3, [sp, #0]
 8007fa4:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007fa6:	9b06      	ldr	r3, [sp, #24]
 8007fa8:	9805      	ldr	r0, [sp, #20]
 8007faa:	f001 fe73 	bl	8009c94 <__s2b>
 8007fae:	900b      	str	r0, [sp, #44]	; 0x2c
 8007fb0:	2800      	cmp	r0, #0
 8007fb2:	d100      	bne.n	8007fb6 <_strtod_l+0x686>
 8007fb4:	e721      	b.n	8007dfa <_strtod_l+0x4ca>
 8007fb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fb8:	9907      	ldr	r1, [sp, #28]
 8007fba:	17da      	asrs	r2, r3, #31
 8007fbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fbe:	1a5b      	subs	r3, r3, r1
 8007fc0:	401a      	ands	r2, r3
 8007fc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fc4:	9215      	str	r2, [sp, #84]	; 0x54
 8007fc6:	43db      	mvns	r3, r3
 8007fc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007fca:	17db      	asrs	r3, r3, #31
 8007fcc:	401a      	ands	r2, r3
 8007fce:	2300      	movs	r3, #0
 8007fd0:	921a      	str	r2, [sp, #104]	; 0x68
 8007fd2:	9306      	str	r3, [sp, #24]
 8007fd4:	9307      	str	r3, [sp, #28]
 8007fd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fd8:	9805      	ldr	r0, [sp, #20]
 8007fda:	6859      	ldr	r1, [r3, #4]
 8007fdc:	f001 fdae 	bl	8009b3c <_Balloc>
 8007fe0:	9009      	str	r0, [sp, #36]	; 0x24
 8007fe2:	2800      	cmp	r0, #0
 8007fe4:	d100      	bne.n	8007fe8 <_strtod_l+0x6b8>
 8007fe6:	e70d      	b.n	8007e04 <_strtod_l+0x4d4>
 8007fe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	310c      	adds	r1, #12
 8007ff0:	1c9a      	adds	r2, r3, #2
 8007ff2:	0092      	lsls	r2, r2, #2
 8007ff4:	300c      	adds	r0, #12
 8007ff6:	930c      	str	r3, [sp, #48]	; 0x30
 8007ff8:	f7fe fce2 	bl	80069c0 <memcpy>
 8007ffc:	ab22      	add	r3, sp, #136	; 0x88
 8007ffe:	9301      	str	r3, [sp, #4]
 8008000:	ab21      	add	r3, sp, #132	; 0x84
 8008002:	9300      	str	r3, [sp, #0]
 8008004:	0032      	movs	r2, r6
 8008006:	003b      	movs	r3, r7
 8008008:	9805      	ldr	r0, [sp, #20]
 800800a:	9612      	str	r6, [sp, #72]	; 0x48
 800800c:	9713      	str	r7, [sp, #76]	; 0x4c
 800800e:	f002 f98d 	bl	800a32c <__d2b>
 8008012:	9020      	str	r0, [sp, #128]	; 0x80
 8008014:	2800      	cmp	r0, #0
 8008016:	d100      	bne.n	800801a <_strtod_l+0x6ea>
 8008018:	e6f4      	b.n	8007e04 <_strtod_l+0x4d4>
 800801a:	2101      	movs	r1, #1
 800801c:	9805      	ldr	r0, [sp, #20]
 800801e:	f001 fecd 	bl	8009dbc <__i2b>
 8008022:	9007      	str	r0, [sp, #28]
 8008024:	2800      	cmp	r0, #0
 8008026:	d100      	bne.n	800802a <_strtod_l+0x6fa>
 8008028:	e6ec      	b.n	8007e04 <_strtod_l+0x4d4>
 800802a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800802c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800802e:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008030:	1ad4      	subs	r4, r2, r3
 8008032:	2b00      	cmp	r3, #0
 8008034:	db01      	blt.n	800803a <_strtod_l+0x70a>
 8008036:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8008038:	195d      	adds	r5, r3, r5
 800803a:	9908      	ldr	r1, [sp, #32]
 800803c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800803e:	1a5b      	subs	r3, r3, r1
 8008040:	2136      	movs	r1, #54	; 0x36
 8008042:	189b      	adds	r3, r3, r2
 8008044:	1a8a      	subs	r2, r1, r2
 8008046:	4986      	ldr	r1, [pc, #536]	; (8008260 <_strtod_l+0x930>)
 8008048:	2001      	movs	r0, #1
 800804a:	468c      	mov	ip, r1
 800804c:	2100      	movs	r1, #0
 800804e:	3b01      	subs	r3, #1
 8008050:	9110      	str	r1, [sp, #64]	; 0x40
 8008052:	9014      	str	r0, [sp, #80]	; 0x50
 8008054:	4563      	cmp	r3, ip
 8008056:	da07      	bge.n	8008068 <_strtod_l+0x738>
 8008058:	4661      	mov	r1, ip
 800805a:	1ac9      	subs	r1, r1, r3
 800805c:	1a52      	subs	r2, r2, r1
 800805e:	291f      	cmp	r1, #31
 8008060:	dd00      	ble.n	8008064 <_strtod_l+0x734>
 8008062:	e0b8      	b.n	80081d6 <_strtod_l+0x8a6>
 8008064:	4088      	lsls	r0, r1
 8008066:	9014      	str	r0, [sp, #80]	; 0x50
 8008068:	18ab      	adds	r3, r5, r2
 800806a:	930c      	str	r3, [sp, #48]	; 0x30
 800806c:	18a4      	adds	r4, r4, r2
 800806e:	9b08      	ldr	r3, [sp, #32]
 8008070:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008072:	191c      	adds	r4, r3, r4
 8008074:	002b      	movs	r3, r5
 8008076:	4295      	cmp	r5, r2
 8008078:	dd00      	ble.n	800807c <_strtod_l+0x74c>
 800807a:	0013      	movs	r3, r2
 800807c:	42a3      	cmp	r3, r4
 800807e:	dd00      	ble.n	8008082 <_strtod_l+0x752>
 8008080:	0023      	movs	r3, r4
 8008082:	2b00      	cmp	r3, #0
 8008084:	dd04      	ble.n	8008090 <_strtod_l+0x760>
 8008086:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008088:	1ae4      	subs	r4, r4, r3
 800808a:	1ad2      	subs	r2, r2, r3
 800808c:	920c      	str	r2, [sp, #48]	; 0x30
 800808e:	1aed      	subs	r5, r5, r3
 8008090:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008092:	2b00      	cmp	r3, #0
 8008094:	dd17      	ble.n	80080c6 <_strtod_l+0x796>
 8008096:	001a      	movs	r2, r3
 8008098:	9907      	ldr	r1, [sp, #28]
 800809a:	9805      	ldr	r0, [sp, #20]
 800809c:	f001 ff54 	bl	8009f48 <__pow5mult>
 80080a0:	9007      	str	r0, [sp, #28]
 80080a2:	2800      	cmp	r0, #0
 80080a4:	d100      	bne.n	80080a8 <_strtod_l+0x778>
 80080a6:	e6ad      	b.n	8007e04 <_strtod_l+0x4d4>
 80080a8:	0001      	movs	r1, r0
 80080aa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80080ac:	9805      	ldr	r0, [sp, #20]
 80080ae:	f001 fe9b 	bl	8009de8 <__multiply>
 80080b2:	900f      	str	r0, [sp, #60]	; 0x3c
 80080b4:	2800      	cmp	r0, #0
 80080b6:	d100      	bne.n	80080ba <_strtod_l+0x78a>
 80080b8:	e6a4      	b.n	8007e04 <_strtod_l+0x4d4>
 80080ba:	9920      	ldr	r1, [sp, #128]	; 0x80
 80080bc:	9805      	ldr	r0, [sp, #20]
 80080be:	f001 fd81 	bl	8009bc4 <_Bfree>
 80080c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080c4:	9320      	str	r3, [sp, #128]	; 0x80
 80080c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	dd00      	ble.n	80080ce <_strtod_l+0x79e>
 80080cc:	e089      	b.n	80081e2 <_strtod_l+0x8b2>
 80080ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	dd08      	ble.n	80080e6 <_strtod_l+0x7b6>
 80080d4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80080d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80080d8:	9805      	ldr	r0, [sp, #20]
 80080da:	f001 ff35 	bl	8009f48 <__pow5mult>
 80080de:	9009      	str	r0, [sp, #36]	; 0x24
 80080e0:	2800      	cmp	r0, #0
 80080e2:	d100      	bne.n	80080e6 <_strtod_l+0x7b6>
 80080e4:	e68e      	b.n	8007e04 <_strtod_l+0x4d4>
 80080e6:	2c00      	cmp	r4, #0
 80080e8:	dd08      	ble.n	80080fc <_strtod_l+0x7cc>
 80080ea:	0022      	movs	r2, r4
 80080ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80080ee:	9805      	ldr	r0, [sp, #20]
 80080f0:	f001 ff86 	bl	800a000 <__lshift>
 80080f4:	9009      	str	r0, [sp, #36]	; 0x24
 80080f6:	2800      	cmp	r0, #0
 80080f8:	d100      	bne.n	80080fc <_strtod_l+0x7cc>
 80080fa:	e683      	b.n	8007e04 <_strtod_l+0x4d4>
 80080fc:	2d00      	cmp	r5, #0
 80080fe:	dd08      	ble.n	8008112 <_strtod_l+0x7e2>
 8008100:	002a      	movs	r2, r5
 8008102:	9907      	ldr	r1, [sp, #28]
 8008104:	9805      	ldr	r0, [sp, #20]
 8008106:	f001 ff7b 	bl	800a000 <__lshift>
 800810a:	9007      	str	r0, [sp, #28]
 800810c:	2800      	cmp	r0, #0
 800810e:	d100      	bne.n	8008112 <_strtod_l+0x7e2>
 8008110:	e678      	b.n	8007e04 <_strtod_l+0x4d4>
 8008112:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008114:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008116:	9805      	ldr	r0, [sp, #20]
 8008118:	f001 fffc 	bl	800a114 <__mdiff>
 800811c:	9006      	str	r0, [sp, #24]
 800811e:	2800      	cmp	r0, #0
 8008120:	d100      	bne.n	8008124 <_strtod_l+0x7f4>
 8008122:	e66f      	b.n	8007e04 <_strtod_l+0x4d4>
 8008124:	2200      	movs	r2, #0
 8008126:	68c3      	ldr	r3, [r0, #12]
 8008128:	9907      	ldr	r1, [sp, #28]
 800812a:	60c2      	str	r2, [r0, #12]
 800812c:	930f      	str	r3, [sp, #60]	; 0x3c
 800812e:	f001 ffd5 	bl	800a0dc <__mcmp>
 8008132:	2800      	cmp	r0, #0
 8008134:	da5f      	bge.n	80081f6 <_strtod_l+0x8c6>
 8008136:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008138:	4333      	orrs	r3, r6
 800813a:	d000      	beq.n	800813e <_strtod_l+0x80e>
 800813c:	e08a      	b.n	8008254 <_strtod_l+0x924>
 800813e:	033b      	lsls	r3, r7, #12
 8008140:	d000      	beq.n	8008144 <_strtod_l+0x814>
 8008142:	e087      	b.n	8008254 <_strtod_l+0x924>
 8008144:	22d6      	movs	r2, #214	; 0xd6
 8008146:	4b47      	ldr	r3, [pc, #284]	; (8008264 <_strtod_l+0x934>)
 8008148:	04d2      	lsls	r2, r2, #19
 800814a:	403b      	ands	r3, r7
 800814c:	4293      	cmp	r3, r2
 800814e:	d800      	bhi.n	8008152 <_strtod_l+0x822>
 8008150:	e080      	b.n	8008254 <_strtod_l+0x924>
 8008152:	9b06      	ldr	r3, [sp, #24]
 8008154:	695b      	ldr	r3, [r3, #20]
 8008156:	930a      	str	r3, [sp, #40]	; 0x28
 8008158:	2b00      	cmp	r3, #0
 800815a:	d104      	bne.n	8008166 <_strtod_l+0x836>
 800815c:	9b06      	ldr	r3, [sp, #24]
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	930a      	str	r3, [sp, #40]	; 0x28
 8008162:	2b01      	cmp	r3, #1
 8008164:	dd76      	ble.n	8008254 <_strtod_l+0x924>
 8008166:	9906      	ldr	r1, [sp, #24]
 8008168:	2201      	movs	r2, #1
 800816a:	9805      	ldr	r0, [sp, #20]
 800816c:	f001 ff48 	bl	800a000 <__lshift>
 8008170:	9907      	ldr	r1, [sp, #28]
 8008172:	9006      	str	r0, [sp, #24]
 8008174:	f001 ffb2 	bl	800a0dc <__mcmp>
 8008178:	2800      	cmp	r0, #0
 800817a:	dd6b      	ble.n	8008254 <_strtod_l+0x924>
 800817c:	9908      	ldr	r1, [sp, #32]
 800817e:	003b      	movs	r3, r7
 8008180:	4a38      	ldr	r2, [pc, #224]	; (8008264 <_strtod_l+0x934>)
 8008182:	2900      	cmp	r1, #0
 8008184:	d100      	bne.n	8008188 <_strtod_l+0x858>
 8008186:	e092      	b.n	80082ae <_strtod_l+0x97e>
 8008188:	0011      	movs	r1, r2
 800818a:	20d6      	movs	r0, #214	; 0xd6
 800818c:	4039      	ands	r1, r7
 800818e:	04c0      	lsls	r0, r0, #19
 8008190:	4281      	cmp	r1, r0
 8008192:	dd00      	ble.n	8008196 <_strtod_l+0x866>
 8008194:	e08b      	b.n	80082ae <_strtod_l+0x97e>
 8008196:	23dc      	movs	r3, #220	; 0xdc
 8008198:	049b      	lsls	r3, r3, #18
 800819a:	4299      	cmp	r1, r3
 800819c:	dc00      	bgt.n	80081a0 <_strtod_l+0x870>
 800819e:	e6a4      	b.n	8007eea <_strtod_l+0x5ba>
 80081a0:	0030      	movs	r0, r6
 80081a2:	0039      	movs	r1, r7
 80081a4:	2200      	movs	r2, #0
 80081a6:	4b30      	ldr	r3, [pc, #192]	; (8008268 <_strtod_l+0x938>)
 80081a8:	f7f9 fe54 	bl	8001e54 <__aeabi_dmul>
 80081ac:	0006      	movs	r6, r0
 80081ae:	000f      	movs	r7, r1
 80081b0:	4308      	orrs	r0, r1
 80081b2:	d000      	beq.n	80081b6 <_strtod_l+0x886>
 80081b4:	e62f      	b.n	8007e16 <_strtod_l+0x4e6>
 80081b6:	2322      	movs	r3, #34	; 0x22
 80081b8:	9a05      	ldr	r2, [sp, #20]
 80081ba:	6013      	str	r3, [r2, #0]
 80081bc:	e62b      	b.n	8007e16 <_strtod_l+0x4e6>
 80081be:	234b      	movs	r3, #75	; 0x4b
 80081c0:	1a9a      	subs	r2, r3, r2
 80081c2:	3b4c      	subs	r3, #76	; 0x4c
 80081c4:	4093      	lsls	r3, r2
 80081c6:	4019      	ands	r1, r3
 80081c8:	000f      	movs	r7, r1
 80081ca:	e6e0      	b.n	8007f8e <_strtod_l+0x65e>
 80081cc:	2201      	movs	r2, #1
 80081ce:	4252      	negs	r2, r2
 80081d0:	409a      	lsls	r2, r3
 80081d2:	4016      	ands	r6, r2
 80081d4:	e6db      	b.n	8007f8e <_strtod_l+0x65e>
 80081d6:	4925      	ldr	r1, [pc, #148]	; (800826c <_strtod_l+0x93c>)
 80081d8:	1acb      	subs	r3, r1, r3
 80081da:	0001      	movs	r1, r0
 80081dc:	4099      	lsls	r1, r3
 80081de:	9110      	str	r1, [sp, #64]	; 0x40
 80081e0:	e741      	b.n	8008066 <_strtod_l+0x736>
 80081e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80081e4:	9920      	ldr	r1, [sp, #128]	; 0x80
 80081e6:	9805      	ldr	r0, [sp, #20]
 80081e8:	f001 ff0a 	bl	800a000 <__lshift>
 80081ec:	9020      	str	r0, [sp, #128]	; 0x80
 80081ee:	2800      	cmp	r0, #0
 80081f0:	d000      	beq.n	80081f4 <_strtod_l+0x8c4>
 80081f2:	e76c      	b.n	80080ce <_strtod_l+0x79e>
 80081f4:	e606      	b.n	8007e04 <_strtod_l+0x4d4>
 80081f6:	970c      	str	r7, [sp, #48]	; 0x30
 80081f8:	2800      	cmp	r0, #0
 80081fa:	d176      	bne.n	80082ea <_strtod_l+0x9ba>
 80081fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80081fe:	033b      	lsls	r3, r7, #12
 8008200:	0b1b      	lsrs	r3, r3, #12
 8008202:	2a00      	cmp	r2, #0
 8008204:	d038      	beq.n	8008278 <_strtod_l+0x948>
 8008206:	4a1a      	ldr	r2, [pc, #104]	; (8008270 <_strtod_l+0x940>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d138      	bne.n	800827e <_strtod_l+0x94e>
 800820c:	2201      	movs	r2, #1
 800820e:	9b08      	ldr	r3, [sp, #32]
 8008210:	4252      	negs	r2, r2
 8008212:	0031      	movs	r1, r6
 8008214:	0010      	movs	r0, r2
 8008216:	2b00      	cmp	r3, #0
 8008218:	d00b      	beq.n	8008232 <_strtod_l+0x902>
 800821a:	24d4      	movs	r4, #212	; 0xd4
 800821c:	4b11      	ldr	r3, [pc, #68]	; (8008264 <_strtod_l+0x934>)
 800821e:	0010      	movs	r0, r2
 8008220:	403b      	ands	r3, r7
 8008222:	04e4      	lsls	r4, r4, #19
 8008224:	42a3      	cmp	r3, r4
 8008226:	d804      	bhi.n	8008232 <_strtod_l+0x902>
 8008228:	306c      	adds	r0, #108	; 0x6c
 800822a:	0d1b      	lsrs	r3, r3, #20
 800822c:	1ac3      	subs	r3, r0, r3
 800822e:	409a      	lsls	r2, r3
 8008230:	0010      	movs	r0, r2
 8008232:	4281      	cmp	r1, r0
 8008234:	d123      	bne.n	800827e <_strtod_l+0x94e>
 8008236:	4b0f      	ldr	r3, [pc, #60]	; (8008274 <_strtod_l+0x944>)
 8008238:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800823a:	429a      	cmp	r2, r3
 800823c:	d102      	bne.n	8008244 <_strtod_l+0x914>
 800823e:	1c4b      	adds	r3, r1, #1
 8008240:	d100      	bne.n	8008244 <_strtod_l+0x914>
 8008242:	e5df      	b.n	8007e04 <_strtod_l+0x4d4>
 8008244:	4b07      	ldr	r3, [pc, #28]	; (8008264 <_strtod_l+0x934>)
 8008246:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008248:	2600      	movs	r6, #0
 800824a:	401a      	ands	r2, r3
 800824c:	0013      	movs	r3, r2
 800824e:	2280      	movs	r2, #128	; 0x80
 8008250:	0352      	lsls	r2, r2, #13
 8008252:	189f      	adds	r7, r3, r2
 8008254:	9b08      	ldr	r3, [sp, #32]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d1a2      	bne.n	80081a0 <_strtod_l+0x870>
 800825a:	e5dc      	b.n	8007e16 <_strtod_l+0x4e6>
 800825c:	0800b718 	.word	0x0800b718
 8008260:	fffffc02 	.word	0xfffffc02
 8008264:	7ff00000 	.word	0x7ff00000
 8008268:	39500000 	.word	0x39500000
 800826c:	fffffbe2 	.word	0xfffffbe2
 8008270:	000fffff 	.word	0x000fffff
 8008274:	7fefffff 	.word	0x7fefffff
 8008278:	4333      	orrs	r3, r6
 800827a:	d100      	bne.n	800827e <_strtod_l+0x94e>
 800827c:	e77e      	b.n	800817c <_strtod_l+0x84c>
 800827e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008280:	2b00      	cmp	r3, #0
 8008282:	d01d      	beq.n	80082c0 <_strtod_l+0x990>
 8008284:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008286:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008288:	4213      	tst	r3, r2
 800828a:	d0e3      	beq.n	8008254 <_strtod_l+0x924>
 800828c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800828e:	0030      	movs	r0, r6
 8008290:	0039      	movs	r1, r7
 8008292:	9a08      	ldr	r2, [sp, #32]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d017      	beq.n	80082c8 <_strtod_l+0x998>
 8008298:	f7ff fb32 	bl	8007900 <sulp>
 800829c:	0002      	movs	r2, r0
 800829e:	000b      	movs	r3, r1
 80082a0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80082a2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80082a4:	f7f8 fe98 	bl	8000fd8 <__aeabi_dadd>
 80082a8:	0006      	movs	r6, r0
 80082aa:	000f      	movs	r7, r1
 80082ac:	e7d2      	b.n	8008254 <_strtod_l+0x924>
 80082ae:	2601      	movs	r6, #1
 80082b0:	4013      	ands	r3, r2
 80082b2:	4a99      	ldr	r2, [pc, #612]	; (8008518 <_strtod_l+0xbe8>)
 80082b4:	4276      	negs	r6, r6
 80082b6:	189b      	adds	r3, r3, r2
 80082b8:	4a98      	ldr	r2, [pc, #608]	; (800851c <_strtod_l+0xbec>)
 80082ba:	431a      	orrs	r2, r3
 80082bc:	0017      	movs	r7, r2
 80082be:	e7c9      	b.n	8008254 <_strtod_l+0x924>
 80082c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80082c2:	4233      	tst	r3, r6
 80082c4:	d0c6      	beq.n	8008254 <_strtod_l+0x924>
 80082c6:	e7e1      	b.n	800828c <_strtod_l+0x95c>
 80082c8:	f7ff fb1a 	bl	8007900 <sulp>
 80082cc:	0002      	movs	r2, r0
 80082ce:	000b      	movs	r3, r1
 80082d0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80082d2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80082d4:	f7fa f82a 	bl	800232c <__aeabi_dsub>
 80082d8:	2200      	movs	r2, #0
 80082da:	2300      	movs	r3, #0
 80082dc:	0006      	movs	r6, r0
 80082de:	000f      	movs	r7, r1
 80082e0:	f7f8 f8b2 	bl	8000448 <__aeabi_dcmpeq>
 80082e4:	2800      	cmp	r0, #0
 80082e6:	d0b5      	beq.n	8008254 <_strtod_l+0x924>
 80082e8:	e5ff      	b.n	8007eea <_strtod_l+0x5ba>
 80082ea:	9907      	ldr	r1, [sp, #28]
 80082ec:	9806      	ldr	r0, [sp, #24]
 80082ee:	f002 f881 	bl	800a3f4 <__ratio>
 80082f2:	2380      	movs	r3, #128	; 0x80
 80082f4:	2200      	movs	r2, #0
 80082f6:	05db      	lsls	r3, r3, #23
 80082f8:	0004      	movs	r4, r0
 80082fa:	000d      	movs	r5, r1
 80082fc:	f7f8 f8b4 	bl	8000468 <__aeabi_dcmple>
 8008300:	2800      	cmp	r0, #0
 8008302:	d075      	beq.n	80083f0 <_strtod_l+0xac0>
 8008304:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008306:	2b00      	cmp	r3, #0
 8008308:	d047      	beq.n	800839a <_strtod_l+0xa6a>
 800830a:	2300      	movs	r3, #0
 800830c:	4c84      	ldr	r4, [pc, #528]	; (8008520 <_strtod_l+0xbf0>)
 800830e:	2500      	movs	r5, #0
 8008310:	9310      	str	r3, [sp, #64]	; 0x40
 8008312:	9411      	str	r4, [sp, #68]	; 0x44
 8008314:	4c82      	ldr	r4, [pc, #520]	; (8008520 <_strtod_l+0xbf0>)
 8008316:	4a83      	ldr	r2, [pc, #524]	; (8008524 <_strtod_l+0xbf4>)
 8008318:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800831a:	4013      	ands	r3, r2
 800831c:	9314      	str	r3, [sp, #80]	; 0x50
 800831e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008320:	4b81      	ldr	r3, [pc, #516]	; (8008528 <_strtod_l+0xbf8>)
 8008322:	429a      	cmp	r2, r3
 8008324:	d000      	beq.n	8008328 <_strtod_l+0x9f8>
 8008326:	e0ac      	b.n	8008482 <_strtod_l+0xb52>
 8008328:	4a80      	ldr	r2, [pc, #512]	; (800852c <_strtod_l+0xbfc>)
 800832a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800832c:	4694      	mov	ip, r2
 800832e:	4463      	add	r3, ip
 8008330:	001f      	movs	r7, r3
 8008332:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008334:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008336:	0030      	movs	r0, r6
 8008338:	0039      	movs	r1, r7
 800833a:	920c      	str	r2, [sp, #48]	; 0x30
 800833c:	930d      	str	r3, [sp, #52]	; 0x34
 800833e:	f001 ff81 	bl	800a244 <__ulp>
 8008342:	0002      	movs	r2, r0
 8008344:	000b      	movs	r3, r1
 8008346:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008348:	990d      	ldr	r1, [sp, #52]	; 0x34
 800834a:	f7f9 fd83 	bl	8001e54 <__aeabi_dmul>
 800834e:	0032      	movs	r2, r6
 8008350:	003b      	movs	r3, r7
 8008352:	f7f8 fe41 	bl	8000fd8 <__aeabi_dadd>
 8008356:	4a73      	ldr	r2, [pc, #460]	; (8008524 <_strtod_l+0xbf4>)
 8008358:	4b75      	ldr	r3, [pc, #468]	; (8008530 <_strtod_l+0xc00>)
 800835a:	0006      	movs	r6, r0
 800835c:	400a      	ands	r2, r1
 800835e:	429a      	cmp	r2, r3
 8008360:	d95e      	bls.n	8008420 <_strtod_l+0xaf0>
 8008362:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008364:	4b73      	ldr	r3, [pc, #460]	; (8008534 <_strtod_l+0xc04>)
 8008366:	429a      	cmp	r2, r3
 8008368:	d103      	bne.n	8008372 <_strtod_l+0xa42>
 800836a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800836c:	3301      	adds	r3, #1
 800836e:	d100      	bne.n	8008372 <_strtod_l+0xa42>
 8008370:	e548      	b.n	8007e04 <_strtod_l+0x4d4>
 8008372:	2601      	movs	r6, #1
 8008374:	4f6f      	ldr	r7, [pc, #444]	; (8008534 <_strtod_l+0xc04>)
 8008376:	4276      	negs	r6, r6
 8008378:	9920      	ldr	r1, [sp, #128]	; 0x80
 800837a:	9805      	ldr	r0, [sp, #20]
 800837c:	f001 fc22 	bl	8009bc4 <_Bfree>
 8008380:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008382:	9805      	ldr	r0, [sp, #20]
 8008384:	f001 fc1e 	bl	8009bc4 <_Bfree>
 8008388:	9907      	ldr	r1, [sp, #28]
 800838a:	9805      	ldr	r0, [sp, #20]
 800838c:	f001 fc1a 	bl	8009bc4 <_Bfree>
 8008390:	9906      	ldr	r1, [sp, #24]
 8008392:	9805      	ldr	r0, [sp, #20]
 8008394:	f001 fc16 	bl	8009bc4 <_Bfree>
 8008398:	e61d      	b.n	8007fd6 <_strtod_l+0x6a6>
 800839a:	2e00      	cmp	r6, #0
 800839c:	d11c      	bne.n	80083d8 <_strtod_l+0xaa8>
 800839e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083a0:	031b      	lsls	r3, r3, #12
 80083a2:	d11f      	bne.n	80083e4 <_strtod_l+0xab4>
 80083a4:	2200      	movs	r2, #0
 80083a6:	0020      	movs	r0, r4
 80083a8:	0029      	movs	r1, r5
 80083aa:	4b5d      	ldr	r3, [pc, #372]	; (8008520 <_strtod_l+0xbf0>)
 80083ac:	f7f8 f852 	bl	8000454 <__aeabi_dcmplt>
 80083b0:	2800      	cmp	r0, #0
 80083b2:	d11a      	bne.n	80083ea <_strtod_l+0xaba>
 80083b4:	0020      	movs	r0, r4
 80083b6:	0029      	movs	r1, r5
 80083b8:	2200      	movs	r2, #0
 80083ba:	4b5f      	ldr	r3, [pc, #380]	; (8008538 <_strtod_l+0xc08>)
 80083bc:	f7f9 fd4a 	bl	8001e54 <__aeabi_dmul>
 80083c0:	0005      	movs	r5, r0
 80083c2:	000c      	movs	r4, r1
 80083c4:	2380      	movs	r3, #128	; 0x80
 80083c6:	061b      	lsls	r3, r3, #24
 80083c8:	18e3      	adds	r3, r4, r3
 80083ca:	951c      	str	r5, [sp, #112]	; 0x70
 80083cc:	931d      	str	r3, [sp, #116]	; 0x74
 80083ce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80083d0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80083d2:	9210      	str	r2, [sp, #64]	; 0x40
 80083d4:	9311      	str	r3, [sp, #68]	; 0x44
 80083d6:	e79e      	b.n	8008316 <_strtod_l+0x9e6>
 80083d8:	2e01      	cmp	r6, #1
 80083da:	d103      	bne.n	80083e4 <_strtod_l+0xab4>
 80083dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d100      	bne.n	80083e4 <_strtod_l+0xab4>
 80083e2:	e582      	b.n	8007eea <_strtod_l+0x5ba>
 80083e4:	2300      	movs	r3, #0
 80083e6:	4c55      	ldr	r4, [pc, #340]	; (800853c <_strtod_l+0xc0c>)
 80083e8:	e791      	b.n	800830e <_strtod_l+0x9de>
 80083ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80083ec:	4c52      	ldr	r4, [pc, #328]	; (8008538 <_strtod_l+0xc08>)
 80083ee:	e7e9      	b.n	80083c4 <_strtod_l+0xa94>
 80083f0:	2200      	movs	r2, #0
 80083f2:	0020      	movs	r0, r4
 80083f4:	0029      	movs	r1, r5
 80083f6:	4b50      	ldr	r3, [pc, #320]	; (8008538 <_strtod_l+0xc08>)
 80083f8:	f7f9 fd2c 	bl	8001e54 <__aeabi_dmul>
 80083fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80083fe:	0005      	movs	r5, r0
 8008400:	000b      	movs	r3, r1
 8008402:	000c      	movs	r4, r1
 8008404:	2a00      	cmp	r2, #0
 8008406:	d107      	bne.n	8008418 <_strtod_l+0xae8>
 8008408:	2280      	movs	r2, #128	; 0x80
 800840a:	0612      	lsls	r2, r2, #24
 800840c:	188b      	adds	r3, r1, r2
 800840e:	9016      	str	r0, [sp, #88]	; 0x58
 8008410:	9317      	str	r3, [sp, #92]	; 0x5c
 8008412:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008414:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008416:	e7dc      	b.n	80083d2 <_strtod_l+0xaa2>
 8008418:	0002      	movs	r2, r0
 800841a:	9216      	str	r2, [sp, #88]	; 0x58
 800841c:	9317      	str	r3, [sp, #92]	; 0x5c
 800841e:	e7f8      	b.n	8008412 <_strtod_l+0xae2>
 8008420:	23d4      	movs	r3, #212	; 0xd4
 8008422:	049b      	lsls	r3, r3, #18
 8008424:	18cf      	adds	r7, r1, r3
 8008426:	9b08      	ldr	r3, [sp, #32]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d1a5      	bne.n	8008378 <_strtod_l+0xa48>
 800842c:	4b3d      	ldr	r3, [pc, #244]	; (8008524 <_strtod_l+0xbf4>)
 800842e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008430:	403b      	ands	r3, r7
 8008432:	429a      	cmp	r2, r3
 8008434:	d1a0      	bne.n	8008378 <_strtod_l+0xa48>
 8008436:	0028      	movs	r0, r5
 8008438:	0021      	movs	r1, r4
 800843a:	f7f8 f8ab 	bl	8000594 <__aeabi_d2lz>
 800843e:	f7f8 f8e5 	bl	800060c <__aeabi_l2d>
 8008442:	0002      	movs	r2, r0
 8008444:	000b      	movs	r3, r1
 8008446:	0028      	movs	r0, r5
 8008448:	0021      	movs	r1, r4
 800844a:	f7f9 ff6f 	bl	800232c <__aeabi_dsub>
 800844e:	033b      	lsls	r3, r7, #12
 8008450:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008452:	0b1b      	lsrs	r3, r3, #12
 8008454:	4333      	orrs	r3, r6
 8008456:	4313      	orrs	r3, r2
 8008458:	0004      	movs	r4, r0
 800845a:	000d      	movs	r5, r1
 800845c:	4a38      	ldr	r2, [pc, #224]	; (8008540 <_strtod_l+0xc10>)
 800845e:	2b00      	cmp	r3, #0
 8008460:	d055      	beq.n	800850e <_strtod_l+0xbde>
 8008462:	4b38      	ldr	r3, [pc, #224]	; (8008544 <_strtod_l+0xc14>)
 8008464:	f7f7 fff6 	bl	8000454 <__aeabi_dcmplt>
 8008468:	2800      	cmp	r0, #0
 800846a:	d000      	beq.n	800846e <_strtod_l+0xb3e>
 800846c:	e4d3      	b.n	8007e16 <_strtod_l+0x4e6>
 800846e:	0020      	movs	r0, r4
 8008470:	0029      	movs	r1, r5
 8008472:	4a35      	ldr	r2, [pc, #212]	; (8008548 <_strtod_l+0xc18>)
 8008474:	4b30      	ldr	r3, [pc, #192]	; (8008538 <_strtod_l+0xc08>)
 8008476:	f7f8 f801 	bl	800047c <__aeabi_dcmpgt>
 800847a:	2800      	cmp	r0, #0
 800847c:	d100      	bne.n	8008480 <_strtod_l+0xb50>
 800847e:	e77b      	b.n	8008378 <_strtod_l+0xa48>
 8008480:	e4c9      	b.n	8007e16 <_strtod_l+0x4e6>
 8008482:	9b08      	ldr	r3, [sp, #32]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d02b      	beq.n	80084e0 <_strtod_l+0xbb0>
 8008488:	23d4      	movs	r3, #212	; 0xd4
 800848a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800848c:	04db      	lsls	r3, r3, #19
 800848e:	429a      	cmp	r2, r3
 8008490:	d826      	bhi.n	80084e0 <_strtod_l+0xbb0>
 8008492:	0028      	movs	r0, r5
 8008494:	0021      	movs	r1, r4
 8008496:	4a2d      	ldr	r2, [pc, #180]	; (800854c <_strtod_l+0xc1c>)
 8008498:	4b2d      	ldr	r3, [pc, #180]	; (8008550 <_strtod_l+0xc20>)
 800849a:	f7f7 ffe5 	bl	8000468 <__aeabi_dcmple>
 800849e:	2800      	cmp	r0, #0
 80084a0:	d017      	beq.n	80084d2 <_strtod_l+0xba2>
 80084a2:	0028      	movs	r0, r5
 80084a4:	0021      	movs	r1, r4
 80084a6:	f7f8 f857 	bl	8000558 <__aeabi_d2uiz>
 80084aa:	2800      	cmp	r0, #0
 80084ac:	d100      	bne.n	80084b0 <_strtod_l+0xb80>
 80084ae:	3001      	adds	r0, #1
 80084b0:	f7fa fb52 	bl	8002b58 <__aeabi_ui2d>
 80084b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80084b6:	0005      	movs	r5, r0
 80084b8:	000b      	movs	r3, r1
 80084ba:	000c      	movs	r4, r1
 80084bc:	2a00      	cmp	r2, #0
 80084be:	d122      	bne.n	8008506 <_strtod_l+0xbd6>
 80084c0:	2280      	movs	r2, #128	; 0x80
 80084c2:	0612      	lsls	r2, r2, #24
 80084c4:	188b      	adds	r3, r1, r2
 80084c6:	9018      	str	r0, [sp, #96]	; 0x60
 80084c8:	9319      	str	r3, [sp, #100]	; 0x64
 80084ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80084cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80084ce:	9210      	str	r2, [sp, #64]	; 0x40
 80084d0:	9311      	str	r3, [sp, #68]	; 0x44
 80084d2:	22d6      	movs	r2, #214	; 0xd6
 80084d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80084d6:	04d2      	lsls	r2, r2, #19
 80084d8:	189b      	adds	r3, r3, r2
 80084da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80084dc:	1a9b      	subs	r3, r3, r2
 80084de:	9311      	str	r3, [sp, #68]	; 0x44
 80084e0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80084e2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80084e4:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80084e6:	9f11      	ldr	r7, [sp, #68]	; 0x44
 80084e8:	f001 feac 	bl	800a244 <__ulp>
 80084ec:	0002      	movs	r2, r0
 80084ee:	000b      	movs	r3, r1
 80084f0:	0030      	movs	r0, r6
 80084f2:	0039      	movs	r1, r7
 80084f4:	f7f9 fcae 	bl	8001e54 <__aeabi_dmul>
 80084f8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80084fc:	f7f8 fd6c 	bl	8000fd8 <__aeabi_dadd>
 8008500:	0006      	movs	r6, r0
 8008502:	000f      	movs	r7, r1
 8008504:	e78f      	b.n	8008426 <_strtod_l+0xaf6>
 8008506:	0002      	movs	r2, r0
 8008508:	9218      	str	r2, [sp, #96]	; 0x60
 800850a:	9319      	str	r3, [sp, #100]	; 0x64
 800850c:	e7dd      	b.n	80084ca <_strtod_l+0xb9a>
 800850e:	4b11      	ldr	r3, [pc, #68]	; (8008554 <_strtod_l+0xc24>)
 8008510:	f7f7 ffa0 	bl	8000454 <__aeabi_dcmplt>
 8008514:	e7b1      	b.n	800847a <_strtod_l+0xb4a>
 8008516:	46c0      	nop			; (mov r8, r8)
 8008518:	fff00000 	.word	0xfff00000
 800851c:	000fffff 	.word	0x000fffff
 8008520:	3ff00000 	.word	0x3ff00000
 8008524:	7ff00000 	.word	0x7ff00000
 8008528:	7fe00000 	.word	0x7fe00000
 800852c:	fcb00000 	.word	0xfcb00000
 8008530:	7c9fffff 	.word	0x7c9fffff
 8008534:	7fefffff 	.word	0x7fefffff
 8008538:	3fe00000 	.word	0x3fe00000
 800853c:	bff00000 	.word	0xbff00000
 8008540:	94a03595 	.word	0x94a03595
 8008544:	3fdfffff 	.word	0x3fdfffff
 8008548:	35afe535 	.word	0x35afe535
 800854c:	ffc00000 	.word	0xffc00000
 8008550:	41dfffff 	.word	0x41dfffff
 8008554:	3fcfffff 	.word	0x3fcfffff

08008558 <_strtod_r>:
 8008558:	b510      	push	{r4, lr}
 800855a:	4b02      	ldr	r3, [pc, #8]	; (8008564 <_strtod_r+0xc>)
 800855c:	f7ff f9e8 	bl	8007930 <_strtod_l>
 8008560:	bd10      	pop	{r4, pc}
 8008562:	46c0      	nop			; (mov r8, r8)
 8008564:	20000074 	.word	0x20000074

08008568 <_strtol_l.constprop.0>:
 8008568:	b5f0      	push	{r4, r5, r6, r7, lr}
 800856a:	b087      	sub	sp, #28
 800856c:	001e      	movs	r6, r3
 800856e:	9005      	str	r0, [sp, #20]
 8008570:	9101      	str	r1, [sp, #4]
 8008572:	9202      	str	r2, [sp, #8]
 8008574:	2b01      	cmp	r3, #1
 8008576:	d045      	beq.n	8008604 <_strtol_l.constprop.0+0x9c>
 8008578:	000b      	movs	r3, r1
 800857a:	2e24      	cmp	r6, #36	; 0x24
 800857c:	d842      	bhi.n	8008604 <_strtol_l.constprop.0+0x9c>
 800857e:	4a3f      	ldr	r2, [pc, #252]	; (800867c <_strtol_l.constprop.0+0x114>)
 8008580:	2108      	movs	r1, #8
 8008582:	4694      	mov	ip, r2
 8008584:	001a      	movs	r2, r3
 8008586:	4660      	mov	r0, ip
 8008588:	7814      	ldrb	r4, [r2, #0]
 800858a:	3301      	adds	r3, #1
 800858c:	5d00      	ldrb	r0, [r0, r4]
 800858e:	001d      	movs	r5, r3
 8008590:	0007      	movs	r7, r0
 8008592:	400f      	ands	r7, r1
 8008594:	4208      	tst	r0, r1
 8008596:	d1f5      	bne.n	8008584 <_strtol_l.constprop.0+0x1c>
 8008598:	2c2d      	cmp	r4, #45	; 0x2d
 800859a:	d13a      	bne.n	8008612 <_strtol_l.constprop.0+0xaa>
 800859c:	2701      	movs	r7, #1
 800859e:	781c      	ldrb	r4, [r3, #0]
 80085a0:	1c95      	adds	r5, r2, #2
 80085a2:	2e00      	cmp	r6, #0
 80085a4:	d065      	beq.n	8008672 <_strtol_l.constprop.0+0x10a>
 80085a6:	2e10      	cmp	r6, #16
 80085a8:	d109      	bne.n	80085be <_strtol_l.constprop.0+0x56>
 80085aa:	2c30      	cmp	r4, #48	; 0x30
 80085ac:	d107      	bne.n	80085be <_strtol_l.constprop.0+0x56>
 80085ae:	2220      	movs	r2, #32
 80085b0:	782b      	ldrb	r3, [r5, #0]
 80085b2:	4393      	bics	r3, r2
 80085b4:	2b58      	cmp	r3, #88	; 0x58
 80085b6:	d157      	bne.n	8008668 <_strtol_l.constprop.0+0x100>
 80085b8:	2610      	movs	r6, #16
 80085ba:	786c      	ldrb	r4, [r5, #1]
 80085bc:	3502      	adds	r5, #2
 80085be:	4b30      	ldr	r3, [pc, #192]	; (8008680 <_strtol_l.constprop.0+0x118>)
 80085c0:	0031      	movs	r1, r6
 80085c2:	18fb      	adds	r3, r7, r3
 80085c4:	0018      	movs	r0, r3
 80085c6:	9303      	str	r3, [sp, #12]
 80085c8:	f7f7 fe3e 	bl	8000248 <__aeabi_uidivmod>
 80085cc:	2300      	movs	r3, #0
 80085ce:	2201      	movs	r2, #1
 80085d0:	4684      	mov	ip, r0
 80085d2:	0018      	movs	r0, r3
 80085d4:	9104      	str	r1, [sp, #16]
 80085d6:	4252      	negs	r2, r2
 80085d8:	0021      	movs	r1, r4
 80085da:	3930      	subs	r1, #48	; 0x30
 80085dc:	2909      	cmp	r1, #9
 80085de:	d81d      	bhi.n	800861c <_strtol_l.constprop.0+0xb4>
 80085e0:	000c      	movs	r4, r1
 80085e2:	42a6      	cmp	r6, r4
 80085e4:	dd28      	ble.n	8008638 <_strtol_l.constprop.0+0xd0>
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	db24      	blt.n	8008634 <_strtol_l.constprop.0+0xcc>
 80085ea:	0013      	movs	r3, r2
 80085ec:	4584      	cmp	ip, r0
 80085ee:	d306      	bcc.n	80085fe <_strtol_l.constprop.0+0x96>
 80085f0:	d102      	bne.n	80085f8 <_strtol_l.constprop.0+0x90>
 80085f2:	9904      	ldr	r1, [sp, #16]
 80085f4:	42a1      	cmp	r1, r4
 80085f6:	db02      	blt.n	80085fe <_strtol_l.constprop.0+0x96>
 80085f8:	2301      	movs	r3, #1
 80085fa:	4370      	muls	r0, r6
 80085fc:	1820      	adds	r0, r4, r0
 80085fe:	782c      	ldrb	r4, [r5, #0]
 8008600:	3501      	adds	r5, #1
 8008602:	e7e9      	b.n	80085d8 <_strtol_l.constprop.0+0x70>
 8008604:	f7fe f9a8 	bl	8006958 <__errno>
 8008608:	2316      	movs	r3, #22
 800860a:	6003      	str	r3, [r0, #0]
 800860c:	2000      	movs	r0, #0
 800860e:	b007      	add	sp, #28
 8008610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008612:	2c2b      	cmp	r4, #43	; 0x2b
 8008614:	d1c5      	bne.n	80085a2 <_strtol_l.constprop.0+0x3a>
 8008616:	781c      	ldrb	r4, [r3, #0]
 8008618:	1c95      	adds	r5, r2, #2
 800861a:	e7c2      	b.n	80085a2 <_strtol_l.constprop.0+0x3a>
 800861c:	0021      	movs	r1, r4
 800861e:	3941      	subs	r1, #65	; 0x41
 8008620:	2919      	cmp	r1, #25
 8008622:	d801      	bhi.n	8008628 <_strtol_l.constprop.0+0xc0>
 8008624:	3c37      	subs	r4, #55	; 0x37
 8008626:	e7dc      	b.n	80085e2 <_strtol_l.constprop.0+0x7a>
 8008628:	0021      	movs	r1, r4
 800862a:	3961      	subs	r1, #97	; 0x61
 800862c:	2919      	cmp	r1, #25
 800862e:	d803      	bhi.n	8008638 <_strtol_l.constprop.0+0xd0>
 8008630:	3c57      	subs	r4, #87	; 0x57
 8008632:	e7d6      	b.n	80085e2 <_strtol_l.constprop.0+0x7a>
 8008634:	0013      	movs	r3, r2
 8008636:	e7e2      	b.n	80085fe <_strtol_l.constprop.0+0x96>
 8008638:	2b00      	cmp	r3, #0
 800863a:	da09      	bge.n	8008650 <_strtol_l.constprop.0+0xe8>
 800863c:	2322      	movs	r3, #34	; 0x22
 800863e:	9a05      	ldr	r2, [sp, #20]
 8008640:	9803      	ldr	r0, [sp, #12]
 8008642:	6013      	str	r3, [r2, #0]
 8008644:	9b02      	ldr	r3, [sp, #8]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d0e1      	beq.n	800860e <_strtol_l.constprop.0+0xa6>
 800864a:	1e6b      	subs	r3, r5, #1
 800864c:	9301      	str	r3, [sp, #4]
 800864e:	e007      	b.n	8008660 <_strtol_l.constprop.0+0xf8>
 8008650:	2f00      	cmp	r7, #0
 8008652:	d000      	beq.n	8008656 <_strtol_l.constprop.0+0xee>
 8008654:	4240      	negs	r0, r0
 8008656:	9a02      	ldr	r2, [sp, #8]
 8008658:	2a00      	cmp	r2, #0
 800865a:	d0d8      	beq.n	800860e <_strtol_l.constprop.0+0xa6>
 800865c:	2b00      	cmp	r3, #0
 800865e:	d1f4      	bne.n	800864a <_strtol_l.constprop.0+0xe2>
 8008660:	9b02      	ldr	r3, [sp, #8]
 8008662:	9a01      	ldr	r2, [sp, #4]
 8008664:	601a      	str	r2, [r3, #0]
 8008666:	e7d2      	b.n	800860e <_strtol_l.constprop.0+0xa6>
 8008668:	2430      	movs	r4, #48	; 0x30
 800866a:	2e00      	cmp	r6, #0
 800866c:	d1a7      	bne.n	80085be <_strtol_l.constprop.0+0x56>
 800866e:	3608      	adds	r6, #8
 8008670:	e7a5      	b.n	80085be <_strtol_l.constprop.0+0x56>
 8008672:	2c30      	cmp	r4, #48	; 0x30
 8008674:	d09b      	beq.n	80085ae <_strtol_l.constprop.0+0x46>
 8008676:	260a      	movs	r6, #10
 8008678:	e7a1      	b.n	80085be <_strtol_l.constprop.0+0x56>
 800867a:	46c0      	nop			; (mov r8, r8)
 800867c:	0800b5a9 	.word	0x0800b5a9
 8008680:	7fffffff 	.word	0x7fffffff

08008684 <_strtol_r>:
 8008684:	b510      	push	{r4, lr}
 8008686:	f7ff ff6f 	bl	8008568 <_strtol_l.constprop.0>
 800868a:	bd10      	pop	{r4, pc}

0800868c <strtol>:
 800868c:	b510      	push	{r4, lr}
 800868e:	0013      	movs	r3, r2
 8008690:	000a      	movs	r2, r1
 8008692:	0001      	movs	r1, r0
 8008694:	4802      	ldr	r0, [pc, #8]	; (80086a0 <strtol+0x14>)
 8008696:	6800      	ldr	r0, [r0, #0]
 8008698:	f7ff ff66 	bl	8008568 <_strtol_l.constprop.0>
 800869c:	bd10      	pop	{r4, pc}
 800869e:	46c0      	nop			; (mov r8, r8)
 80086a0:	2000000c 	.word	0x2000000c

080086a4 <quorem>:
 80086a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086a6:	0006      	movs	r6, r0
 80086a8:	690b      	ldr	r3, [r1, #16]
 80086aa:	6932      	ldr	r2, [r6, #16]
 80086ac:	b087      	sub	sp, #28
 80086ae:	2000      	movs	r0, #0
 80086b0:	9103      	str	r1, [sp, #12]
 80086b2:	429a      	cmp	r2, r3
 80086b4:	db65      	blt.n	8008782 <quorem+0xde>
 80086b6:	3b01      	subs	r3, #1
 80086b8:	009c      	lsls	r4, r3, #2
 80086ba:	9300      	str	r3, [sp, #0]
 80086bc:	000b      	movs	r3, r1
 80086be:	3314      	adds	r3, #20
 80086c0:	9305      	str	r3, [sp, #20]
 80086c2:	191b      	adds	r3, r3, r4
 80086c4:	9304      	str	r3, [sp, #16]
 80086c6:	0033      	movs	r3, r6
 80086c8:	3314      	adds	r3, #20
 80086ca:	9302      	str	r3, [sp, #8]
 80086cc:	191c      	adds	r4, r3, r4
 80086ce:	9b04      	ldr	r3, [sp, #16]
 80086d0:	6827      	ldr	r7, [r4, #0]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	0038      	movs	r0, r7
 80086d6:	1c5d      	adds	r5, r3, #1
 80086d8:	0029      	movs	r1, r5
 80086da:	9301      	str	r3, [sp, #4]
 80086dc:	f7f7 fd2e 	bl	800013c <__udivsi3>
 80086e0:	9001      	str	r0, [sp, #4]
 80086e2:	42af      	cmp	r7, r5
 80086e4:	d324      	bcc.n	8008730 <quorem+0x8c>
 80086e6:	2500      	movs	r5, #0
 80086e8:	46ac      	mov	ip, r5
 80086ea:	9802      	ldr	r0, [sp, #8]
 80086ec:	9f05      	ldr	r7, [sp, #20]
 80086ee:	cf08      	ldmia	r7!, {r3}
 80086f0:	9a01      	ldr	r2, [sp, #4]
 80086f2:	b299      	uxth	r1, r3
 80086f4:	4351      	muls	r1, r2
 80086f6:	0c1b      	lsrs	r3, r3, #16
 80086f8:	4353      	muls	r3, r2
 80086fa:	1949      	adds	r1, r1, r5
 80086fc:	0c0a      	lsrs	r2, r1, #16
 80086fe:	189b      	adds	r3, r3, r2
 8008700:	6802      	ldr	r2, [r0, #0]
 8008702:	b289      	uxth	r1, r1
 8008704:	b292      	uxth	r2, r2
 8008706:	4462      	add	r2, ip
 8008708:	1a52      	subs	r2, r2, r1
 800870a:	6801      	ldr	r1, [r0, #0]
 800870c:	0c1d      	lsrs	r5, r3, #16
 800870e:	0c09      	lsrs	r1, r1, #16
 8008710:	b29b      	uxth	r3, r3
 8008712:	1acb      	subs	r3, r1, r3
 8008714:	1411      	asrs	r1, r2, #16
 8008716:	185b      	adds	r3, r3, r1
 8008718:	1419      	asrs	r1, r3, #16
 800871a:	b292      	uxth	r2, r2
 800871c:	041b      	lsls	r3, r3, #16
 800871e:	431a      	orrs	r2, r3
 8008720:	9b04      	ldr	r3, [sp, #16]
 8008722:	468c      	mov	ip, r1
 8008724:	c004      	stmia	r0!, {r2}
 8008726:	42bb      	cmp	r3, r7
 8008728:	d2e1      	bcs.n	80086ee <quorem+0x4a>
 800872a:	6823      	ldr	r3, [r4, #0]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d030      	beq.n	8008792 <quorem+0xee>
 8008730:	0030      	movs	r0, r6
 8008732:	9903      	ldr	r1, [sp, #12]
 8008734:	f001 fcd2 	bl	800a0dc <__mcmp>
 8008738:	2800      	cmp	r0, #0
 800873a:	db21      	blt.n	8008780 <quorem+0xdc>
 800873c:	0030      	movs	r0, r6
 800873e:	2400      	movs	r4, #0
 8008740:	9b01      	ldr	r3, [sp, #4]
 8008742:	9903      	ldr	r1, [sp, #12]
 8008744:	3301      	adds	r3, #1
 8008746:	9301      	str	r3, [sp, #4]
 8008748:	3014      	adds	r0, #20
 800874a:	3114      	adds	r1, #20
 800874c:	6803      	ldr	r3, [r0, #0]
 800874e:	c920      	ldmia	r1!, {r5}
 8008750:	b29a      	uxth	r2, r3
 8008752:	1914      	adds	r4, r2, r4
 8008754:	b2aa      	uxth	r2, r5
 8008756:	1aa2      	subs	r2, r4, r2
 8008758:	0c1b      	lsrs	r3, r3, #16
 800875a:	0c2d      	lsrs	r5, r5, #16
 800875c:	1414      	asrs	r4, r2, #16
 800875e:	1b5b      	subs	r3, r3, r5
 8008760:	191b      	adds	r3, r3, r4
 8008762:	141c      	asrs	r4, r3, #16
 8008764:	b292      	uxth	r2, r2
 8008766:	041b      	lsls	r3, r3, #16
 8008768:	4313      	orrs	r3, r2
 800876a:	c008      	stmia	r0!, {r3}
 800876c:	9b04      	ldr	r3, [sp, #16]
 800876e:	428b      	cmp	r3, r1
 8008770:	d2ec      	bcs.n	800874c <quorem+0xa8>
 8008772:	9b00      	ldr	r3, [sp, #0]
 8008774:	9a02      	ldr	r2, [sp, #8]
 8008776:	009b      	lsls	r3, r3, #2
 8008778:	18d3      	adds	r3, r2, r3
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	2a00      	cmp	r2, #0
 800877e:	d015      	beq.n	80087ac <quorem+0x108>
 8008780:	9801      	ldr	r0, [sp, #4]
 8008782:	b007      	add	sp, #28
 8008784:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008786:	6823      	ldr	r3, [r4, #0]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d106      	bne.n	800879a <quorem+0xf6>
 800878c:	9b00      	ldr	r3, [sp, #0]
 800878e:	3b01      	subs	r3, #1
 8008790:	9300      	str	r3, [sp, #0]
 8008792:	9b02      	ldr	r3, [sp, #8]
 8008794:	3c04      	subs	r4, #4
 8008796:	42a3      	cmp	r3, r4
 8008798:	d3f5      	bcc.n	8008786 <quorem+0xe2>
 800879a:	9b00      	ldr	r3, [sp, #0]
 800879c:	6133      	str	r3, [r6, #16]
 800879e:	e7c7      	b.n	8008730 <quorem+0x8c>
 80087a0:	681a      	ldr	r2, [r3, #0]
 80087a2:	2a00      	cmp	r2, #0
 80087a4:	d106      	bne.n	80087b4 <quorem+0x110>
 80087a6:	9a00      	ldr	r2, [sp, #0]
 80087a8:	3a01      	subs	r2, #1
 80087aa:	9200      	str	r2, [sp, #0]
 80087ac:	9a02      	ldr	r2, [sp, #8]
 80087ae:	3b04      	subs	r3, #4
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d3f5      	bcc.n	80087a0 <quorem+0xfc>
 80087b4:	9b00      	ldr	r3, [sp, #0]
 80087b6:	6133      	str	r3, [r6, #16]
 80087b8:	e7e2      	b.n	8008780 <quorem+0xdc>
	...

080087bc <_dtoa_r>:
 80087bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087be:	b09d      	sub	sp, #116	; 0x74
 80087c0:	9202      	str	r2, [sp, #8]
 80087c2:	9303      	str	r3, [sp, #12]
 80087c4:	9b02      	ldr	r3, [sp, #8]
 80087c6:	9c03      	ldr	r4, [sp, #12]
 80087c8:	9308      	str	r3, [sp, #32]
 80087ca:	9409      	str	r4, [sp, #36]	; 0x24
 80087cc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80087ce:	0007      	movs	r7, r0
 80087d0:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80087d2:	2c00      	cmp	r4, #0
 80087d4:	d10e      	bne.n	80087f4 <_dtoa_r+0x38>
 80087d6:	2010      	movs	r0, #16
 80087d8:	f7fe f8e8 	bl	80069ac <malloc>
 80087dc:	1e02      	subs	r2, r0, #0
 80087de:	6278      	str	r0, [r7, #36]	; 0x24
 80087e0:	d104      	bne.n	80087ec <_dtoa_r+0x30>
 80087e2:	21ea      	movs	r1, #234	; 0xea
 80087e4:	4bc7      	ldr	r3, [pc, #796]	; (8008b04 <_dtoa_r+0x348>)
 80087e6:	48c8      	ldr	r0, [pc, #800]	; (8008b08 <_dtoa_r+0x34c>)
 80087e8:	f002 f826 	bl	800a838 <__assert_func>
 80087ec:	6044      	str	r4, [r0, #4]
 80087ee:	6084      	str	r4, [r0, #8]
 80087f0:	6004      	str	r4, [r0, #0]
 80087f2:	60c4      	str	r4, [r0, #12]
 80087f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f6:	6819      	ldr	r1, [r3, #0]
 80087f8:	2900      	cmp	r1, #0
 80087fa:	d00a      	beq.n	8008812 <_dtoa_r+0x56>
 80087fc:	685a      	ldr	r2, [r3, #4]
 80087fe:	2301      	movs	r3, #1
 8008800:	4093      	lsls	r3, r2
 8008802:	604a      	str	r2, [r1, #4]
 8008804:	608b      	str	r3, [r1, #8]
 8008806:	0038      	movs	r0, r7
 8008808:	f001 f9dc 	bl	8009bc4 <_Bfree>
 800880c:	2200      	movs	r2, #0
 800880e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008810:	601a      	str	r2, [r3, #0]
 8008812:	9b03      	ldr	r3, [sp, #12]
 8008814:	2b00      	cmp	r3, #0
 8008816:	da20      	bge.n	800885a <_dtoa_r+0x9e>
 8008818:	2301      	movs	r3, #1
 800881a:	602b      	str	r3, [r5, #0]
 800881c:	9b03      	ldr	r3, [sp, #12]
 800881e:	005b      	lsls	r3, r3, #1
 8008820:	085b      	lsrs	r3, r3, #1
 8008822:	9309      	str	r3, [sp, #36]	; 0x24
 8008824:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008826:	4bb9      	ldr	r3, [pc, #740]	; (8008b0c <_dtoa_r+0x350>)
 8008828:	4ab8      	ldr	r2, [pc, #736]	; (8008b0c <_dtoa_r+0x350>)
 800882a:	402b      	ands	r3, r5
 800882c:	4293      	cmp	r3, r2
 800882e:	d117      	bne.n	8008860 <_dtoa_r+0xa4>
 8008830:	4bb7      	ldr	r3, [pc, #732]	; (8008b10 <_dtoa_r+0x354>)
 8008832:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008834:	0328      	lsls	r0, r5, #12
 8008836:	6013      	str	r3, [r2, #0]
 8008838:	9b02      	ldr	r3, [sp, #8]
 800883a:	0b00      	lsrs	r0, r0, #12
 800883c:	4318      	orrs	r0, r3
 800883e:	d101      	bne.n	8008844 <_dtoa_r+0x88>
 8008840:	f000 fdbf 	bl	80093c2 <_dtoa_r+0xc06>
 8008844:	48b3      	ldr	r0, [pc, #716]	; (8008b14 <_dtoa_r+0x358>)
 8008846:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008848:	9006      	str	r0, [sp, #24]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d002      	beq.n	8008854 <_dtoa_r+0x98>
 800884e:	4bb2      	ldr	r3, [pc, #712]	; (8008b18 <_dtoa_r+0x35c>)
 8008850:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008852:	6013      	str	r3, [r2, #0]
 8008854:	9806      	ldr	r0, [sp, #24]
 8008856:	b01d      	add	sp, #116	; 0x74
 8008858:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800885a:	2300      	movs	r3, #0
 800885c:	602b      	str	r3, [r5, #0]
 800885e:	e7e1      	b.n	8008824 <_dtoa_r+0x68>
 8008860:	9b08      	ldr	r3, [sp, #32]
 8008862:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008864:	9312      	str	r3, [sp, #72]	; 0x48
 8008866:	9413      	str	r4, [sp, #76]	; 0x4c
 8008868:	9812      	ldr	r0, [sp, #72]	; 0x48
 800886a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800886c:	2200      	movs	r2, #0
 800886e:	2300      	movs	r3, #0
 8008870:	f7f7 fdea 	bl	8000448 <__aeabi_dcmpeq>
 8008874:	1e04      	subs	r4, r0, #0
 8008876:	d009      	beq.n	800888c <_dtoa_r+0xd0>
 8008878:	2301      	movs	r3, #1
 800887a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800887c:	6013      	str	r3, [r2, #0]
 800887e:	4ba7      	ldr	r3, [pc, #668]	; (8008b1c <_dtoa_r+0x360>)
 8008880:	9306      	str	r3, [sp, #24]
 8008882:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008884:	2b00      	cmp	r3, #0
 8008886:	d0e5      	beq.n	8008854 <_dtoa_r+0x98>
 8008888:	4ba5      	ldr	r3, [pc, #660]	; (8008b20 <_dtoa_r+0x364>)
 800888a:	e7e1      	b.n	8008850 <_dtoa_r+0x94>
 800888c:	ab1a      	add	r3, sp, #104	; 0x68
 800888e:	9301      	str	r3, [sp, #4]
 8008890:	ab1b      	add	r3, sp, #108	; 0x6c
 8008892:	9300      	str	r3, [sp, #0]
 8008894:	0038      	movs	r0, r7
 8008896:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008898:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800889a:	f001 fd47 	bl	800a32c <__d2b>
 800889e:	006e      	lsls	r6, r5, #1
 80088a0:	9005      	str	r0, [sp, #20]
 80088a2:	0d76      	lsrs	r6, r6, #21
 80088a4:	d100      	bne.n	80088a8 <_dtoa_r+0xec>
 80088a6:	e07c      	b.n	80089a2 <_dtoa_r+0x1e6>
 80088a8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80088aa:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80088ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80088ae:	4a9d      	ldr	r2, [pc, #628]	; (8008b24 <_dtoa_r+0x368>)
 80088b0:	031b      	lsls	r3, r3, #12
 80088b2:	0b1b      	lsrs	r3, r3, #12
 80088b4:	431a      	orrs	r2, r3
 80088b6:	0011      	movs	r1, r2
 80088b8:	4b9b      	ldr	r3, [pc, #620]	; (8008b28 <_dtoa_r+0x36c>)
 80088ba:	9418      	str	r4, [sp, #96]	; 0x60
 80088bc:	18f6      	adds	r6, r6, r3
 80088be:	2200      	movs	r2, #0
 80088c0:	4b9a      	ldr	r3, [pc, #616]	; (8008b2c <_dtoa_r+0x370>)
 80088c2:	f7f9 fd33 	bl	800232c <__aeabi_dsub>
 80088c6:	4a9a      	ldr	r2, [pc, #616]	; (8008b30 <_dtoa_r+0x374>)
 80088c8:	4b9a      	ldr	r3, [pc, #616]	; (8008b34 <_dtoa_r+0x378>)
 80088ca:	f7f9 fac3 	bl	8001e54 <__aeabi_dmul>
 80088ce:	4a9a      	ldr	r2, [pc, #616]	; (8008b38 <_dtoa_r+0x37c>)
 80088d0:	4b9a      	ldr	r3, [pc, #616]	; (8008b3c <_dtoa_r+0x380>)
 80088d2:	f7f8 fb81 	bl	8000fd8 <__aeabi_dadd>
 80088d6:	0004      	movs	r4, r0
 80088d8:	0030      	movs	r0, r6
 80088da:	000d      	movs	r5, r1
 80088dc:	f7fa f90c 	bl	8002af8 <__aeabi_i2d>
 80088e0:	4a97      	ldr	r2, [pc, #604]	; (8008b40 <_dtoa_r+0x384>)
 80088e2:	4b98      	ldr	r3, [pc, #608]	; (8008b44 <_dtoa_r+0x388>)
 80088e4:	f7f9 fab6 	bl	8001e54 <__aeabi_dmul>
 80088e8:	0002      	movs	r2, r0
 80088ea:	000b      	movs	r3, r1
 80088ec:	0020      	movs	r0, r4
 80088ee:	0029      	movs	r1, r5
 80088f0:	f7f8 fb72 	bl	8000fd8 <__aeabi_dadd>
 80088f4:	0004      	movs	r4, r0
 80088f6:	000d      	movs	r5, r1
 80088f8:	f7fa f8c8 	bl	8002a8c <__aeabi_d2iz>
 80088fc:	2200      	movs	r2, #0
 80088fe:	9002      	str	r0, [sp, #8]
 8008900:	2300      	movs	r3, #0
 8008902:	0020      	movs	r0, r4
 8008904:	0029      	movs	r1, r5
 8008906:	f7f7 fda5 	bl	8000454 <__aeabi_dcmplt>
 800890a:	2800      	cmp	r0, #0
 800890c:	d00b      	beq.n	8008926 <_dtoa_r+0x16a>
 800890e:	9802      	ldr	r0, [sp, #8]
 8008910:	f7fa f8f2 	bl	8002af8 <__aeabi_i2d>
 8008914:	002b      	movs	r3, r5
 8008916:	0022      	movs	r2, r4
 8008918:	f7f7 fd96 	bl	8000448 <__aeabi_dcmpeq>
 800891c:	4243      	negs	r3, r0
 800891e:	4158      	adcs	r0, r3
 8008920:	9b02      	ldr	r3, [sp, #8]
 8008922:	1a1b      	subs	r3, r3, r0
 8008924:	9302      	str	r3, [sp, #8]
 8008926:	2301      	movs	r3, #1
 8008928:	9316      	str	r3, [sp, #88]	; 0x58
 800892a:	9b02      	ldr	r3, [sp, #8]
 800892c:	2b16      	cmp	r3, #22
 800892e:	d80f      	bhi.n	8008950 <_dtoa_r+0x194>
 8008930:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008932:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008934:	00da      	lsls	r2, r3, #3
 8008936:	4b84      	ldr	r3, [pc, #528]	; (8008b48 <_dtoa_r+0x38c>)
 8008938:	189b      	adds	r3, r3, r2
 800893a:	681a      	ldr	r2, [r3, #0]
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	f7f7 fd89 	bl	8000454 <__aeabi_dcmplt>
 8008942:	2800      	cmp	r0, #0
 8008944:	d049      	beq.n	80089da <_dtoa_r+0x21e>
 8008946:	9b02      	ldr	r3, [sp, #8]
 8008948:	3b01      	subs	r3, #1
 800894a:	9302      	str	r3, [sp, #8]
 800894c:	2300      	movs	r3, #0
 800894e:	9316      	str	r3, [sp, #88]	; 0x58
 8008950:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008952:	1b9e      	subs	r6, r3, r6
 8008954:	2300      	movs	r3, #0
 8008956:	930a      	str	r3, [sp, #40]	; 0x28
 8008958:	0033      	movs	r3, r6
 800895a:	3b01      	subs	r3, #1
 800895c:	930d      	str	r3, [sp, #52]	; 0x34
 800895e:	d504      	bpl.n	800896a <_dtoa_r+0x1ae>
 8008960:	2301      	movs	r3, #1
 8008962:	1b9b      	subs	r3, r3, r6
 8008964:	930a      	str	r3, [sp, #40]	; 0x28
 8008966:	2300      	movs	r3, #0
 8008968:	930d      	str	r3, [sp, #52]	; 0x34
 800896a:	9b02      	ldr	r3, [sp, #8]
 800896c:	2b00      	cmp	r3, #0
 800896e:	db36      	blt.n	80089de <_dtoa_r+0x222>
 8008970:	9a02      	ldr	r2, [sp, #8]
 8008972:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008974:	4694      	mov	ip, r2
 8008976:	4463      	add	r3, ip
 8008978:	930d      	str	r3, [sp, #52]	; 0x34
 800897a:	2300      	movs	r3, #0
 800897c:	9215      	str	r2, [sp, #84]	; 0x54
 800897e:	930e      	str	r3, [sp, #56]	; 0x38
 8008980:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008982:	2401      	movs	r4, #1
 8008984:	2b09      	cmp	r3, #9
 8008986:	d864      	bhi.n	8008a52 <_dtoa_r+0x296>
 8008988:	2b05      	cmp	r3, #5
 800898a:	dd02      	ble.n	8008992 <_dtoa_r+0x1d6>
 800898c:	2400      	movs	r4, #0
 800898e:	3b04      	subs	r3, #4
 8008990:	9322      	str	r3, [sp, #136]	; 0x88
 8008992:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008994:	1e98      	subs	r0, r3, #2
 8008996:	2803      	cmp	r0, #3
 8008998:	d864      	bhi.n	8008a64 <_dtoa_r+0x2a8>
 800899a:	f7f7 fbbb 	bl	8000114 <__gnu_thumb1_case_uqi>
 800899e:	3829      	.short	0x3829
 80089a0:	5836      	.short	0x5836
 80089a2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80089a4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80089a6:	189e      	adds	r6, r3, r2
 80089a8:	4b68      	ldr	r3, [pc, #416]	; (8008b4c <_dtoa_r+0x390>)
 80089aa:	18f2      	adds	r2, r6, r3
 80089ac:	2a20      	cmp	r2, #32
 80089ae:	dd0f      	ble.n	80089d0 <_dtoa_r+0x214>
 80089b0:	2340      	movs	r3, #64	; 0x40
 80089b2:	1a9b      	subs	r3, r3, r2
 80089b4:	409d      	lsls	r5, r3
 80089b6:	4b66      	ldr	r3, [pc, #408]	; (8008b50 <_dtoa_r+0x394>)
 80089b8:	9802      	ldr	r0, [sp, #8]
 80089ba:	18f3      	adds	r3, r6, r3
 80089bc:	40d8      	lsrs	r0, r3
 80089be:	4328      	orrs	r0, r5
 80089c0:	f7fa f8ca 	bl	8002b58 <__aeabi_ui2d>
 80089c4:	2301      	movs	r3, #1
 80089c6:	4c63      	ldr	r4, [pc, #396]	; (8008b54 <_dtoa_r+0x398>)
 80089c8:	3e01      	subs	r6, #1
 80089ca:	1909      	adds	r1, r1, r4
 80089cc:	9318      	str	r3, [sp, #96]	; 0x60
 80089ce:	e776      	b.n	80088be <_dtoa_r+0x102>
 80089d0:	2320      	movs	r3, #32
 80089d2:	9802      	ldr	r0, [sp, #8]
 80089d4:	1a9b      	subs	r3, r3, r2
 80089d6:	4098      	lsls	r0, r3
 80089d8:	e7f2      	b.n	80089c0 <_dtoa_r+0x204>
 80089da:	9016      	str	r0, [sp, #88]	; 0x58
 80089dc:	e7b8      	b.n	8008950 <_dtoa_r+0x194>
 80089de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089e0:	9a02      	ldr	r2, [sp, #8]
 80089e2:	1a9b      	subs	r3, r3, r2
 80089e4:	930a      	str	r3, [sp, #40]	; 0x28
 80089e6:	4253      	negs	r3, r2
 80089e8:	930e      	str	r3, [sp, #56]	; 0x38
 80089ea:	2300      	movs	r3, #0
 80089ec:	9315      	str	r3, [sp, #84]	; 0x54
 80089ee:	e7c7      	b.n	8008980 <_dtoa_r+0x1c4>
 80089f0:	2300      	movs	r3, #0
 80089f2:	930f      	str	r3, [sp, #60]	; 0x3c
 80089f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80089f6:	930c      	str	r3, [sp, #48]	; 0x30
 80089f8:	9307      	str	r3, [sp, #28]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	dc13      	bgt.n	8008a26 <_dtoa_r+0x26a>
 80089fe:	2301      	movs	r3, #1
 8008a00:	001a      	movs	r2, r3
 8008a02:	930c      	str	r3, [sp, #48]	; 0x30
 8008a04:	9307      	str	r3, [sp, #28]
 8008a06:	9223      	str	r2, [sp, #140]	; 0x8c
 8008a08:	e00d      	b.n	8008a26 <_dtoa_r+0x26a>
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	e7f1      	b.n	80089f2 <_dtoa_r+0x236>
 8008a0e:	2300      	movs	r3, #0
 8008a10:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008a12:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a14:	4694      	mov	ip, r2
 8008a16:	9b02      	ldr	r3, [sp, #8]
 8008a18:	4463      	add	r3, ip
 8008a1a:	930c      	str	r3, [sp, #48]	; 0x30
 8008a1c:	3301      	adds	r3, #1
 8008a1e:	9307      	str	r3, [sp, #28]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	dc00      	bgt.n	8008a26 <_dtoa_r+0x26a>
 8008a24:	2301      	movs	r3, #1
 8008a26:	2200      	movs	r2, #0
 8008a28:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008a2a:	6042      	str	r2, [r0, #4]
 8008a2c:	3204      	adds	r2, #4
 8008a2e:	0015      	movs	r5, r2
 8008a30:	3514      	adds	r5, #20
 8008a32:	6841      	ldr	r1, [r0, #4]
 8008a34:	429d      	cmp	r5, r3
 8008a36:	d919      	bls.n	8008a6c <_dtoa_r+0x2b0>
 8008a38:	0038      	movs	r0, r7
 8008a3a:	f001 f87f 	bl	8009b3c <_Balloc>
 8008a3e:	9006      	str	r0, [sp, #24]
 8008a40:	2800      	cmp	r0, #0
 8008a42:	d117      	bne.n	8008a74 <_dtoa_r+0x2b8>
 8008a44:	21d5      	movs	r1, #213	; 0xd5
 8008a46:	0002      	movs	r2, r0
 8008a48:	4b43      	ldr	r3, [pc, #268]	; (8008b58 <_dtoa_r+0x39c>)
 8008a4a:	0049      	lsls	r1, r1, #1
 8008a4c:	e6cb      	b.n	80087e6 <_dtoa_r+0x2a>
 8008a4e:	2301      	movs	r3, #1
 8008a50:	e7de      	b.n	8008a10 <_dtoa_r+0x254>
 8008a52:	2300      	movs	r3, #0
 8008a54:	940f      	str	r4, [sp, #60]	; 0x3c
 8008a56:	9322      	str	r3, [sp, #136]	; 0x88
 8008a58:	3b01      	subs	r3, #1
 8008a5a:	930c      	str	r3, [sp, #48]	; 0x30
 8008a5c:	9307      	str	r3, [sp, #28]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	3313      	adds	r3, #19
 8008a62:	e7d0      	b.n	8008a06 <_dtoa_r+0x24a>
 8008a64:	2301      	movs	r3, #1
 8008a66:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a68:	3b02      	subs	r3, #2
 8008a6a:	e7f6      	b.n	8008a5a <_dtoa_r+0x29e>
 8008a6c:	3101      	adds	r1, #1
 8008a6e:	6041      	str	r1, [r0, #4]
 8008a70:	0052      	lsls	r2, r2, #1
 8008a72:	e7dc      	b.n	8008a2e <_dtoa_r+0x272>
 8008a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a76:	9a06      	ldr	r2, [sp, #24]
 8008a78:	601a      	str	r2, [r3, #0]
 8008a7a:	9b07      	ldr	r3, [sp, #28]
 8008a7c:	2b0e      	cmp	r3, #14
 8008a7e:	d900      	bls.n	8008a82 <_dtoa_r+0x2c6>
 8008a80:	e0eb      	b.n	8008c5a <_dtoa_r+0x49e>
 8008a82:	2c00      	cmp	r4, #0
 8008a84:	d100      	bne.n	8008a88 <_dtoa_r+0x2cc>
 8008a86:	e0e8      	b.n	8008c5a <_dtoa_r+0x49e>
 8008a88:	9b02      	ldr	r3, [sp, #8]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	dd68      	ble.n	8008b60 <_dtoa_r+0x3a4>
 8008a8e:	001a      	movs	r2, r3
 8008a90:	210f      	movs	r1, #15
 8008a92:	4b2d      	ldr	r3, [pc, #180]	; (8008b48 <_dtoa_r+0x38c>)
 8008a94:	400a      	ands	r2, r1
 8008a96:	00d2      	lsls	r2, r2, #3
 8008a98:	189b      	adds	r3, r3, r2
 8008a9a:	681d      	ldr	r5, [r3, #0]
 8008a9c:	685e      	ldr	r6, [r3, #4]
 8008a9e:	9b02      	ldr	r3, [sp, #8]
 8008aa0:	111c      	asrs	r4, r3, #4
 8008aa2:	2302      	movs	r3, #2
 8008aa4:	9310      	str	r3, [sp, #64]	; 0x40
 8008aa6:	9b02      	ldr	r3, [sp, #8]
 8008aa8:	05db      	lsls	r3, r3, #23
 8008aaa:	d50b      	bpl.n	8008ac4 <_dtoa_r+0x308>
 8008aac:	4b2b      	ldr	r3, [pc, #172]	; (8008b5c <_dtoa_r+0x3a0>)
 8008aae:	400c      	ands	r4, r1
 8008ab0:	6a1a      	ldr	r2, [r3, #32]
 8008ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ab4:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008ab6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008ab8:	f7f8 fdca 	bl	8001650 <__aeabi_ddiv>
 8008abc:	2303      	movs	r3, #3
 8008abe:	9008      	str	r0, [sp, #32]
 8008ac0:	9109      	str	r1, [sp, #36]	; 0x24
 8008ac2:	9310      	str	r3, [sp, #64]	; 0x40
 8008ac4:	4b25      	ldr	r3, [pc, #148]	; (8008b5c <_dtoa_r+0x3a0>)
 8008ac6:	9314      	str	r3, [sp, #80]	; 0x50
 8008ac8:	2c00      	cmp	r4, #0
 8008aca:	d108      	bne.n	8008ade <_dtoa_r+0x322>
 8008acc:	9808      	ldr	r0, [sp, #32]
 8008ace:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ad0:	002a      	movs	r2, r5
 8008ad2:	0033      	movs	r3, r6
 8008ad4:	f7f8 fdbc 	bl	8001650 <__aeabi_ddiv>
 8008ad8:	9008      	str	r0, [sp, #32]
 8008ada:	9109      	str	r1, [sp, #36]	; 0x24
 8008adc:	e05c      	b.n	8008b98 <_dtoa_r+0x3dc>
 8008ade:	2301      	movs	r3, #1
 8008ae0:	421c      	tst	r4, r3
 8008ae2:	d00b      	beq.n	8008afc <_dtoa_r+0x340>
 8008ae4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008ae6:	0028      	movs	r0, r5
 8008ae8:	3301      	adds	r3, #1
 8008aea:	9310      	str	r3, [sp, #64]	; 0x40
 8008aec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008aee:	0031      	movs	r1, r6
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	f7f9 f9ae 	bl	8001e54 <__aeabi_dmul>
 8008af8:	0005      	movs	r5, r0
 8008afa:	000e      	movs	r6, r1
 8008afc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008afe:	1064      	asrs	r4, r4, #1
 8008b00:	3308      	adds	r3, #8
 8008b02:	e7e0      	b.n	8008ac6 <_dtoa_r+0x30a>
 8008b04:	0800b74d 	.word	0x0800b74d
 8008b08:	0800b764 	.word	0x0800b764
 8008b0c:	7ff00000 	.word	0x7ff00000
 8008b10:	0000270f 	.word	0x0000270f
 8008b14:	0800b749 	.word	0x0800b749
 8008b18:	0800b74c 	.word	0x0800b74c
 8008b1c:	0800b6c0 	.word	0x0800b6c0
 8008b20:	0800b6c1 	.word	0x0800b6c1
 8008b24:	3ff00000 	.word	0x3ff00000
 8008b28:	fffffc01 	.word	0xfffffc01
 8008b2c:	3ff80000 	.word	0x3ff80000
 8008b30:	636f4361 	.word	0x636f4361
 8008b34:	3fd287a7 	.word	0x3fd287a7
 8008b38:	8b60c8b3 	.word	0x8b60c8b3
 8008b3c:	3fc68a28 	.word	0x3fc68a28
 8008b40:	509f79fb 	.word	0x509f79fb
 8008b44:	3fd34413 	.word	0x3fd34413
 8008b48:	0800b8d0 	.word	0x0800b8d0
 8008b4c:	00000432 	.word	0x00000432
 8008b50:	00000412 	.word	0x00000412
 8008b54:	fe100000 	.word	0xfe100000
 8008b58:	0800b7bf 	.word	0x0800b7bf
 8008b5c:	0800b8a8 	.word	0x0800b8a8
 8008b60:	2302      	movs	r3, #2
 8008b62:	9310      	str	r3, [sp, #64]	; 0x40
 8008b64:	9b02      	ldr	r3, [sp, #8]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d016      	beq.n	8008b98 <_dtoa_r+0x3dc>
 8008b6a:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008b6c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008b6e:	425c      	negs	r4, r3
 8008b70:	230f      	movs	r3, #15
 8008b72:	4ab6      	ldr	r2, [pc, #728]	; (8008e4c <_dtoa_r+0x690>)
 8008b74:	4023      	ands	r3, r4
 8008b76:	00db      	lsls	r3, r3, #3
 8008b78:	18d3      	adds	r3, r2, r3
 8008b7a:	681a      	ldr	r2, [r3, #0]
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	f7f9 f969 	bl	8001e54 <__aeabi_dmul>
 8008b82:	2601      	movs	r6, #1
 8008b84:	2300      	movs	r3, #0
 8008b86:	9008      	str	r0, [sp, #32]
 8008b88:	9109      	str	r1, [sp, #36]	; 0x24
 8008b8a:	4db1      	ldr	r5, [pc, #708]	; (8008e50 <_dtoa_r+0x694>)
 8008b8c:	1124      	asrs	r4, r4, #4
 8008b8e:	2c00      	cmp	r4, #0
 8008b90:	d000      	beq.n	8008b94 <_dtoa_r+0x3d8>
 8008b92:	e094      	b.n	8008cbe <_dtoa_r+0x502>
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d19f      	bne.n	8008ad8 <_dtoa_r+0x31c>
 8008b98:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d100      	bne.n	8008ba0 <_dtoa_r+0x3e4>
 8008b9e:	e09b      	b.n	8008cd8 <_dtoa_r+0x51c>
 8008ba0:	9c08      	ldr	r4, [sp, #32]
 8008ba2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	0020      	movs	r0, r4
 8008ba8:	0029      	movs	r1, r5
 8008baa:	4baa      	ldr	r3, [pc, #680]	; (8008e54 <_dtoa_r+0x698>)
 8008bac:	f7f7 fc52 	bl	8000454 <__aeabi_dcmplt>
 8008bb0:	2800      	cmp	r0, #0
 8008bb2:	d100      	bne.n	8008bb6 <_dtoa_r+0x3fa>
 8008bb4:	e090      	b.n	8008cd8 <_dtoa_r+0x51c>
 8008bb6:	9b07      	ldr	r3, [sp, #28]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d100      	bne.n	8008bbe <_dtoa_r+0x402>
 8008bbc:	e08c      	b.n	8008cd8 <_dtoa_r+0x51c>
 8008bbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	dd46      	ble.n	8008c52 <_dtoa_r+0x496>
 8008bc4:	9b02      	ldr	r3, [sp, #8]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	0020      	movs	r0, r4
 8008bca:	0029      	movs	r1, r5
 8008bcc:	1e5e      	subs	r6, r3, #1
 8008bce:	4ba2      	ldr	r3, [pc, #648]	; (8008e58 <_dtoa_r+0x69c>)
 8008bd0:	f7f9 f940 	bl	8001e54 <__aeabi_dmul>
 8008bd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008bd6:	9008      	str	r0, [sp, #32]
 8008bd8:	9109      	str	r1, [sp, #36]	; 0x24
 8008bda:	3301      	adds	r3, #1
 8008bdc:	9310      	str	r3, [sp, #64]	; 0x40
 8008bde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008be0:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008be2:	9c08      	ldr	r4, [sp, #32]
 8008be4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008be6:	9314      	str	r3, [sp, #80]	; 0x50
 8008be8:	f7f9 ff86 	bl	8002af8 <__aeabi_i2d>
 8008bec:	0022      	movs	r2, r4
 8008bee:	002b      	movs	r3, r5
 8008bf0:	f7f9 f930 	bl	8001e54 <__aeabi_dmul>
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	4b99      	ldr	r3, [pc, #612]	; (8008e5c <_dtoa_r+0x6a0>)
 8008bf8:	f7f8 f9ee 	bl	8000fd8 <__aeabi_dadd>
 8008bfc:	9010      	str	r0, [sp, #64]	; 0x40
 8008bfe:	9111      	str	r1, [sp, #68]	; 0x44
 8008c00:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008c02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c04:	9208      	str	r2, [sp, #32]
 8008c06:	9309      	str	r3, [sp, #36]	; 0x24
 8008c08:	4a95      	ldr	r2, [pc, #596]	; (8008e60 <_dtoa_r+0x6a4>)
 8008c0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c0c:	4694      	mov	ip, r2
 8008c0e:	4463      	add	r3, ip
 8008c10:	9317      	str	r3, [sp, #92]	; 0x5c
 8008c12:	9309      	str	r3, [sp, #36]	; 0x24
 8008c14:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d161      	bne.n	8008cde <_dtoa_r+0x522>
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	0020      	movs	r0, r4
 8008c1e:	0029      	movs	r1, r5
 8008c20:	4b90      	ldr	r3, [pc, #576]	; (8008e64 <_dtoa_r+0x6a8>)
 8008c22:	f7f9 fb83 	bl	800232c <__aeabi_dsub>
 8008c26:	9a08      	ldr	r2, [sp, #32]
 8008c28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008c2a:	0004      	movs	r4, r0
 8008c2c:	000d      	movs	r5, r1
 8008c2e:	f7f7 fc25 	bl	800047c <__aeabi_dcmpgt>
 8008c32:	2800      	cmp	r0, #0
 8008c34:	d000      	beq.n	8008c38 <_dtoa_r+0x47c>
 8008c36:	e2af      	b.n	8009198 <_dtoa_r+0x9dc>
 8008c38:	488b      	ldr	r0, [pc, #556]	; (8008e68 <_dtoa_r+0x6ac>)
 8008c3a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008c3c:	4684      	mov	ip, r0
 8008c3e:	4461      	add	r1, ip
 8008c40:	000b      	movs	r3, r1
 8008c42:	0020      	movs	r0, r4
 8008c44:	0029      	movs	r1, r5
 8008c46:	9a08      	ldr	r2, [sp, #32]
 8008c48:	f7f7 fc04 	bl	8000454 <__aeabi_dcmplt>
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	d000      	beq.n	8008c52 <_dtoa_r+0x496>
 8008c50:	e29f      	b.n	8009192 <_dtoa_r+0x9d6>
 8008c52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c54:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8008c56:	9308      	str	r3, [sp, #32]
 8008c58:	9409      	str	r4, [sp, #36]	; 0x24
 8008c5a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	da00      	bge.n	8008c62 <_dtoa_r+0x4a6>
 8008c60:	e172      	b.n	8008f48 <_dtoa_r+0x78c>
 8008c62:	9a02      	ldr	r2, [sp, #8]
 8008c64:	2a0e      	cmp	r2, #14
 8008c66:	dd00      	ble.n	8008c6a <_dtoa_r+0x4ae>
 8008c68:	e16e      	b.n	8008f48 <_dtoa_r+0x78c>
 8008c6a:	4b78      	ldr	r3, [pc, #480]	; (8008e4c <_dtoa_r+0x690>)
 8008c6c:	00d2      	lsls	r2, r2, #3
 8008c6e:	189b      	adds	r3, r3, r2
 8008c70:	685c      	ldr	r4, [r3, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	930a      	str	r3, [sp, #40]	; 0x28
 8008c76:	940b      	str	r4, [sp, #44]	; 0x2c
 8008c78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	db00      	blt.n	8008c80 <_dtoa_r+0x4c4>
 8008c7e:	e0f7      	b.n	8008e70 <_dtoa_r+0x6b4>
 8008c80:	9b07      	ldr	r3, [sp, #28]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	dd00      	ble.n	8008c88 <_dtoa_r+0x4cc>
 8008c86:	e0f3      	b.n	8008e70 <_dtoa_r+0x6b4>
 8008c88:	d000      	beq.n	8008c8c <_dtoa_r+0x4d0>
 8008c8a:	e282      	b.n	8009192 <_dtoa_r+0x9d6>
 8008c8c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008c8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c90:	2200      	movs	r2, #0
 8008c92:	4b74      	ldr	r3, [pc, #464]	; (8008e64 <_dtoa_r+0x6a8>)
 8008c94:	f7f9 f8de 	bl	8001e54 <__aeabi_dmul>
 8008c98:	9a08      	ldr	r2, [sp, #32]
 8008c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c9c:	f7f7 fbf8 	bl	8000490 <__aeabi_dcmpge>
 8008ca0:	9e07      	ldr	r6, [sp, #28]
 8008ca2:	0035      	movs	r5, r6
 8008ca4:	2800      	cmp	r0, #0
 8008ca6:	d000      	beq.n	8008caa <_dtoa_r+0x4ee>
 8008ca8:	e259      	b.n	800915e <_dtoa_r+0x9a2>
 8008caa:	9b06      	ldr	r3, [sp, #24]
 8008cac:	9a06      	ldr	r2, [sp, #24]
 8008cae:	3301      	adds	r3, #1
 8008cb0:	9308      	str	r3, [sp, #32]
 8008cb2:	2331      	movs	r3, #49	; 0x31
 8008cb4:	7013      	strb	r3, [r2, #0]
 8008cb6:	9b02      	ldr	r3, [sp, #8]
 8008cb8:	3301      	adds	r3, #1
 8008cba:	9302      	str	r3, [sp, #8]
 8008cbc:	e254      	b.n	8009168 <_dtoa_r+0x9ac>
 8008cbe:	4234      	tst	r4, r6
 8008cc0:	d007      	beq.n	8008cd2 <_dtoa_r+0x516>
 8008cc2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	9310      	str	r3, [sp, #64]	; 0x40
 8008cc8:	682a      	ldr	r2, [r5, #0]
 8008cca:	686b      	ldr	r3, [r5, #4]
 8008ccc:	f7f9 f8c2 	bl	8001e54 <__aeabi_dmul>
 8008cd0:	0033      	movs	r3, r6
 8008cd2:	1064      	asrs	r4, r4, #1
 8008cd4:	3508      	adds	r5, #8
 8008cd6:	e75a      	b.n	8008b8e <_dtoa_r+0x3d2>
 8008cd8:	9e02      	ldr	r6, [sp, #8]
 8008cda:	9b07      	ldr	r3, [sp, #28]
 8008cdc:	e780      	b.n	8008be0 <_dtoa_r+0x424>
 8008cde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ce0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008ce2:	1e5a      	subs	r2, r3, #1
 8008ce4:	4b59      	ldr	r3, [pc, #356]	; (8008e4c <_dtoa_r+0x690>)
 8008ce6:	00d2      	lsls	r2, r2, #3
 8008ce8:	189b      	adds	r3, r3, r2
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	2900      	cmp	r1, #0
 8008cf0:	d051      	beq.n	8008d96 <_dtoa_r+0x5da>
 8008cf2:	2000      	movs	r0, #0
 8008cf4:	495d      	ldr	r1, [pc, #372]	; (8008e6c <_dtoa_r+0x6b0>)
 8008cf6:	f7f8 fcab 	bl	8001650 <__aeabi_ddiv>
 8008cfa:	9a08      	ldr	r2, [sp, #32]
 8008cfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cfe:	f7f9 fb15 	bl	800232c <__aeabi_dsub>
 8008d02:	9a06      	ldr	r2, [sp, #24]
 8008d04:	9b06      	ldr	r3, [sp, #24]
 8008d06:	4694      	mov	ip, r2
 8008d08:	9317      	str	r3, [sp, #92]	; 0x5c
 8008d0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d0c:	9010      	str	r0, [sp, #64]	; 0x40
 8008d0e:	9111      	str	r1, [sp, #68]	; 0x44
 8008d10:	4463      	add	r3, ip
 8008d12:	9319      	str	r3, [sp, #100]	; 0x64
 8008d14:	0029      	movs	r1, r5
 8008d16:	0020      	movs	r0, r4
 8008d18:	f7f9 feb8 	bl	8002a8c <__aeabi_d2iz>
 8008d1c:	9014      	str	r0, [sp, #80]	; 0x50
 8008d1e:	f7f9 feeb 	bl	8002af8 <__aeabi_i2d>
 8008d22:	0002      	movs	r2, r0
 8008d24:	000b      	movs	r3, r1
 8008d26:	0020      	movs	r0, r4
 8008d28:	0029      	movs	r1, r5
 8008d2a:	f7f9 faff 	bl	800232c <__aeabi_dsub>
 8008d2e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d30:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008d32:	3301      	adds	r3, #1
 8008d34:	9308      	str	r3, [sp, #32]
 8008d36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d38:	0004      	movs	r4, r0
 8008d3a:	3330      	adds	r3, #48	; 0x30
 8008d3c:	7013      	strb	r3, [r2, #0]
 8008d3e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008d40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d42:	000d      	movs	r5, r1
 8008d44:	f7f7 fb86 	bl	8000454 <__aeabi_dcmplt>
 8008d48:	2800      	cmp	r0, #0
 8008d4a:	d175      	bne.n	8008e38 <_dtoa_r+0x67c>
 8008d4c:	0022      	movs	r2, r4
 8008d4e:	002b      	movs	r3, r5
 8008d50:	2000      	movs	r0, #0
 8008d52:	4940      	ldr	r1, [pc, #256]	; (8008e54 <_dtoa_r+0x698>)
 8008d54:	f7f9 faea 	bl	800232c <__aeabi_dsub>
 8008d58:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008d5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d5c:	f7f7 fb7a 	bl	8000454 <__aeabi_dcmplt>
 8008d60:	2800      	cmp	r0, #0
 8008d62:	d000      	beq.n	8008d66 <_dtoa_r+0x5aa>
 8008d64:	e0d2      	b.n	8008f0c <_dtoa_r+0x750>
 8008d66:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008d68:	9a08      	ldr	r2, [sp, #32]
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d100      	bne.n	8008d70 <_dtoa_r+0x5b4>
 8008d6e:	e770      	b.n	8008c52 <_dtoa_r+0x496>
 8008d70:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008d72:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008d74:	2200      	movs	r2, #0
 8008d76:	4b38      	ldr	r3, [pc, #224]	; (8008e58 <_dtoa_r+0x69c>)
 8008d78:	f7f9 f86c 	bl	8001e54 <__aeabi_dmul>
 8008d7c:	4b36      	ldr	r3, [pc, #216]	; (8008e58 <_dtoa_r+0x69c>)
 8008d7e:	9010      	str	r0, [sp, #64]	; 0x40
 8008d80:	9111      	str	r1, [sp, #68]	; 0x44
 8008d82:	2200      	movs	r2, #0
 8008d84:	0020      	movs	r0, r4
 8008d86:	0029      	movs	r1, r5
 8008d88:	f7f9 f864 	bl	8001e54 <__aeabi_dmul>
 8008d8c:	9b08      	ldr	r3, [sp, #32]
 8008d8e:	0004      	movs	r4, r0
 8008d90:	000d      	movs	r5, r1
 8008d92:	9317      	str	r3, [sp, #92]	; 0x5c
 8008d94:	e7be      	b.n	8008d14 <_dtoa_r+0x558>
 8008d96:	9808      	ldr	r0, [sp, #32]
 8008d98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d9a:	f7f9 f85b 	bl	8001e54 <__aeabi_dmul>
 8008d9e:	9a06      	ldr	r2, [sp, #24]
 8008da0:	9b06      	ldr	r3, [sp, #24]
 8008da2:	4694      	mov	ip, r2
 8008da4:	9308      	str	r3, [sp, #32]
 8008da6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008da8:	9010      	str	r0, [sp, #64]	; 0x40
 8008daa:	9111      	str	r1, [sp, #68]	; 0x44
 8008dac:	4463      	add	r3, ip
 8008dae:	9319      	str	r3, [sp, #100]	; 0x64
 8008db0:	0029      	movs	r1, r5
 8008db2:	0020      	movs	r0, r4
 8008db4:	f7f9 fe6a 	bl	8002a8c <__aeabi_d2iz>
 8008db8:	9017      	str	r0, [sp, #92]	; 0x5c
 8008dba:	f7f9 fe9d 	bl	8002af8 <__aeabi_i2d>
 8008dbe:	0002      	movs	r2, r0
 8008dc0:	000b      	movs	r3, r1
 8008dc2:	0020      	movs	r0, r4
 8008dc4:	0029      	movs	r1, r5
 8008dc6:	f7f9 fab1 	bl	800232c <__aeabi_dsub>
 8008dca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008dcc:	9a08      	ldr	r2, [sp, #32]
 8008dce:	3330      	adds	r3, #48	; 0x30
 8008dd0:	7013      	strb	r3, [r2, #0]
 8008dd2:	0013      	movs	r3, r2
 8008dd4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	0004      	movs	r4, r0
 8008dda:	000d      	movs	r5, r1
 8008ddc:	9308      	str	r3, [sp, #32]
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d12c      	bne.n	8008e3c <_dtoa_r+0x680>
 8008de2:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008de4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008de6:	9a06      	ldr	r2, [sp, #24]
 8008de8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008dea:	4694      	mov	ip, r2
 8008dec:	4463      	add	r3, ip
 8008dee:	2200      	movs	r2, #0
 8008df0:	9308      	str	r3, [sp, #32]
 8008df2:	4b1e      	ldr	r3, [pc, #120]	; (8008e6c <_dtoa_r+0x6b0>)
 8008df4:	f7f8 f8f0 	bl	8000fd8 <__aeabi_dadd>
 8008df8:	0002      	movs	r2, r0
 8008dfa:	000b      	movs	r3, r1
 8008dfc:	0020      	movs	r0, r4
 8008dfe:	0029      	movs	r1, r5
 8008e00:	f7f7 fb3c 	bl	800047c <__aeabi_dcmpgt>
 8008e04:	2800      	cmp	r0, #0
 8008e06:	d000      	beq.n	8008e0a <_dtoa_r+0x64e>
 8008e08:	e080      	b.n	8008f0c <_dtoa_r+0x750>
 8008e0a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008e0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e0e:	2000      	movs	r0, #0
 8008e10:	4916      	ldr	r1, [pc, #88]	; (8008e6c <_dtoa_r+0x6b0>)
 8008e12:	f7f9 fa8b 	bl	800232c <__aeabi_dsub>
 8008e16:	0002      	movs	r2, r0
 8008e18:	000b      	movs	r3, r1
 8008e1a:	0020      	movs	r0, r4
 8008e1c:	0029      	movs	r1, r5
 8008e1e:	f7f7 fb19 	bl	8000454 <__aeabi_dcmplt>
 8008e22:	2800      	cmp	r0, #0
 8008e24:	d100      	bne.n	8008e28 <_dtoa_r+0x66c>
 8008e26:	e714      	b.n	8008c52 <_dtoa_r+0x496>
 8008e28:	9b08      	ldr	r3, [sp, #32]
 8008e2a:	001a      	movs	r2, r3
 8008e2c:	3a01      	subs	r2, #1
 8008e2e:	9208      	str	r2, [sp, #32]
 8008e30:	7812      	ldrb	r2, [r2, #0]
 8008e32:	2a30      	cmp	r2, #48	; 0x30
 8008e34:	d0f8      	beq.n	8008e28 <_dtoa_r+0x66c>
 8008e36:	9308      	str	r3, [sp, #32]
 8008e38:	9602      	str	r6, [sp, #8]
 8008e3a:	e055      	b.n	8008ee8 <_dtoa_r+0x72c>
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	4b06      	ldr	r3, [pc, #24]	; (8008e58 <_dtoa_r+0x69c>)
 8008e40:	f7f9 f808 	bl	8001e54 <__aeabi_dmul>
 8008e44:	0004      	movs	r4, r0
 8008e46:	000d      	movs	r5, r1
 8008e48:	e7b2      	b.n	8008db0 <_dtoa_r+0x5f4>
 8008e4a:	46c0      	nop			; (mov r8, r8)
 8008e4c:	0800b8d0 	.word	0x0800b8d0
 8008e50:	0800b8a8 	.word	0x0800b8a8
 8008e54:	3ff00000 	.word	0x3ff00000
 8008e58:	40240000 	.word	0x40240000
 8008e5c:	401c0000 	.word	0x401c0000
 8008e60:	fcc00000 	.word	0xfcc00000
 8008e64:	40140000 	.word	0x40140000
 8008e68:	7cc00000 	.word	0x7cc00000
 8008e6c:	3fe00000 	.word	0x3fe00000
 8008e70:	9b07      	ldr	r3, [sp, #28]
 8008e72:	9e06      	ldr	r6, [sp, #24]
 8008e74:	3b01      	subs	r3, #1
 8008e76:	199b      	adds	r3, r3, r6
 8008e78:	930c      	str	r3, [sp, #48]	; 0x30
 8008e7a:	9c08      	ldr	r4, [sp, #32]
 8008e7c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008e7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e82:	0020      	movs	r0, r4
 8008e84:	0029      	movs	r1, r5
 8008e86:	f7f8 fbe3 	bl	8001650 <__aeabi_ddiv>
 8008e8a:	f7f9 fdff 	bl	8002a8c <__aeabi_d2iz>
 8008e8e:	9007      	str	r0, [sp, #28]
 8008e90:	f7f9 fe32 	bl	8002af8 <__aeabi_i2d>
 8008e94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e98:	f7f8 ffdc 	bl	8001e54 <__aeabi_dmul>
 8008e9c:	0002      	movs	r2, r0
 8008e9e:	000b      	movs	r3, r1
 8008ea0:	0020      	movs	r0, r4
 8008ea2:	0029      	movs	r1, r5
 8008ea4:	f7f9 fa42 	bl	800232c <__aeabi_dsub>
 8008ea8:	0033      	movs	r3, r6
 8008eaa:	9a07      	ldr	r2, [sp, #28]
 8008eac:	3601      	adds	r6, #1
 8008eae:	3230      	adds	r2, #48	; 0x30
 8008eb0:	701a      	strb	r2, [r3, #0]
 8008eb2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008eb4:	9608      	str	r6, [sp, #32]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d139      	bne.n	8008f2e <_dtoa_r+0x772>
 8008eba:	0002      	movs	r2, r0
 8008ebc:	000b      	movs	r3, r1
 8008ebe:	f7f8 f88b 	bl	8000fd8 <__aeabi_dadd>
 8008ec2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ec4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ec6:	0004      	movs	r4, r0
 8008ec8:	000d      	movs	r5, r1
 8008eca:	f7f7 fad7 	bl	800047c <__aeabi_dcmpgt>
 8008ece:	2800      	cmp	r0, #0
 8008ed0:	d11b      	bne.n	8008f0a <_dtoa_r+0x74e>
 8008ed2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ed4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ed6:	0020      	movs	r0, r4
 8008ed8:	0029      	movs	r1, r5
 8008eda:	f7f7 fab5 	bl	8000448 <__aeabi_dcmpeq>
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	d002      	beq.n	8008ee8 <_dtoa_r+0x72c>
 8008ee2:	9b07      	ldr	r3, [sp, #28]
 8008ee4:	07db      	lsls	r3, r3, #31
 8008ee6:	d410      	bmi.n	8008f0a <_dtoa_r+0x74e>
 8008ee8:	0038      	movs	r0, r7
 8008eea:	9905      	ldr	r1, [sp, #20]
 8008eec:	f000 fe6a 	bl	8009bc4 <_Bfree>
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	9a08      	ldr	r2, [sp, #32]
 8008ef4:	9802      	ldr	r0, [sp, #8]
 8008ef6:	7013      	strb	r3, [r2, #0]
 8008ef8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008efa:	3001      	adds	r0, #1
 8008efc:	6018      	str	r0, [r3, #0]
 8008efe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d100      	bne.n	8008f06 <_dtoa_r+0x74a>
 8008f04:	e4a6      	b.n	8008854 <_dtoa_r+0x98>
 8008f06:	601a      	str	r2, [r3, #0]
 8008f08:	e4a4      	b.n	8008854 <_dtoa_r+0x98>
 8008f0a:	9e02      	ldr	r6, [sp, #8]
 8008f0c:	9b08      	ldr	r3, [sp, #32]
 8008f0e:	9308      	str	r3, [sp, #32]
 8008f10:	3b01      	subs	r3, #1
 8008f12:	781a      	ldrb	r2, [r3, #0]
 8008f14:	2a39      	cmp	r2, #57	; 0x39
 8008f16:	d106      	bne.n	8008f26 <_dtoa_r+0x76a>
 8008f18:	9a06      	ldr	r2, [sp, #24]
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	d1f7      	bne.n	8008f0e <_dtoa_r+0x752>
 8008f1e:	2230      	movs	r2, #48	; 0x30
 8008f20:	9906      	ldr	r1, [sp, #24]
 8008f22:	3601      	adds	r6, #1
 8008f24:	700a      	strb	r2, [r1, #0]
 8008f26:	781a      	ldrb	r2, [r3, #0]
 8008f28:	3201      	adds	r2, #1
 8008f2a:	701a      	strb	r2, [r3, #0]
 8008f2c:	e784      	b.n	8008e38 <_dtoa_r+0x67c>
 8008f2e:	2200      	movs	r2, #0
 8008f30:	4baa      	ldr	r3, [pc, #680]	; (80091dc <_dtoa_r+0xa20>)
 8008f32:	f7f8 ff8f 	bl	8001e54 <__aeabi_dmul>
 8008f36:	2200      	movs	r2, #0
 8008f38:	2300      	movs	r3, #0
 8008f3a:	0004      	movs	r4, r0
 8008f3c:	000d      	movs	r5, r1
 8008f3e:	f7f7 fa83 	bl	8000448 <__aeabi_dcmpeq>
 8008f42:	2800      	cmp	r0, #0
 8008f44:	d09b      	beq.n	8008e7e <_dtoa_r+0x6c2>
 8008f46:	e7cf      	b.n	8008ee8 <_dtoa_r+0x72c>
 8008f48:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008f4a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008f4c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008f4e:	2d00      	cmp	r5, #0
 8008f50:	d012      	beq.n	8008f78 <_dtoa_r+0x7bc>
 8008f52:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008f54:	2a01      	cmp	r2, #1
 8008f56:	dc66      	bgt.n	8009026 <_dtoa_r+0x86a>
 8008f58:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008f5a:	2a00      	cmp	r2, #0
 8008f5c:	d05d      	beq.n	800901a <_dtoa_r+0x85e>
 8008f5e:	4aa0      	ldr	r2, [pc, #640]	; (80091e0 <_dtoa_r+0xa24>)
 8008f60:	189b      	adds	r3, r3, r2
 8008f62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f64:	2101      	movs	r1, #1
 8008f66:	18d2      	adds	r2, r2, r3
 8008f68:	920a      	str	r2, [sp, #40]	; 0x28
 8008f6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f6c:	0038      	movs	r0, r7
 8008f6e:	18d3      	adds	r3, r2, r3
 8008f70:	930d      	str	r3, [sp, #52]	; 0x34
 8008f72:	f000 ff23 	bl	8009dbc <__i2b>
 8008f76:	0005      	movs	r5, r0
 8008f78:	2c00      	cmp	r4, #0
 8008f7a:	dd0e      	ble.n	8008f9a <_dtoa_r+0x7de>
 8008f7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	dd0b      	ble.n	8008f9a <_dtoa_r+0x7de>
 8008f82:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f84:	0023      	movs	r3, r4
 8008f86:	4294      	cmp	r4, r2
 8008f88:	dd00      	ble.n	8008f8c <_dtoa_r+0x7d0>
 8008f8a:	0013      	movs	r3, r2
 8008f8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f8e:	1ae4      	subs	r4, r4, r3
 8008f90:	1ad2      	subs	r2, r2, r3
 8008f92:	920a      	str	r2, [sp, #40]	; 0x28
 8008f94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f96:	1ad3      	subs	r3, r2, r3
 8008f98:	930d      	str	r3, [sp, #52]	; 0x34
 8008f9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d01f      	beq.n	8008fe0 <_dtoa_r+0x824>
 8008fa0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d054      	beq.n	8009050 <_dtoa_r+0x894>
 8008fa6:	2e00      	cmp	r6, #0
 8008fa8:	dd11      	ble.n	8008fce <_dtoa_r+0x812>
 8008faa:	0029      	movs	r1, r5
 8008fac:	0032      	movs	r2, r6
 8008fae:	0038      	movs	r0, r7
 8008fb0:	f000 ffca 	bl	8009f48 <__pow5mult>
 8008fb4:	9a05      	ldr	r2, [sp, #20]
 8008fb6:	0001      	movs	r1, r0
 8008fb8:	0005      	movs	r5, r0
 8008fba:	0038      	movs	r0, r7
 8008fbc:	f000 ff14 	bl	8009de8 <__multiply>
 8008fc0:	9905      	ldr	r1, [sp, #20]
 8008fc2:	9014      	str	r0, [sp, #80]	; 0x50
 8008fc4:	0038      	movs	r0, r7
 8008fc6:	f000 fdfd 	bl	8009bc4 <_Bfree>
 8008fca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008fcc:	9305      	str	r3, [sp, #20]
 8008fce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fd0:	1b9a      	subs	r2, r3, r6
 8008fd2:	42b3      	cmp	r3, r6
 8008fd4:	d004      	beq.n	8008fe0 <_dtoa_r+0x824>
 8008fd6:	0038      	movs	r0, r7
 8008fd8:	9905      	ldr	r1, [sp, #20]
 8008fda:	f000 ffb5 	bl	8009f48 <__pow5mult>
 8008fde:	9005      	str	r0, [sp, #20]
 8008fe0:	2101      	movs	r1, #1
 8008fe2:	0038      	movs	r0, r7
 8008fe4:	f000 feea 	bl	8009dbc <__i2b>
 8008fe8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008fea:	0006      	movs	r6, r0
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	dd31      	ble.n	8009054 <_dtoa_r+0x898>
 8008ff0:	001a      	movs	r2, r3
 8008ff2:	0001      	movs	r1, r0
 8008ff4:	0038      	movs	r0, r7
 8008ff6:	f000 ffa7 	bl	8009f48 <__pow5mult>
 8008ffa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008ffc:	0006      	movs	r6, r0
 8008ffe:	2b01      	cmp	r3, #1
 8009000:	dd2d      	ble.n	800905e <_dtoa_r+0x8a2>
 8009002:	2300      	movs	r3, #0
 8009004:	930e      	str	r3, [sp, #56]	; 0x38
 8009006:	6933      	ldr	r3, [r6, #16]
 8009008:	3303      	adds	r3, #3
 800900a:	009b      	lsls	r3, r3, #2
 800900c:	18f3      	adds	r3, r6, r3
 800900e:	6858      	ldr	r0, [r3, #4]
 8009010:	f000 fe8c 	bl	8009d2c <__hi0bits>
 8009014:	2320      	movs	r3, #32
 8009016:	1a18      	subs	r0, r3, r0
 8009018:	e039      	b.n	800908e <_dtoa_r+0x8d2>
 800901a:	2336      	movs	r3, #54	; 0x36
 800901c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800901e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009020:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009022:	1a9b      	subs	r3, r3, r2
 8009024:	e79d      	b.n	8008f62 <_dtoa_r+0x7a6>
 8009026:	9b07      	ldr	r3, [sp, #28]
 8009028:	1e5e      	subs	r6, r3, #1
 800902a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800902c:	42b3      	cmp	r3, r6
 800902e:	db07      	blt.n	8009040 <_dtoa_r+0x884>
 8009030:	1b9e      	subs	r6, r3, r6
 8009032:	9b07      	ldr	r3, [sp, #28]
 8009034:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009036:	2b00      	cmp	r3, #0
 8009038:	da93      	bge.n	8008f62 <_dtoa_r+0x7a6>
 800903a:	1ae4      	subs	r4, r4, r3
 800903c:	2300      	movs	r3, #0
 800903e:	e790      	b.n	8008f62 <_dtoa_r+0x7a6>
 8009040:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009042:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009044:	1af3      	subs	r3, r6, r3
 8009046:	18d3      	adds	r3, r2, r3
 8009048:	960e      	str	r6, [sp, #56]	; 0x38
 800904a:	9315      	str	r3, [sp, #84]	; 0x54
 800904c:	2600      	movs	r6, #0
 800904e:	e7f0      	b.n	8009032 <_dtoa_r+0x876>
 8009050:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009052:	e7c0      	b.n	8008fd6 <_dtoa_r+0x81a>
 8009054:	2300      	movs	r3, #0
 8009056:	930e      	str	r3, [sp, #56]	; 0x38
 8009058:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800905a:	2b01      	cmp	r3, #1
 800905c:	dc13      	bgt.n	8009086 <_dtoa_r+0x8ca>
 800905e:	2300      	movs	r3, #0
 8009060:	930e      	str	r3, [sp, #56]	; 0x38
 8009062:	9b08      	ldr	r3, [sp, #32]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d10e      	bne.n	8009086 <_dtoa_r+0x8ca>
 8009068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800906a:	031b      	lsls	r3, r3, #12
 800906c:	d10b      	bne.n	8009086 <_dtoa_r+0x8ca>
 800906e:	4b5d      	ldr	r3, [pc, #372]	; (80091e4 <_dtoa_r+0xa28>)
 8009070:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009072:	4213      	tst	r3, r2
 8009074:	d007      	beq.n	8009086 <_dtoa_r+0x8ca>
 8009076:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009078:	3301      	adds	r3, #1
 800907a:	930a      	str	r3, [sp, #40]	; 0x28
 800907c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800907e:	3301      	adds	r3, #1
 8009080:	930d      	str	r3, [sp, #52]	; 0x34
 8009082:	2301      	movs	r3, #1
 8009084:	930e      	str	r3, [sp, #56]	; 0x38
 8009086:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009088:	2001      	movs	r0, #1
 800908a:	2b00      	cmp	r3, #0
 800908c:	d1bb      	bne.n	8009006 <_dtoa_r+0x84a>
 800908e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009090:	221f      	movs	r2, #31
 8009092:	1818      	adds	r0, r3, r0
 8009094:	0003      	movs	r3, r0
 8009096:	4013      	ands	r3, r2
 8009098:	4210      	tst	r0, r2
 800909a:	d046      	beq.n	800912a <_dtoa_r+0x96e>
 800909c:	3201      	adds	r2, #1
 800909e:	1ad2      	subs	r2, r2, r3
 80090a0:	2a04      	cmp	r2, #4
 80090a2:	dd3f      	ble.n	8009124 <_dtoa_r+0x968>
 80090a4:	221c      	movs	r2, #28
 80090a6:	1ad3      	subs	r3, r2, r3
 80090a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090aa:	18e4      	adds	r4, r4, r3
 80090ac:	18d2      	adds	r2, r2, r3
 80090ae:	920a      	str	r2, [sp, #40]	; 0x28
 80090b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80090b2:	18d3      	adds	r3, r2, r3
 80090b4:	930d      	str	r3, [sp, #52]	; 0x34
 80090b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	dd05      	ble.n	80090c8 <_dtoa_r+0x90c>
 80090bc:	001a      	movs	r2, r3
 80090be:	0038      	movs	r0, r7
 80090c0:	9905      	ldr	r1, [sp, #20]
 80090c2:	f000 ff9d 	bl	800a000 <__lshift>
 80090c6:	9005      	str	r0, [sp, #20]
 80090c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	dd05      	ble.n	80090da <_dtoa_r+0x91e>
 80090ce:	0031      	movs	r1, r6
 80090d0:	001a      	movs	r2, r3
 80090d2:	0038      	movs	r0, r7
 80090d4:	f000 ff94 	bl	800a000 <__lshift>
 80090d8:	0006      	movs	r6, r0
 80090da:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d026      	beq.n	800912e <_dtoa_r+0x972>
 80090e0:	0031      	movs	r1, r6
 80090e2:	9805      	ldr	r0, [sp, #20]
 80090e4:	f000 fffa 	bl	800a0dc <__mcmp>
 80090e8:	2800      	cmp	r0, #0
 80090ea:	da20      	bge.n	800912e <_dtoa_r+0x972>
 80090ec:	9b02      	ldr	r3, [sp, #8]
 80090ee:	220a      	movs	r2, #10
 80090f0:	3b01      	subs	r3, #1
 80090f2:	9302      	str	r3, [sp, #8]
 80090f4:	0038      	movs	r0, r7
 80090f6:	2300      	movs	r3, #0
 80090f8:	9905      	ldr	r1, [sp, #20]
 80090fa:	f000 fd87 	bl	8009c0c <__multadd>
 80090fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009100:	9005      	str	r0, [sp, #20]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d100      	bne.n	8009108 <_dtoa_r+0x94c>
 8009106:	e166      	b.n	80093d6 <_dtoa_r+0xc1a>
 8009108:	2300      	movs	r3, #0
 800910a:	0029      	movs	r1, r5
 800910c:	220a      	movs	r2, #10
 800910e:	0038      	movs	r0, r7
 8009110:	f000 fd7c 	bl	8009c0c <__multadd>
 8009114:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009116:	0005      	movs	r5, r0
 8009118:	2b00      	cmp	r3, #0
 800911a:	dc47      	bgt.n	80091ac <_dtoa_r+0x9f0>
 800911c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800911e:	2b02      	cmp	r3, #2
 8009120:	dc0d      	bgt.n	800913e <_dtoa_r+0x982>
 8009122:	e043      	b.n	80091ac <_dtoa_r+0x9f0>
 8009124:	2a04      	cmp	r2, #4
 8009126:	d0c6      	beq.n	80090b6 <_dtoa_r+0x8fa>
 8009128:	0013      	movs	r3, r2
 800912a:	331c      	adds	r3, #28
 800912c:	e7bc      	b.n	80090a8 <_dtoa_r+0x8ec>
 800912e:	9b07      	ldr	r3, [sp, #28]
 8009130:	2b00      	cmp	r3, #0
 8009132:	dc35      	bgt.n	80091a0 <_dtoa_r+0x9e4>
 8009134:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009136:	2b02      	cmp	r3, #2
 8009138:	dd32      	ble.n	80091a0 <_dtoa_r+0x9e4>
 800913a:	9b07      	ldr	r3, [sp, #28]
 800913c:	930c      	str	r3, [sp, #48]	; 0x30
 800913e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009140:	2b00      	cmp	r3, #0
 8009142:	d10c      	bne.n	800915e <_dtoa_r+0x9a2>
 8009144:	0031      	movs	r1, r6
 8009146:	2205      	movs	r2, #5
 8009148:	0038      	movs	r0, r7
 800914a:	f000 fd5f 	bl	8009c0c <__multadd>
 800914e:	0006      	movs	r6, r0
 8009150:	0001      	movs	r1, r0
 8009152:	9805      	ldr	r0, [sp, #20]
 8009154:	f000 ffc2 	bl	800a0dc <__mcmp>
 8009158:	2800      	cmp	r0, #0
 800915a:	dd00      	ble.n	800915e <_dtoa_r+0x9a2>
 800915c:	e5a5      	b.n	8008caa <_dtoa_r+0x4ee>
 800915e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009160:	43db      	mvns	r3, r3
 8009162:	9302      	str	r3, [sp, #8]
 8009164:	9b06      	ldr	r3, [sp, #24]
 8009166:	9308      	str	r3, [sp, #32]
 8009168:	2400      	movs	r4, #0
 800916a:	0031      	movs	r1, r6
 800916c:	0038      	movs	r0, r7
 800916e:	f000 fd29 	bl	8009bc4 <_Bfree>
 8009172:	2d00      	cmp	r5, #0
 8009174:	d100      	bne.n	8009178 <_dtoa_r+0x9bc>
 8009176:	e6b7      	b.n	8008ee8 <_dtoa_r+0x72c>
 8009178:	2c00      	cmp	r4, #0
 800917a:	d005      	beq.n	8009188 <_dtoa_r+0x9cc>
 800917c:	42ac      	cmp	r4, r5
 800917e:	d003      	beq.n	8009188 <_dtoa_r+0x9cc>
 8009180:	0021      	movs	r1, r4
 8009182:	0038      	movs	r0, r7
 8009184:	f000 fd1e 	bl	8009bc4 <_Bfree>
 8009188:	0029      	movs	r1, r5
 800918a:	0038      	movs	r0, r7
 800918c:	f000 fd1a 	bl	8009bc4 <_Bfree>
 8009190:	e6aa      	b.n	8008ee8 <_dtoa_r+0x72c>
 8009192:	2600      	movs	r6, #0
 8009194:	0035      	movs	r5, r6
 8009196:	e7e2      	b.n	800915e <_dtoa_r+0x9a2>
 8009198:	9602      	str	r6, [sp, #8]
 800919a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800919c:	0035      	movs	r5, r6
 800919e:	e584      	b.n	8008caa <_dtoa_r+0x4ee>
 80091a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d100      	bne.n	80091a8 <_dtoa_r+0x9ec>
 80091a6:	e0ce      	b.n	8009346 <_dtoa_r+0xb8a>
 80091a8:	9b07      	ldr	r3, [sp, #28]
 80091aa:	930c      	str	r3, [sp, #48]	; 0x30
 80091ac:	2c00      	cmp	r4, #0
 80091ae:	dd05      	ble.n	80091bc <_dtoa_r+0xa00>
 80091b0:	0029      	movs	r1, r5
 80091b2:	0022      	movs	r2, r4
 80091b4:	0038      	movs	r0, r7
 80091b6:	f000 ff23 	bl	800a000 <__lshift>
 80091ba:	0005      	movs	r5, r0
 80091bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80091be:	0028      	movs	r0, r5
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d022      	beq.n	800920a <_dtoa_r+0xa4e>
 80091c4:	0038      	movs	r0, r7
 80091c6:	6869      	ldr	r1, [r5, #4]
 80091c8:	f000 fcb8 	bl	8009b3c <_Balloc>
 80091cc:	1e04      	subs	r4, r0, #0
 80091ce:	d10f      	bne.n	80091f0 <_dtoa_r+0xa34>
 80091d0:	0002      	movs	r2, r0
 80091d2:	4b05      	ldr	r3, [pc, #20]	; (80091e8 <_dtoa_r+0xa2c>)
 80091d4:	4905      	ldr	r1, [pc, #20]	; (80091ec <_dtoa_r+0xa30>)
 80091d6:	f7ff fb06 	bl	80087e6 <_dtoa_r+0x2a>
 80091da:	46c0      	nop			; (mov r8, r8)
 80091dc:	40240000 	.word	0x40240000
 80091e0:	00000433 	.word	0x00000433
 80091e4:	7ff00000 	.word	0x7ff00000
 80091e8:	0800b7bf 	.word	0x0800b7bf
 80091ec:	000002ea 	.word	0x000002ea
 80091f0:	0029      	movs	r1, r5
 80091f2:	692b      	ldr	r3, [r5, #16]
 80091f4:	310c      	adds	r1, #12
 80091f6:	1c9a      	adds	r2, r3, #2
 80091f8:	0092      	lsls	r2, r2, #2
 80091fa:	300c      	adds	r0, #12
 80091fc:	f7fd fbe0 	bl	80069c0 <memcpy>
 8009200:	2201      	movs	r2, #1
 8009202:	0021      	movs	r1, r4
 8009204:	0038      	movs	r0, r7
 8009206:	f000 fefb 	bl	800a000 <__lshift>
 800920a:	9b06      	ldr	r3, [sp, #24]
 800920c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800920e:	930a      	str	r3, [sp, #40]	; 0x28
 8009210:	3b01      	subs	r3, #1
 8009212:	189b      	adds	r3, r3, r2
 8009214:	2201      	movs	r2, #1
 8009216:	002c      	movs	r4, r5
 8009218:	0005      	movs	r5, r0
 800921a:	9314      	str	r3, [sp, #80]	; 0x50
 800921c:	9b08      	ldr	r3, [sp, #32]
 800921e:	4013      	ands	r3, r2
 8009220:	930f      	str	r3, [sp, #60]	; 0x3c
 8009222:	0031      	movs	r1, r6
 8009224:	9805      	ldr	r0, [sp, #20]
 8009226:	f7ff fa3d 	bl	80086a4 <quorem>
 800922a:	0003      	movs	r3, r0
 800922c:	0021      	movs	r1, r4
 800922e:	3330      	adds	r3, #48	; 0x30
 8009230:	900d      	str	r0, [sp, #52]	; 0x34
 8009232:	9805      	ldr	r0, [sp, #20]
 8009234:	9307      	str	r3, [sp, #28]
 8009236:	f000 ff51 	bl	800a0dc <__mcmp>
 800923a:	002a      	movs	r2, r5
 800923c:	900e      	str	r0, [sp, #56]	; 0x38
 800923e:	0031      	movs	r1, r6
 8009240:	0038      	movs	r0, r7
 8009242:	f000 ff67 	bl	800a114 <__mdiff>
 8009246:	68c3      	ldr	r3, [r0, #12]
 8009248:	9008      	str	r0, [sp, #32]
 800924a:	9310      	str	r3, [sp, #64]	; 0x40
 800924c:	2301      	movs	r3, #1
 800924e:	930c      	str	r3, [sp, #48]	; 0x30
 8009250:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009252:	2b00      	cmp	r3, #0
 8009254:	d104      	bne.n	8009260 <_dtoa_r+0xaa4>
 8009256:	0001      	movs	r1, r0
 8009258:	9805      	ldr	r0, [sp, #20]
 800925a:	f000 ff3f 	bl	800a0dc <__mcmp>
 800925e:	900c      	str	r0, [sp, #48]	; 0x30
 8009260:	0038      	movs	r0, r7
 8009262:	9908      	ldr	r1, [sp, #32]
 8009264:	f000 fcae 	bl	8009bc4 <_Bfree>
 8009268:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800926a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800926c:	3301      	adds	r3, #1
 800926e:	9308      	str	r3, [sp, #32]
 8009270:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009272:	4313      	orrs	r3, r2
 8009274:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009276:	4313      	orrs	r3, r2
 8009278:	d10c      	bne.n	8009294 <_dtoa_r+0xad8>
 800927a:	9b07      	ldr	r3, [sp, #28]
 800927c:	2b39      	cmp	r3, #57	; 0x39
 800927e:	d026      	beq.n	80092ce <_dtoa_r+0xb12>
 8009280:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009282:	2b00      	cmp	r3, #0
 8009284:	dd02      	ble.n	800928c <_dtoa_r+0xad0>
 8009286:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009288:	3331      	adds	r3, #49	; 0x31
 800928a:	9307      	str	r3, [sp, #28]
 800928c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800928e:	9a07      	ldr	r2, [sp, #28]
 8009290:	701a      	strb	r2, [r3, #0]
 8009292:	e76a      	b.n	800916a <_dtoa_r+0x9ae>
 8009294:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009296:	2b00      	cmp	r3, #0
 8009298:	db04      	blt.n	80092a4 <_dtoa_r+0xae8>
 800929a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800929c:	4313      	orrs	r3, r2
 800929e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80092a0:	4313      	orrs	r3, r2
 80092a2:	d11f      	bne.n	80092e4 <_dtoa_r+0xb28>
 80092a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	ddf0      	ble.n	800928c <_dtoa_r+0xad0>
 80092aa:	9905      	ldr	r1, [sp, #20]
 80092ac:	2201      	movs	r2, #1
 80092ae:	0038      	movs	r0, r7
 80092b0:	f000 fea6 	bl	800a000 <__lshift>
 80092b4:	0031      	movs	r1, r6
 80092b6:	9005      	str	r0, [sp, #20]
 80092b8:	f000 ff10 	bl	800a0dc <__mcmp>
 80092bc:	2800      	cmp	r0, #0
 80092be:	dc03      	bgt.n	80092c8 <_dtoa_r+0xb0c>
 80092c0:	d1e4      	bne.n	800928c <_dtoa_r+0xad0>
 80092c2:	9b07      	ldr	r3, [sp, #28]
 80092c4:	07db      	lsls	r3, r3, #31
 80092c6:	d5e1      	bpl.n	800928c <_dtoa_r+0xad0>
 80092c8:	9b07      	ldr	r3, [sp, #28]
 80092ca:	2b39      	cmp	r3, #57	; 0x39
 80092cc:	d1db      	bne.n	8009286 <_dtoa_r+0xaca>
 80092ce:	2339      	movs	r3, #57	; 0x39
 80092d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80092d2:	7013      	strb	r3, [r2, #0]
 80092d4:	9b08      	ldr	r3, [sp, #32]
 80092d6:	9308      	str	r3, [sp, #32]
 80092d8:	3b01      	subs	r3, #1
 80092da:	781a      	ldrb	r2, [r3, #0]
 80092dc:	2a39      	cmp	r2, #57	; 0x39
 80092de:	d068      	beq.n	80093b2 <_dtoa_r+0xbf6>
 80092e0:	3201      	adds	r2, #1
 80092e2:	e7d5      	b.n	8009290 <_dtoa_r+0xad4>
 80092e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	dd07      	ble.n	80092fa <_dtoa_r+0xb3e>
 80092ea:	9b07      	ldr	r3, [sp, #28]
 80092ec:	2b39      	cmp	r3, #57	; 0x39
 80092ee:	d0ee      	beq.n	80092ce <_dtoa_r+0xb12>
 80092f0:	9b07      	ldr	r3, [sp, #28]
 80092f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80092f4:	3301      	adds	r3, #1
 80092f6:	7013      	strb	r3, [r2, #0]
 80092f8:	e737      	b.n	800916a <_dtoa_r+0x9ae>
 80092fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092fc:	9a07      	ldr	r2, [sp, #28]
 80092fe:	701a      	strb	r2, [r3, #0]
 8009300:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009302:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009304:	4293      	cmp	r3, r2
 8009306:	d03e      	beq.n	8009386 <_dtoa_r+0xbca>
 8009308:	2300      	movs	r3, #0
 800930a:	220a      	movs	r2, #10
 800930c:	9905      	ldr	r1, [sp, #20]
 800930e:	0038      	movs	r0, r7
 8009310:	f000 fc7c 	bl	8009c0c <__multadd>
 8009314:	2300      	movs	r3, #0
 8009316:	9005      	str	r0, [sp, #20]
 8009318:	220a      	movs	r2, #10
 800931a:	0021      	movs	r1, r4
 800931c:	0038      	movs	r0, r7
 800931e:	42ac      	cmp	r4, r5
 8009320:	d106      	bne.n	8009330 <_dtoa_r+0xb74>
 8009322:	f000 fc73 	bl	8009c0c <__multadd>
 8009326:	0004      	movs	r4, r0
 8009328:	0005      	movs	r5, r0
 800932a:	9b08      	ldr	r3, [sp, #32]
 800932c:	930a      	str	r3, [sp, #40]	; 0x28
 800932e:	e778      	b.n	8009222 <_dtoa_r+0xa66>
 8009330:	f000 fc6c 	bl	8009c0c <__multadd>
 8009334:	0029      	movs	r1, r5
 8009336:	0004      	movs	r4, r0
 8009338:	2300      	movs	r3, #0
 800933a:	220a      	movs	r2, #10
 800933c:	0038      	movs	r0, r7
 800933e:	f000 fc65 	bl	8009c0c <__multadd>
 8009342:	0005      	movs	r5, r0
 8009344:	e7f1      	b.n	800932a <_dtoa_r+0xb6e>
 8009346:	9b07      	ldr	r3, [sp, #28]
 8009348:	930c      	str	r3, [sp, #48]	; 0x30
 800934a:	2400      	movs	r4, #0
 800934c:	0031      	movs	r1, r6
 800934e:	9805      	ldr	r0, [sp, #20]
 8009350:	f7ff f9a8 	bl	80086a4 <quorem>
 8009354:	9b06      	ldr	r3, [sp, #24]
 8009356:	3030      	adds	r0, #48	; 0x30
 8009358:	5518      	strb	r0, [r3, r4]
 800935a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800935c:	3401      	adds	r4, #1
 800935e:	9007      	str	r0, [sp, #28]
 8009360:	42a3      	cmp	r3, r4
 8009362:	dd07      	ble.n	8009374 <_dtoa_r+0xbb8>
 8009364:	2300      	movs	r3, #0
 8009366:	220a      	movs	r2, #10
 8009368:	0038      	movs	r0, r7
 800936a:	9905      	ldr	r1, [sp, #20]
 800936c:	f000 fc4e 	bl	8009c0c <__multadd>
 8009370:	9005      	str	r0, [sp, #20]
 8009372:	e7eb      	b.n	800934c <_dtoa_r+0xb90>
 8009374:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009376:	2001      	movs	r0, #1
 8009378:	2b00      	cmp	r3, #0
 800937a:	dd00      	ble.n	800937e <_dtoa_r+0xbc2>
 800937c:	0018      	movs	r0, r3
 800937e:	2400      	movs	r4, #0
 8009380:	9b06      	ldr	r3, [sp, #24]
 8009382:	181b      	adds	r3, r3, r0
 8009384:	9308      	str	r3, [sp, #32]
 8009386:	9905      	ldr	r1, [sp, #20]
 8009388:	2201      	movs	r2, #1
 800938a:	0038      	movs	r0, r7
 800938c:	f000 fe38 	bl	800a000 <__lshift>
 8009390:	0031      	movs	r1, r6
 8009392:	9005      	str	r0, [sp, #20]
 8009394:	f000 fea2 	bl	800a0dc <__mcmp>
 8009398:	2800      	cmp	r0, #0
 800939a:	dc9b      	bgt.n	80092d4 <_dtoa_r+0xb18>
 800939c:	d102      	bne.n	80093a4 <_dtoa_r+0xbe8>
 800939e:	9b07      	ldr	r3, [sp, #28]
 80093a0:	07db      	lsls	r3, r3, #31
 80093a2:	d497      	bmi.n	80092d4 <_dtoa_r+0xb18>
 80093a4:	9b08      	ldr	r3, [sp, #32]
 80093a6:	9308      	str	r3, [sp, #32]
 80093a8:	3b01      	subs	r3, #1
 80093aa:	781a      	ldrb	r2, [r3, #0]
 80093ac:	2a30      	cmp	r2, #48	; 0x30
 80093ae:	d0fa      	beq.n	80093a6 <_dtoa_r+0xbea>
 80093b0:	e6db      	b.n	800916a <_dtoa_r+0x9ae>
 80093b2:	9a06      	ldr	r2, [sp, #24]
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d18e      	bne.n	80092d6 <_dtoa_r+0xb1a>
 80093b8:	9b02      	ldr	r3, [sp, #8]
 80093ba:	3301      	adds	r3, #1
 80093bc:	9302      	str	r3, [sp, #8]
 80093be:	2331      	movs	r3, #49	; 0x31
 80093c0:	e799      	b.n	80092f6 <_dtoa_r+0xb3a>
 80093c2:	4b09      	ldr	r3, [pc, #36]	; (80093e8 <_dtoa_r+0xc2c>)
 80093c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80093c6:	9306      	str	r3, [sp, #24]
 80093c8:	4b08      	ldr	r3, [pc, #32]	; (80093ec <_dtoa_r+0xc30>)
 80093ca:	2a00      	cmp	r2, #0
 80093cc:	d001      	beq.n	80093d2 <_dtoa_r+0xc16>
 80093ce:	f7ff fa3f 	bl	8008850 <_dtoa_r+0x94>
 80093d2:	f7ff fa3f 	bl	8008854 <_dtoa_r+0x98>
 80093d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093d8:	2b00      	cmp	r3, #0
 80093da:	dcb6      	bgt.n	800934a <_dtoa_r+0xb8e>
 80093dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80093de:	2b02      	cmp	r3, #2
 80093e0:	dd00      	ble.n	80093e4 <_dtoa_r+0xc28>
 80093e2:	e6ac      	b.n	800913e <_dtoa_r+0x982>
 80093e4:	e7b1      	b.n	800934a <_dtoa_r+0xb8e>
 80093e6:	46c0      	nop			; (mov r8, r8)
 80093e8:	0800b740 	.word	0x0800b740
 80093ec:	0800b748 	.word	0x0800b748

080093f0 <rshift>:
 80093f0:	0002      	movs	r2, r0
 80093f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093f4:	6904      	ldr	r4, [r0, #16]
 80093f6:	3214      	adds	r2, #20
 80093f8:	0013      	movs	r3, r2
 80093fa:	b085      	sub	sp, #20
 80093fc:	114f      	asrs	r7, r1, #5
 80093fe:	42bc      	cmp	r4, r7
 8009400:	dd31      	ble.n	8009466 <rshift+0x76>
 8009402:	00bb      	lsls	r3, r7, #2
 8009404:	18d3      	adds	r3, r2, r3
 8009406:	261f      	movs	r6, #31
 8009408:	9301      	str	r3, [sp, #4]
 800940a:	000b      	movs	r3, r1
 800940c:	00a5      	lsls	r5, r4, #2
 800940e:	4033      	ands	r3, r6
 8009410:	1955      	adds	r5, r2, r5
 8009412:	9302      	str	r3, [sp, #8]
 8009414:	4231      	tst	r1, r6
 8009416:	d10c      	bne.n	8009432 <rshift+0x42>
 8009418:	0016      	movs	r6, r2
 800941a:	9901      	ldr	r1, [sp, #4]
 800941c:	428d      	cmp	r5, r1
 800941e:	d838      	bhi.n	8009492 <rshift+0xa2>
 8009420:	9901      	ldr	r1, [sp, #4]
 8009422:	2300      	movs	r3, #0
 8009424:	3903      	subs	r1, #3
 8009426:	428d      	cmp	r5, r1
 8009428:	d301      	bcc.n	800942e <rshift+0x3e>
 800942a:	1be3      	subs	r3, r4, r7
 800942c:	009b      	lsls	r3, r3, #2
 800942e:	18d3      	adds	r3, r2, r3
 8009430:	e019      	b.n	8009466 <rshift+0x76>
 8009432:	2120      	movs	r1, #32
 8009434:	9b02      	ldr	r3, [sp, #8]
 8009436:	9e01      	ldr	r6, [sp, #4]
 8009438:	1acb      	subs	r3, r1, r3
 800943a:	9303      	str	r3, [sp, #12]
 800943c:	ce02      	ldmia	r6!, {r1}
 800943e:	9b02      	ldr	r3, [sp, #8]
 8009440:	4694      	mov	ip, r2
 8009442:	40d9      	lsrs	r1, r3
 8009444:	9100      	str	r1, [sp, #0]
 8009446:	42b5      	cmp	r5, r6
 8009448:	d816      	bhi.n	8009478 <rshift+0x88>
 800944a:	9e01      	ldr	r6, [sp, #4]
 800944c:	2300      	movs	r3, #0
 800944e:	3601      	adds	r6, #1
 8009450:	42b5      	cmp	r5, r6
 8009452:	d302      	bcc.n	800945a <rshift+0x6a>
 8009454:	1be3      	subs	r3, r4, r7
 8009456:	009b      	lsls	r3, r3, #2
 8009458:	3b04      	subs	r3, #4
 800945a:	9900      	ldr	r1, [sp, #0]
 800945c:	18d3      	adds	r3, r2, r3
 800945e:	6019      	str	r1, [r3, #0]
 8009460:	2900      	cmp	r1, #0
 8009462:	d000      	beq.n	8009466 <rshift+0x76>
 8009464:	3304      	adds	r3, #4
 8009466:	1a99      	subs	r1, r3, r2
 8009468:	1089      	asrs	r1, r1, #2
 800946a:	6101      	str	r1, [r0, #16]
 800946c:	4293      	cmp	r3, r2
 800946e:	d101      	bne.n	8009474 <rshift+0x84>
 8009470:	2300      	movs	r3, #0
 8009472:	6143      	str	r3, [r0, #20]
 8009474:	b005      	add	sp, #20
 8009476:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009478:	6833      	ldr	r3, [r6, #0]
 800947a:	9903      	ldr	r1, [sp, #12]
 800947c:	408b      	lsls	r3, r1
 800947e:	9900      	ldr	r1, [sp, #0]
 8009480:	4319      	orrs	r1, r3
 8009482:	4663      	mov	r3, ip
 8009484:	c302      	stmia	r3!, {r1}
 8009486:	469c      	mov	ip, r3
 8009488:	ce02      	ldmia	r6!, {r1}
 800948a:	9b02      	ldr	r3, [sp, #8]
 800948c:	40d9      	lsrs	r1, r3
 800948e:	9100      	str	r1, [sp, #0]
 8009490:	e7d9      	b.n	8009446 <rshift+0x56>
 8009492:	c908      	ldmia	r1!, {r3}
 8009494:	c608      	stmia	r6!, {r3}
 8009496:	e7c1      	b.n	800941c <rshift+0x2c>

08009498 <__hexdig_fun>:
 8009498:	0002      	movs	r2, r0
 800949a:	3a30      	subs	r2, #48	; 0x30
 800949c:	0003      	movs	r3, r0
 800949e:	2a09      	cmp	r2, #9
 80094a0:	d802      	bhi.n	80094a8 <__hexdig_fun+0x10>
 80094a2:	3b20      	subs	r3, #32
 80094a4:	b2d8      	uxtb	r0, r3
 80094a6:	4770      	bx	lr
 80094a8:	0002      	movs	r2, r0
 80094aa:	3a61      	subs	r2, #97	; 0x61
 80094ac:	2a05      	cmp	r2, #5
 80094ae:	d801      	bhi.n	80094b4 <__hexdig_fun+0x1c>
 80094b0:	3b47      	subs	r3, #71	; 0x47
 80094b2:	e7f7      	b.n	80094a4 <__hexdig_fun+0xc>
 80094b4:	001a      	movs	r2, r3
 80094b6:	3a41      	subs	r2, #65	; 0x41
 80094b8:	2000      	movs	r0, #0
 80094ba:	2a05      	cmp	r2, #5
 80094bc:	d8f3      	bhi.n	80094a6 <__hexdig_fun+0xe>
 80094be:	3b27      	subs	r3, #39	; 0x27
 80094c0:	e7f0      	b.n	80094a4 <__hexdig_fun+0xc>
	...

080094c4 <__gethex>:
 80094c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094c6:	b08d      	sub	sp, #52	; 0x34
 80094c8:	930a      	str	r3, [sp, #40]	; 0x28
 80094ca:	4bbf      	ldr	r3, [pc, #764]	; (80097c8 <__gethex+0x304>)
 80094cc:	9005      	str	r0, [sp, #20]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	9109      	str	r1, [sp, #36]	; 0x24
 80094d2:	0018      	movs	r0, r3
 80094d4:	9202      	str	r2, [sp, #8]
 80094d6:	9307      	str	r3, [sp, #28]
 80094d8:	f7f6 fe14 	bl	8000104 <strlen>
 80094dc:	2202      	movs	r2, #2
 80094de:	9b07      	ldr	r3, [sp, #28]
 80094e0:	4252      	negs	r2, r2
 80094e2:	181b      	adds	r3, r3, r0
 80094e4:	3b01      	subs	r3, #1
 80094e6:	781b      	ldrb	r3, [r3, #0]
 80094e8:	9003      	str	r0, [sp, #12]
 80094ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80094ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094ee:	6819      	ldr	r1, [r3, #0]
 80094f0:	1c8b      	adds	r3, r1, #2
 80094f2:	1a52      	subs	r2, r2, r1
 80094f4:	18d1      	adds	r1, r2, r3
 80094f6:	9301      	str	r3, [sp, #4]
 80094f8:	9108      	str	r1, [sp, #32]
 80094fa:	9901      	ldr	r1, [sp, #4]
 80094fc:	3301      	adds	r3, #1
 80094fe:	7808      	ldrb	r0, [r1, #0]
 8009500:	2830      	cmp	r0, #48	; 0x30
 8009502:	d0f7      	beq.n	80094f4 <__gethex+0x30>
 8009504:	f7ff ffc8 	bl	8009498 <__hexdig_fun>
 8009508:	2300      	movs	r3, #0
 800950a:	001c      	movs	r4, r3
 800950c:	9304      	str	r3, [sp, #16]
 800950e:	4298      	cmp	r0, r3
 8009510:	d11f      	bne.n	8009552 <__gethex+0x8e>
 8009512:	9a03      	ldr	r2, [sp, #12]
 8009514:	9907      	ldr	r1, [sp, #28]
 8009516:	9801      	ldr	r0, [sp, #4]
 8009518:	f001 f96e 	bl	800a7f8 <strncmp>
 800951c:	0007      	movs	r7, r0
 800951e:	42a0      	cmp	r0, r4
 8009520:	d000      	beq.n	8009524 <__gethex+0x60>
 8009522:	e06b      	b.n	80095fc <__gethex+0x138>
 8009524:	9b01      	ldr	r3, [sp, #4]
 8009526:	9a03      	ldr	r2, [sp, #12]
 8009528:	5c98      	ldrb	r0, [r3, r2]
 800952a:	189d      	adds	r5, r3, r2
 800952c:	f7ff ffb4 	bl	8009498 <__hexdig_fun>
 8009530:	2301      	movs	r3, #1
 8009532:	9304      	str	r3, [sp, #16]
 8009534:	42a0      	cmp	r0, r4
 8009536:	d030      	beq.n	800959a <__gethex+0xd6>
 8009538:	9501      	str	r5, [sp, #4]
 800953a:	9b01      	ldr	r3, [sp, #4]
 800953c:	7818      	ldrb	r0, [r3, #0]
 800953e:	2830      	cmp	r0, #48	; 0x30
 8009540:	d009      	beq.n	8009556 <__gethex+0x92>
 8009542:	f7ff ffa9 	bl	8009498 <__hexdig_fun>
 8009546:	4242      	negs	r2, r0
 8009548:	4142      	adcs	r2, r0
 800954a:	2301      	movs	r3, #1
 800954c:	002c      	movs	r4, r5
 800954e:	9204      	str	r2, [sp, #16]
 8009550:	9308      	str	r3, [sp, #32]
 8009552:	9d01      	ldr	r5, [sp, #4]
 8009554:	e004      	b.n	8009560 <__gethex+0x9c>
 8009556:	9b01      	ldr	r3, [sp, #4]
 8009558:	3301      	adds	r3, #1
 800955a:	9301      	str	r3, [sp, #4]
 800955c:	e7ed      	b.n	800953a <__gethex+0x76>
 800955e:	3501      	adds	r5, #1
 8009560:	7828      	ldrb	r0, [r5, #0]
 8009562:	f7ff ff99 	bl	8009498 <__hexdig_fun>
 8009566:	1e07      	subs	r7, r0, #0
 8009568:	d1f9      	bne.n	800955e <__gethex+0x9a>
 800956a:	0028      	movs	r0, r5
 800956c:	9a03      	ldr	r2, [sp, #12]
 800956e:	9907      	ldr	r1, [sp, #28]
 8009570:	f001 f942 	bl	800a7f8 <strncmp>
 8009574:	2800      	cmp	r0, #0
 8009576:	d10e      	bne.n	8009596 <__gethex+0xd2>
 8009578:	2c00      	cmp	r4, #0
 800957a:	d107      	bne.n	800958c <__gethex+0xc8>
 800957c:	9b03      	ldr	r3, [sp, #12]
 800957e:	18ed      	adds	r5, r5, r3
 8009580:	002c      	movs	r4, r5
 8009582:	7828      	ldrb	r0, [r5, #0]
 8009584:	f7ff ff88 	bl	8009498 <__hexdig_fun>
 8009588:	2800      	cmp	r0, #0
 800958a:	d102      	bne.n	8009592 <__gethex+0xce>
 800958c:	1b64      	subs	r4, r4, r5
 800958e:	00a7      	lsls	r7, r4, #2
 8009590:	e003      	b.n	800959a <__gethex+0xd6>
 8009592:	3501      	adds	r5, #1
 8009594:	e7f5      	b.n	8009582 <__gethex+0xbe>
 8009596:	2c00      	cmp	r4, #0
 8009598:	d1f8      	bne.n	800958c <__gethex+0xc8>
 800959a:	2220      	movs	r2, #32
 800959c:	782b      	ldrb	r3, [r5, #0]
 800959e:	002e      	movs	r6, r5
 80095a0:	4393      	bics	r3, r2
 80095a2:	2b50      	cmp	r3, #80	; 0x50
 80095a4:	d11d      	bne.n	80095e2 <__gethex+0x11e>
 80095a6:	786b      	ldrb	r3, [r5, #1]
 80095a8:	2b2b      	cmp	r3, #43	; 0x2b
 80095aa:	d02c      	beq.n	8009606 <__gethex+0x142>
 80095ac:	2b2d      	cmp	r3, #45	; 0x2d
 80095ae:	d02e      	beq.n	800960e <__gethex+0x14a>
 80095b0:	2300      	movs	r3, #0
 80095b2:	1c6e      	adds	r6, r5, #1
 80095b4:	9306      	str	r3, [sp, #24]
 80095b6:	7830      	ldrb	r0, [r6, #0]
 80095b8:	f7ff ff6e 	bl	8009498 <__hexdig_fun>
 80095bc:	1e43      	subs	r3, r0, #1
 80095be:	b2db      	uxtb	r3, r3
 80095c0:	2b18      	cmp	r3, #24
 80095c2:	d82b      	bhi.n	800961c <__gethex+0x158>
 80095c4:	3810      	subs	r0, #16
 80095c6:	0004      	movs	r4, r0
 80095c8:	7870      	ldrb	r0, [r6, #1]
 80095ca:	f7ff ff65 	bl	8009498 <__hexdig_fun>
 80095ce:	1e43      	subs	r3, r0, #1
 80095d0:	b2db      	uxtb	r3, r3
 80095d2:	3601      	adds	r6, #1
 80095d4:	2b18      	cmp	r3, #24
 80095d6:	d91c      	bls.n	8009612 <__gethex+0x14e>
 80095d8:	9b06      	ldr	r3, [sp, #24]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d000      	beq.n	80095e0 <__gethex+0x11c>
 80095de:	4264      	negs	r4, r4
 80095e0:	193f      	adds	r7, r7, r4
 80095e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095e4:	601e      	str	r6, [r3, #0]
 80095e6:	9b04      	ldr	r3, [sp, #16]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d019      	beq.n	8009620 <__gethex+0x15c>
 80095ec:	2600      	movs	r6, #0
 80095ee:	9b08      	ldr	r3, [sp, #32]
 80095f0:	42b3      	cmp	r3, r6
 80095f2:	d100      	bne.n	80095f6 <__gethex+0x132>
 80095f4:	3606      	adds	r6, #6
 80095f6:	0030      	movs	r0, r6
 80095f8:	b00d      	add	sp, #52	; 0x34
 80095fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095fc:	2301      	movs	r3, #1
 80095fe:	2700      	movs	r7, #0
 8009600:	9d01      	ldr	r5, [sp, #4]
 8009602:	9304      	str	r3, [sp, #16]
 8009604:	e7c9      	b.n	800959a <__gethex+0xd6>
 8009606:	2300      	movs	r3, #0
 8009608:	9306      	str	r3, [sp, #24]
 800960a:	1cae      	adds	r6, r5, #2
 800960c:	e7d3      	b.n	80095b6 <__gethex+0xf2>
 800960e:	2301      	movs	r3, #1
 8009610:	e7fa      	b.n	8009608 <__gethex+0x144>
 8009612:	230a      	movs	r3, #10
 8009614:	435c      	muls	r4, r3
 8009616:	1824      	adds	r4, r4, r0
 8009618:	3c10      	subs	r4, #16
 800961a:	e7d5      	b.n	80095c8 <__gethex+0x104>
 800961c:	002e      	movs	r6, r5
 800961e:	e7e0      	b.n	80095e2 <__gethex+0x11e>
 8009620:	9b01      	ldr	r3, [sp, #4]
 8009622:	9904      	ldr	r1, [sp, #16]
 8009624:	1aeb      	subs	r3, r5, r3
 8009626:	3b01      	subs	r3, #1
 8009628:	2b07      	cmp	r3, #7
 800962a:	dc0a      	bgt.n	8009642 <__gethex+0x17e>
 800962c:	9805      	ldr	r0, [sp, #20]
 800962e:	f000 fa85 	bl	8009b3c <_Balloc>
 8009632:	1e04      	subs	r4, r0, #0
 8009634:	d108      	bne.n	8009648 <__gethex+0x184>
 8009636:	0002      	movs	r2, r0
 8009638:	21de      	movs	r1, #222	; 0xde
 800963a:	4b64      	ldr	r3, [pc, #400]	; (80097cc <__gethex+0x308>)
 800963c:	4864      	ldr	r0, [pc, #400]	; (80097d0 <__gethex+0x30c>)
 800963e:	f001 f8fb 	bl	800a838 <__assert_func>
 8009642:	3101      	adds	r1, #1
 8009644:	105b      	asrs	r3, r3, #1
 8009646:	e7ef      	b.n	8009628 <__gethex+0x164>
 8009648:	0003      	movs	r3, r0
 800964a:	3314      	adds	r3, #20
 800964c:	9304      	str	r3, [sp, #16]
 800964e:	9309      	str	r3, [sp, #36]	; 0x24
 8009650:	2300      	movs	r3, #0
 8009652:	001e      	movs	r6, r3
 8009654:	9306      	str	r3, [sp, #24]
 8009656:	9b01      	ldr	r3, [sp, #4]
 8009658:	42ab      	cmp	r3, r5
 800965a:	d340      	bcc.n	80096de <__gethex+0x21a>
 800965c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800965e:	9b04      	ldr	r3, [sp, #16]
 8009660:	c540      	stmia	r5!, {r6}
 8009662:	1aed      	subs	r5, r5, r3
 8009664:	10ad      	asrs	r5, r5, #2
 8009666:	0030      	movs	r0, r6
 8009668:	6125      	str	r5, [r4, #16]
 800966a:	f000 fb5f 	bl	8009d2c <__hi0bits>
 800966e:	9b02      	ldr	r3, [sp, #8]
 8009670:	016d      	lsls	r5, r5, #5
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	1a2e      	subs	r6, r5, r0
 8009676:	9301      	str	r3, [sp, #4]
 8009678:	429e      	cmp	r6, r3
 800967a:	dd5a      	ble.n	8009732 <__gethex+0x26e>
 800967c:	1af6      	subs	r6, r6, r3
 800967e:	0031      	movs	r1, r6
 8009680:	0020      	movs	r0, r4
 8009682:	f000 ff01 	bl	800a488 <__any_on>
 8009686:	1e05      	subs	r5, r0, #0
 8009688:	d016      	beq.n	80096b8 <__gethex+0x1f4>
 800968a:	2501      	movs	r5, #1
 800968c:	211f      	movs	r1, #31
 800968e:	0028      	movs	r0, r5
 8009690:	1e73      	subs	r3, r6, #1
 8009692:	4019      	ands	r1, r3
 8009694:	4088      	lsls	r0, r1
 8009696:	0001      	movs	r1, r0
 8009698:	115a      	asrs	r2, r3, #5
 800969a:	9804      	ldr	r0, [sp, #16]
 800969c:	0092      	lsls	r2, r2, #2
 800969e:	5812      	ldr	r2, [r2, r0]
 80096a0:	420a      	tst	r2, r1
 80096a2:	d009      	beq.n	80096b8 <__gethex+0x1f4>
 80096a4:	42ab      	cmp	r3, r5
 80096a6:	dd06      	ble.n	80096b6 <__gethex+0x1f2>
 80096a8:	0020      	movs	r0, r4
 80096aa:	1eb1      	subs	r1, r6, #2
 80096ac:	f000 feec 	bl	800a488 <__any_on>
 80096b0:	3502      	adds	r5, #2
 80096b2:	2800      	cmp	r0, #0
 80096b4:	d100      	bne.n	80096b8 <__gethex+0x1f4>
 80096b6:	2502      	movs	r5, #2
 80096b8:	0031      	movs	r1, r6
 80096ba:	0020      	movs	r0, r4
 80096bc:	f7ff fe98 	bl	80093f0 <rshift>
 80096c0:	19bf      	adds	r7, r7, r6
 80096c2:	9b02      	ldr	r3, [sp, #8]
 80096c4:	689b      	ldr	r3, [r3, #8]
 80096c6:	9303      	str	r3, [sp, #12]
 80096c8:	42bb      	cmp	r3, r7
 80096ca:	da42      	bge.n	8009752 <__gethex+0x28e>
 80096cc:	0021      	movs	r1, r4
 80096ce:	9805      	ldr	r0, [sp, #20]
 80096d0:	f000 fa78 	bl	8009bc4 <_Bfree>
 80096d4:	2300      	movs	r3, #0
 80096d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80096d8:	26a3      	movs	r6, #163	; 0xa3
 80096da:	6013      	str	r3, [r2, #0]
 80096dc:	e78b      	b.n	80095f6 <__gethex+0x132>
 80096de:	1e6b      	subs	r3, r5, #1
 80096e0:	9308      	str	r3, [sp, #32]
 80096e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d014      	beq.n	8009714 <__gethex+0x250>
 80096ea:	9b06      	ldr	r3, [sp, #24]
 80096ec:	2b20      	cmp	r3, #32
 80096ee:	d104      	bne.n	80096fa <__gethex+0x236>
 80096f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096f2:	c340      	stmia	r3!, {r6}
 80096f4:	2600      	movs	r6, #0
 80096f6:	9309      	str	r3, [sp, #36]	; 0x24
 80096f8:	9606      	str	r6, [sp, #24]
 80096fa:	9b08      	ldr	r3, [sp, #32]
 80096fc:	7818      	ldrb	r0, [r3, #0]
 80096fe:	f7ff fecb 	bl	8009498 <__hexdig_fun>
 8009702:	230f      	movs	r3, #15
 8009704:	4018      	ands	r0, r3
 8009706:	9b06      	ldr	r3, [sp, #24]
 8009708:	9d08      	ldr	r5, [sp, #32]
 800970a:	4098      	lsls	r0, r3
 800970c:	3304      	adds	r3, #4
 800970e:	4306      	orrs	r6, r0
 8009710:	9306      	str	r3, [sp, #24]
 8009712:	e7a0      	b.n	8009656 <__gethex+0x192>
 8009714:	2301      	movs	r3, #1
 8009716:	9a03      	ldr	r2, [sp, #12]
 8009718:	1a9d      	subs	r5, r3, r2
 800971a:	9b08      	ldr	r3, [sp, #32]
 800971c:	195d      	adds	r5, r3, r5
 800971e:	9b01      	ldr	r3, [sp, #4]
 8009720:	429d      	cmp	r5, r3
 8009722:	d3e2      	bcc.n	80096ea <__gethex+0x226>
 8009724:	0028      	movs	r0, r5
 8009726:	9907      	ldr	r1, [sp, #28]
 8009728:	f001 f866 	bl	800a7f8 <strncmp>
 800972c:	2800      	cmp	r0, #0
 800972e:	d1dc      	bne.n	80096ea <__gethex+0x226>
 8009730:	e791      	b.n	8009656 <__gethex+0x192>
 8009732:	9b01      	ldr	r3, [sp, #4]
 8009734:	2500      	movs	r5, #0
 8009736:	429e      	cmp	r6, r3
 8009738:	dac3      	bge.n	80096c2 <__gethex+0x1fe>
 800973a:	1b9e      	subs	r6, r3, r6
 800973c:	0021      	movs	r1, r4
 800973e:	0032      	movs	r2, r6
 8009740:	9805      	ldr	r0, [sp, #20]
 8009742:	f000 fc5d 	bl	800a000 <__lshift>
 8009746:	0003      	movs	r3, r0
 8009748:	3314      	adds	r3, #20
 800974a:	0004      	movs	r4, r0
 800974c:	1bbf      	subs	r7, r7, r6
 800974e:	9304      	str	r3, [sp, #16]
 8009750:	e7b7      	b.n	80096c2 <__gethex+0x1fe>
 8009752:	9b02      	ldr	r3, [sp, #8]
 8009754:	685e      	ldr	r6, [r3, #4]
 8009756:	42be      	cmp	r6, r7
 8009758:	dd71      	ble.n	800983e <__gethex+0x37a>
 800975a:	9b01      	ldr	r3, [sp, #4]
 800975c:	1bf6      	subs	r6, r6, r7
 800975e:	42b3      	cmp	r3, r6
 8009760:	dc38      	bgt.n	80097d4 <__gethex+0x310>
 8009762:	9b02      	ldr	r3, [sp, #8]
 8009764:	68db      	ldr	r3, [r3, #12]
 8009766:	2b02      	cmp	r3, #2
 8009768:	d026      	beq.n	80097b8 <__gethex+0x2f4>
 800976a:	2b03      	cmp	r3, #3
 800976c:	d028      	beq.n	80097c0 <__gethex+0x2fc>
 800976e:	2b01      	cmp	r3, #1
 8009770:	d119      	bne.n	80097a6 <__gethex+0x2e2>
 8009772:	9b01      	ldr	r3, [sp, #4]
 8009774:	42b3      	cmp	r3, r6
 8009776:	d116      	bne.n	80097a6 <__gethex+0x2e2>
 8009778:	2b01      	cmp	r3, #1
 800977a:	d10d      	bne.n	8009798 <__gethex+0x2d4>
 800977c:	9b02      	ldr	r3, [sp, #8]
 800977e:	2662      	movs	r6, #98	; 0x62
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	9301      	str	r3, [sp, #4]
 8009784:	9a01      	ldr	r2, [sp, #4]
 8009786:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009788:	601a      	str	r2, [r3, #0]
 800978a:	2301      	movs	r3, #1
 800978c:	9a04      	ldr	r2, [sp, #16]
 800978e:	6123      	str	r3, [r4, #16]
 8009790:	6013      	str	r3, [r2, #0]
 8009792:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009794:	601c      	str	r4, [r3, #0]
 8009796:	e72e      	b.n	80095f6 <__gethex+0x132>
 8009798:	9901      	ldr	r1, [sp, #4]
 800979a:	0020      	movs	r0, r4
 800979c:	3901      	subs	r1, #1
 800979e:	f000 fe73 	bl	800a488 <__any_on>
 80097a2:	2800      	cmp	r0, #0
 80097a4:	d1ea      	bne.n	800977c <__gethex+0x2b8>
 80097a6:	0021      	movs	r1, r4
 80097a8:	9805      	ldr	r0, [sp, #20]
 80097aa:	f000 fa0b 	bl	8009bc4 <_Bfree>
 80097ae:	2300      	movs	r3, #0
 80097b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80097b2:	2650      	movs	r6, #80	; 0x50
 80097b4:	6013      	str	r3, [r2, #0]
 80097b6:	e71e      	b.n	80095f6 <__gethex+0x132>
 80097b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d1f3      	bne.n	80097a6 <__gethex+0x2e2>
 80097be:	e7dd      	b.n	800977c <__gethex+0x2b8>
 80097c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d1da      	bne.n	800977c <__gethex+0x2b8>
 80097c6:	e7ee      	b.n	80097a6 <__gethex+0x2e2>
 80097c8:	0800b838 	.word	0x0800b838
 80097cc:	0800b7bf 	.word	0x0800b7bf
 80097d0:	0800b7d0 	.word	0x0800b7d0
 80097d4:	1e77      	subs	r7, r6, #1
 80097d6:	2d00      	cmp	r5, #0
 80097d8:	d12f      	bne.n	800983a <__gethex+0x376>
 80097da:	2f00      	cmp	r7, #0
 80097dc:	d004      	beq.n	80097e8 <__gethex+0x324>
 80097de:	0039      	movs	r1, r7
 80097e0:	0020      	movs	r0, r4
 80097e2:	f000 fe51 	bl	800a488 <__any_on>
 80097e6:	0005      	movs	r5, r0
 80097e8:	231f      	movs	r3, #31
 80097ea:	117a      	asrs	r2, r7, #5
 80097ec:	401f      	ands	r7, r3
 80097ee:	3b1e      	subs	r3, #30
 80097f0:	40bb      	lsls	r3, r7
 80097f2:	9904      	ldr	r1, [sp, #16]
 80097f4:	0092      	lsls	r2, r2, #2
 80097f6:	5852      	ldr	r2, [r2, r1]
 80097f8:	421a      	tst	r2, r3
 80097fa:	d001      	beq.n	8009800 <__gethex+0x33c>
 80097fc:	2302      	movs	r3, #2
 80097fe:	431d      	orrs	r5, r3
 8009800:	9b01      	ldr	r3, [sp, #4]
 8009802:	0031      	movs	r1, r6
 8009804:	1b9b      	subs	r3, r3, r6
 8009806:	2602      	movs	r6, #2
 8009808:	0020      	movs	r0, r4
 800980a:	9301      	str	r3, [sp, #4]
 800980c:	f7ff fdf0 	bl	80093f0 <rshift>
 8009810:	9b02      	ldr	r3, [sp, #8]
 8009812:	685f      	ldr	r7, [r3, #4]
 8009814:	2d00      	cmp	r5, #0
 8009816:	d041      	beq.n	800989c <__gethex+0x3d8>
 8009818:	9b02      	ldr	r3, [sp, #8]
 800981a:	68db      	ldr	r3, [r3, #12]
 800981c:	2b02      	cmp	r3, #2
 800981e:	d010      	beq.n	8009842 <__gethex+0x37e>
 8009820:	2b03      	cmp	r3, #3
 8009822:	d012      	beq.n	800984a <__gethex+0x386>
 8009824:	2b01      	cmp	r3, #1
 8009826:	d106      	bne.n	8009836 <__gethex+0x372>
 8009828:	07aa      	lsls	r2, r5, #30
 800982a:	d504      	bpl.n	8009836 <__gethex+0x372>
 800982c:	9a04      	ldr	r2, [sp, #16]
 800982e:	6810      	ldr	r0, [r2, #0]
 8009830:	4305      	orrs	r5, r0
 8009832:	421d      	tst	r5, r3
 8009834:	d10c      	bne.n	8009850 <__gethex+0x38c>
 8009836:	2310      	movs	r3, #16
 8009838:	e02f      	b.n	800989a <__gethex+0x3d6>
 800983a:	2501      	movs	r5, #1
 800983c:	e7d4      	b.n	80097e8 <__gethex+0x324>
 800983e:	2601      	movs	r6, #1
 8009840:	e7e8      	b.n	8009814 <__gethex+0x350>
 8009842:	2301      	movs	r3, #1
 8009844:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009846:	1a9b      	subs	r3, r3, r2
 8009848:	9313      	str	r3, [sp, #76]	; 0x4c
 800984a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800984c:	2b00      	cmp	r3, #0
 800984e:	d0f2      	beq.n	8009836 <__gethex+0x372>
 8009850:	6923      	ldr	r3, [r4, #16]
 8009852:	2000      	movs	r0, #0
 8009854:	9303      	str	r3, [sp, #12]
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	9304      	str	r3, [sp, #16]
 800985a:	0023      	movs	r3, r4
 800985c:	9a04      	ldr	r2, [sp, #16]
 800985e:	3314      	adds	r3, #20
 8009860:	1899      	adds	r1, r3, r2
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	1c55      	adds	r5, r2, #1
 8009866:	d01e      	beq.n	80098a6 <__gethex+0x3e2>
 8009868:	3201      	adds	r2, #1
 800986a:	601a      	str	r2, [r3, #0]
 800986c:	0023      	movs	r3, r4
 800986e:	3314      	adds	r3, #20
 8009870:	2e02      	cmp	r6, #2
 8009872:	d140      	bne.n	80098f6 <__gethex+0x432>
 8009874:	9a02      	ldr	r2, [sp, #8]
 8009876:	9901      	ldr	r1, [sp, #4]
 8009878:	6812      	ldr	r2, [r2, #0]
 800987a:	3a01      	subs	r2, #1
 800987c:	428a      	cmp	r2, r1
 800987e:	d10b      	bne.n	8009898 <__gethex+0x3d4>
 8009880:	114a      	asrs	r2, r1, #5
 8009882:	211f      	movs	r1, #31
 8009884:	9801      	ldr	r0, [sp, #4]
 8009886:	0092      	lsls	r2, r2, #2
 8009888:	4001      	ands	r1, r0
 800988a:	2001      	movs	r0, #1
 800988c:	0005      	movs	r5, r0
 800988e:	408d      	lsls	r5, r1
 8009890:	58d3      	ldr	r3, [r2, r3]
 8009892:	422b      	tst	r3, r5
 8009894:	d000      	beq.n	8009898 <__gethex+0x3d4>
 8009896:	2601      	movs	r6, #1
 8009898:	2320      	movs	r3, #32
 800989a:	431e      	orrs	r6, r3
 800989c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800989e:	601c      	str	r4, [r3, #0]
 80098a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098a2:	601f      	str	r7, [r3, #0]
 80098a4:	e6a7      	b.n	80095f6 <__gethex+0x132>
 80098a6:	c301      	stmia	r3!, {r0}
 80098a8:	4299      	cmp	r1, r3
 80098aa:	d8da      	bhi.n	8009862 <__gethex+0x39e>
 80098ac:	9b03      	ldr	r3, [sp, #12]
 80098ae:	68a2      	ldr	r2, [r4, #8]
 80098b0:	4293      	cmp	r3, r2
 80098b2:	db17      	blt.n	80098e4 <__gethex+0x420>
 80098b4:	6863      	ldr	r3, [r4, #4]
 80098b6:	9805      	ldr	r0, [sp, #20]
 80098b8:	1c59      	adds	r1, r3, #1
 80098ba:	f000 f93f 	bl	8009b3c <_Balloc>
 80098be:	1e05      	subs	r5, r0, #0
 80098c0:	d103      	bne.n	80098ca <__gethex+0x406>
 80098c2:	0002      	movs	r2, r0
 80098c4:	2184      	movs	r1, #132	; 0x84
 80098c6:	4b1c      	ldr	r3, [pc, #112]	; (8009938 <__gethex+0x474>)
 80098c8:	e6b8      	b.n	800963c <__gethex+0x178>
 80098ca:	0021      	movs	r1, r4
 80098cc:	6923      	ldr	r3, [r4, #16]
 80098ce:	310c      	adds	r1, #12
 80098d0:	1c9a      	adds	r2, r3, #2
 80098d2:	0092      	lsls	r2, r2, #2
 80098d4:	300c      	adds	r0, #12
 80098d6:	f7fd f873 	bl	80069c0 <memcpy>
 80098da:	0021      	movs	r1, r4
 80098dc:	9805      	ldr	r0, [sp, #20]
 80098de:	f000 f971 	bl	8009bc4 <_Bfree>
 80098e2:	002c      	movs	r4, r5
 80098e4:	6923      	ldr	r3, [r4, #16]
 80098e6:	1c5a      	adds	r2, r3, #1
 80098e8:	6122      	str	r2, [r4, #16]
 80098ea:	2201      	movs	r2, #1
 80098ec:	3304      	adds	r3, #4
 80098ee:	009b      	lsls	r3, r3, #2
 80098f0:	18e3      	adds	r3, r4, r3
 80098f2:	605a      	str	r2, [r3, #4]
 80098f4:	e7ba      	b.n	800986c <__gethex+0x3a8>
 80098f6:	6922      	ldr	r2, [r4, #16]
 80098f8:	9903      	ldr	r1, [sp, #12]
 80098fa:	428a      	cmp	r2, r1
 80098fc:	dd09      	ble.n	8009912 <__gethex+0x44e>
 80098fe:	2101      	movs	r1, #1
 8009900:	0020      	movs	r0, r4
 8009902:	f7ff fd75 	bl	80093f0 <rshift>
 8009906:	9b02      	ldr	r3, [sp, #8]
 8009908:	3701      	adds	r7, #1
 800990a:	689b      	ldr	r3, [r3, #8]
 800990c:	42bb      	cmp	r3, r7
 800990e:	dac2      	bge.n	8009896 <__gethex+0x3d2>
 8009910:	e6dc      	b.n	80096cc <__gethex+0x208>
 8009912:	221f      	movs	r2, #31
 8009914:	9d01      	ldr	r5, [sp, #4]
 8009916:	9901      	ldr	r1, [sp, #4]
 8009918:	2601      	movs	r6, #1
 800991a:	4015      	ands	r5, r2
 800991c:	4211      	tst	r1, r2
 800991e:	d0bb      	beq.n	8009898 <__gethex+0x3d4>
 8009920:	9a04      	ldr	r2, [sp, #16]
 8009922:	189b      	adds	r3, r3, r2
 8009924:	3b04      	subs	r3, #4
 8009926:	6818      	ldr	r0, [r3, #0]
 8009928:	f000 fa00 	bl	8009d2c <__hi0bits>
 800992c:	2320      	movs	r3, #32
 800992e:	1b5d      	subs	r5, r3, r5
 8009930:	42a8      	cmp	r0, r5
 8009932:	dbe4      	blt.n	80098fe <__gethex+0x43a>
 8009934:	e7b0      	b.n	8009898 <__gethex+0x3d4>
 8009936:	46c0      	nop			; (mov r8, r8)
 8009938:	0800b7bf 	.word	0x0800b7bf

0800993c <L_shift>:
 800993c:	2308      	movs	r3, #8
 800993e:	b570      	push	{r4, r5, r6, lr}
 8009940:	2520      	movs	r5, #32
 8009942:	1a9a      	subs	r2, r3, r2
 8009944:	0092      	lsls	r2, r2, #2
 8009946:	1aad      	subs	r5, r5, r2
 8009948:	6843      	ldr	r3, [r0, #4]
 800994a:	6806      	ldr	r6, [r0, #0]
 800994c:	001c      	movs	r4, r3
 800994e:	40ac      	lsls	r4, r5
 8009950:	40d3      	lsrs	r3, r2
 8009952:	4334      	orrs	r4, r6
 8009954:	6004      	str	r4, [r0, #0]
 8009956:	6043      	str	r3, [r0, #4]
 8009958:	3004      	adds	r0, #4
 800995a:	4288      	cmp	r0, r1
 800995c:	d3f4      	bcc.n	8009948 <L_shift+0xc>
 800995e:	bd70      	pop	{r4, r5, r6, pc}

08009960 <__match>:
 8009960:	b530      	push	{r4, r5, lr}
 8009962:	6803      	ldr	r3, [r0, #0]
 8009964:	780c      	ldrb	r4, [r1, #0]
 8009966:	3301      	adds	r3, #1
 8009968:	2c00      	cmp	r4, #0
 800996a:	d102      	bne.n	8009972 <__match+0x12>
 800996c:	6003      	str	r3, [r0, #0]
 800996e:	2001      	movs	r0, #1
 8009970:	bd30      	pop	{r4, r5, pc}
 8009972:	781a      	ldrb	r2, [r3, #0]
 8009974:	0015      	movs	r5, r2
 8009976:	3d41      	subs	r5, #65	; 0x41
 8009978:	2d19      	cmp	r5, #25
 800997a:	d800      	bhi.n	800997e <__match+0x1e>
 800997c:	3220      	adds	r2, #32
 800997e:	3101      	adds	r1, #1
 8009980:	42a2      	cmp	r2, r4
 8009982:	d0ef      	beq.n	8009964 <__match+0x4>
 8009984:	2000      	movs	r0, #0
 8009986:	e7f3      	b.n	8009970 <__match+0x10>

08009988 <__hexnan>:
 8009988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800998a:	680b      	ldr	r3, [r1, #0]
 800998c:	b08b      	sub	sp, #44	; 0x2c
 800998e:	9201      	str	r2, [sp, #4]
 8009990:	9901      	ldr	r1, [sp, #4]
 8009992:	115a      	asrs	r2, r3, #5
 8009994:	0092      	lsls	r2, r2, #2
 8009996:	188a      	adds	r2, r1, r2
 8009998:	9202      	str	r2, [sp, #8]
 800999a:	0019      	movs	r1, r3
 800999c:	221f      	movs	r2, #31
 800999e:	4011      	ands	r1, r2
 80099a0:	9008      	str	r0, [sp, #32]
 80099a2:	9106      	str	r1, [sp, #24]
 80099a4:	4213      	tst	r3, r2
 80099a6:	d002      	beq.n	80099ae <__hexnan+0x26>
 80099a8:	9b02      	ldr	r3, [sp, #8]
 80099aa:	3304      	adds	r3, #4
 80099ac:	9302      	str	r3, [sp, #8]
 80099ae:	9b02      	ldr	r3, [sp, #8]
 80099b0:	2500      	movs	r5, #0
 80099b2:	1f1e      	subs	r6, r3, #4
 80099b4:	0037      	movs	r7, r6
 80099b6:	0034      	movs	r4, r6
 80099b8:	9b08      	ldr	r3, [sp, #32]
 80099ba:	6035      	str	r5, [r6, #0]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	9507      	str	r5, [sp, #28]
 80099c0:	9305      	str	r3, [sp, #20]
 80099c2:	9503      	str	r5, [sp, #12]
 80099c4:	9b05      	ldr	r3, [sp, #20]
 80099c6:	3301      	adds	r3, #1
 80099c8:	9309      	str	r3, [sp, #36]	; 0x24
 80099ca:	9b05      	ldr	r3, [sp, #20]
 80099cc:	785b      	ldrb	r3, [r3, #1]
 80099ce:	9304      	str	r3, [sp, #16]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d028      	beq.n	8009a26 <__hexnan+0x9e>
 80099d4:	9804      	ldr	r0, [sp, #16]
 80099d6:	f7ff fd5f 	bl	8009498 <__hexdig_fun>
 80099da:	2800      	cmp	r0, #0
 80099dc:	d154      	bne.n	8009a88 <__hexnan+0x100>
 80099de:	9b04      	ldr	r3, [sp, #16]
 80099e0:	2b20      	cmp	r3, #32
 80099e2:	d819      	bhi.n	8009a18 <__hexnan+0x90>
 80099e4:	9b03      	ldr	r3, [sp, #12]
 80099e6:	9a07      	ldr	r2, [sp, #28]
 80099e8:	4293      	cmp	r3, r2
 80099ea:	dd12      	ble.n	8009a12 <__hexnan+0x8a>
 80099ec:	42bc      	cmp	r4, r7
 80099ee:	d206      	bcs.n	80099fe <__hexnan+0x76>
 80099f0:	2d07      	cmp	r5, #7
 80099f2:	dc04      	bgt.n	80099fe <__hexnan+0x76>
 80099f4:	002a      	movs	r2, r5
 80099f6:	0039      	movs	r1, r7
 80099f8:	0020      	movs	r0, r4
 80099fa:	f7ff ff9f 	bl	800993c <L_shift>
 80099fe:	9b01      	ldr	r3, [sp, #4]
 8009a00:	2508      	movs	r5, #8
 8009a02:	429c      	cmp	r4, r3
 8009a04:	d905      	bls.n	8009a12 <__hexnan+0x8a>
 8009a06:	1f27      	subs	r7, r4, #4
 8009a08:	2500      	movs	r5, #0
 8009a0a:	003c      	movs	r4, r7
 8009a0c:	9b03      	ldr	r3, [sp, #12]
 8009a0e:	603d      	str	r5, [r7, #0]
 8009a10:	9307      	str	r3, [sp, #28]
 8009a12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a14:	9305      	str	r3, [sp, #20]
 8009a16:	e7d5      	b.n	80099c4 <__hexnan+0x3c>
 8009a18:	9b04      	ldr	r3, [sp, #16]
 8009a1a:	2b29      	cmp	r3, #41	; 0x29
 8009a1c:	d159      	bne.n	8009ad2 <__hexnan+0x14a>
 8009a1e:	9b05      	ldr	r3, [sp, #20]
 8009a20:	9a08      	ldr	r2, [sp, #32]
 8009a22:	3302      	adds	r3, #2
 8009a24:	6013      	str	r3, [r2, #0]
 8009a26:	9b03      	ldr	r3, [sp, #12]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d052      	beq.n	8009ad2 <__hexnan+0x14a>
 8009a2c:	42bc      	cmp	r4, r7
 8009a2e:	d206      	bcs.n	8009a3e <__hexnan+0xb6>
 8009a30:	2d07      	cmp	r5, #7
 8009a32:	dc04      	bgt.n	8009a3e <__hexnan+0xb6>
 8009a34:	002a      	movs	r2, r5
 8009a36:	0039      	movs	r1, r7
 8009a38:	0020      	movs	r0, r4
 8009a3a:	f7ff ff7f 	bl	800993c <L_shift>
 8009a3e:	9b01      	ldr	r3, [sp, #4]
 8009a40:	429c      	cmp	r4, r3
 8009a42:	d935      	bls.n	8009ab0 <__hexnan+0x128>
 8009a44:	001a      	movs	r2, r3
 8009a46:	0023      	movs	r3, r4
 8009a48:	cb02      	ldmia	r3!, {r1}
 8009a4a:	c202      	stmia	r2!, {r1}
 8009a4c:	429e      	cmp	r6, r3
 8009a4e:	d2fb      	bcs.n	8009a48 <__hexnan+0xc0>
 8009a50:	9b02      	ldr	r3, [sp, #8]
 8009a52:	1c61      	adds	r1, r4, #1
 8009a54:	1eda      	subs	r2, r3, #3
 8009a56:	2304      	movs	r3, #4
 8009a58:	4291      	cmp	r1, r2
 8009a5a:	d805      	bhi.n	8009a68 <__hexnan+0xe0>
 8009a5c:	9b02      	ldr	r3, [sp, #8]
 8009a5e:	3b04      	subs	r3, #4
 8009a60:	1b1b      	subs	r3, r3, r4
 8009a62:	089b      	lsrs	r3, r3, #2
 8009a64:	3301      	adds	r3, #1
 8009a66:	009b      	lsls	r3, r3, #2
 8009a68:	9a01      	ldr	r2, [sp, #4]
 8009a6a:	18d3      	adds	r3, r2, r3
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	c304      	stmia	r3!, {r2}
 8009a70:	429e      	cmp	r6, r3
 8009a72:	d2fc      	bcs.n	8009a6e <__hexnan+0xe6>
 8009a74:	6833      	ldr	r3, [r6, #0]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d104      	bne.n	8009a84 <__hexnan+0xfc>
 8009a7a:	9b01      	ldr	r3, [sp, #4]
 8009a7c:	429e      	cmp	r6, r3
 8009a7e:	d126      	bne.n	8009ace <__hexnan+0x146>
 8009a80:	2301      	movs	r3, #1
 8009a82:	6033      	str	r3, [r6, #0]
 8009a84:	2005      	movs	r0, #5
 8009a86:	e025      	b.n	8009ad4 <__hexnan+0x14c>
 8009a88:	9b03      	ldr	r3, [sp, #12]
 8009a8a:	3501      	adds	r5, #1
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	9303      	str	r3, [sp, #12]
 8009a90:	2d08      	cmp	r5, #8
 8009a92:	dd06      	ble.n	8009aa2 <__hexnan+0x11a>
 8009a94:	9b01      	ldr	r3, [sp, #4]
 8009a96:	429c      	cmp	r4, r3
 8009a98:	d9bb      	bls.n	8009a12 <__hexnan+0x8a>
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	2501      	movs	r5, #1
 8009a9e:	3c04      	subs	r4, #4
 8009aa0:	6023      	str	r3, [r4, #0]
 8009aa2:	220f      	movs	r2, #15
 8009aa4:	6823      	ldr	r3, [r4, #0]
 8009aa6:	4010      	ands	r0, r2
 8009aa8:	011b      	lsls	r3, r3, #4
 8009aaa:	4318      	orrs	r0, r3
 8009aac:	6020      	str	r0, [r4, #0]
 8009aae:	e7b0      	b.n	8009a12 <__hexnan+0x8a>
 8009ab0:	9b06      	ldr	r3, [sp, #24]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d0de      	beq.n	8009a74 <__hexnan+0xec>
 8009ab6:	2120      	movs	r1, #32
 8009ab8:	9a06      	ldr	r2, [sp, #24]
 8009aba:	9b02      	ldr	r3, [sp, #8]
 8009abc:	1a89      	subs	r1, r1, r2
 8009abe:	2201      	movs	r2, #1
 8009ac0:	4252      	negs	r2, r2
 8009ac2:	40ca      	lsrs	r2, r1
 8009ac4:	3b04      	subs	r3, #4
 8009ac6:	6819      	ldr	r1, [r3, #0]
 8009ac8:	400a      	ands	r2, r1
 8009aca:	601a      	str	r2, [r3, #0]
 8009acc:	e7d2      	b.n	8009a74 <__hexnan+0xec>
 8009ace:	3e04      	subs	r6, #4
 8009ad0:	e7d0      	b.n	8009a74 <__hexnan+0xec>
 8009ad2:	2004      	movs	r0, #4
 8009ad4:	b00b      	add	sp, #44	; 0x2c
 8009ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009ad8 <_localeconv_r>:
 8009ad8:	4800      	ldr	r0, [pc, #0]	; (8009adc <_localeconv_r+0x4>)
 8009ada:	4770      	bx	lr
 8009adc:	20000164 	.word	0x20000164

08009ae0 <__ascii_mbtowc>:
 8009ae0:	b082      	sub	sp, #8
 8009ae2:	2900      	cmp	r1, #0
 8009ae4:	d100      	bne.n	8009ae8 <__ascii_mbtowc+0x8>
 8009ae6:	a901      	add	r1, sp, #4
 8009ae8:	1e10      	subs	r0, r2, #0
 8009aea:	d006      	beq.n	8009afa <__ascii_mbtowc+0x1a>
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d006      	beq.n	8009afe <__ascii_mbtowc+0x1e>
 8009af0:	7813      	ldrb	r3, [r2, #0]
 8009af2:	600b      	str	r3, [r1, #0]
 8009af4:	7810      	ldrb	r0, [r2, #0]
 8009af6:	1e43      	subs	r3, r0, #1
 8009af8:	4198      	sbcs	r0, r3
 8009afa:	b002      	add	sp, #8
 8009afc:	4770      	bx	lr
 8009afe:	2002      	movs	r0, #2
 8009b00:	4240      	negs	r0, r0
 8009b02:	e7fa      	b.n	8009afa <__ascii_mbtowc+0x1a>

08009b04 <memchr>:
 8009b04:	b2c9      	uxtb	r1, r1
 8009b06:	1882      	adds	r2, r0, r2
 8009b08:	4290      	cmp	r0, r2
 8009b0a:	d101      	bne.n	8009b10 <memchr+0xc>
 8009b0c:	2000      	movs	r0, #0
 8009b0e:	4770      	bx	lr
 8009b10:	7803      	ldrb	r3, [r0, #0]
 8009b12:	428b      	cmp	r3, r1
 8009b14:	d0fb      	beq.n	8009b0e <memchr+0xa>
 8009b16:	3001      	adds	r0, #1
 8009b18:	e7f6      	b.n	8009b08 <memchr+0x4>
	...

08009b1c <__malloc_lock>:
 8009b1c:	b510      	push	{r4, lr}
 8009b1e:	4802      	ldr	r0, [pc, #8]	; (8009b28 <__malloc_lock+0xc>)
 8009b20:	f000 feb9 	bl	800a896 <__retarget_lock_acquire_recursive>
 8009b24:	bd10      	pop	{r4, pc}
 8009b26:	46c0      	nop			; (mov r8, r8)
 8009b28:	20000548 	.word	0x20000548

08009b2c <__malloc_unlock>:
 8009b2c:	b510      	push	{r4, lr}
 8009b2e:	4802      	ldr	r0, [pc, #8]	; (8009b38 <__malloc_unlock+0xc>)
 8009b30:	f000 feb2 	bl	800a898 <__retarget_lock_release_recursive>
 8009b34:	bd10      	pop	{r4, pc}
 8009b36:	46c0      	nop			; (mov r8, r8)
 8009b38:	20000548 	.word	0x20000548

08009b3c <_Balloc>:
 8009b3c:	b570      	push	{r4, r5, r6, lr}
 8009b3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009b40:	0006      	movs	r6, r0
 8009b42:	000c      	movs	r4, r1
 8009b44:	2d00      	cmp	r5, #0
 8009b46:	d10e      	bne.n	8009b66 <_Balloc+0x2a>
 8009b48:	2010      	movs	r0, #16
 8009b4a:	f7fc ff2f 	bl	80069ac <malloc>
 8009b4e:	1e02      	subs	r2, r0, #0
 8009b50:	6270      	str	r0, [r6, #36]	; 0x24
 8009b52:	d104      	bne.n	8009b5e <_Balloc+0x22>
 8009b54:	2166      	movs	r1, #102	; 0x66
 8009b56:	4b19      	ldr	r3, [pc, #100]	; (8009bbc <_Balloc+0x80>)
 8009b58:	4819      	ldr	r0, [pc, #100]	; (8009bc0 <_Balloc+0x84>)
 8009b5a:	f000 fe6d 	bl	800a838 <__assert_func>
 8009b5e:	6045      	str	r5, [r0, #4]
 8009b60:	6085      	str	r5, [r0, #8]
 8009b62:	6005      	str	r5, [r0, #0]
 8009b64:	60c5      	str	r5, [r0, #12]
 8009b66:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8009b68:	68eb      	ldr	r3, [r5, #12]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d013      	beq.n	8009b96 <_Balloc+0x5a>
 8009b6e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009b70:	00a2      	lsls	r2, r4, #2
 8009b72:	68db      	ldr	r3, [r3, #12]
 8009b74:	189b      	adds	r3, r3, r2
 8009b76:	6818      	ldr	r0, [r3, #0]
 8009b78:	2800      	cmp	r0, #0
 8009b7a:	d118      	bne.n	8009bae <_Balloc+0x72>
 8009b7c:	2101      	movs	r1, #1
 8009b7e:	000d      	movs	r5, r1
 8009b80:	40a5      	lsls	r5, r4
 8009b82:	1d6a      	adds	r2, r5, #5
 8009b84:	0030      	movs	r0, r6
 8009b86:	0092      	lsls	r2, r2, #2
 8009b88:	f000 fca1 	bl	800a4ce <_calloc_r>
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	d00c      	beq.n	8009baa <_Balloc+0x6e>
 8009b90:	6044      	str	r4, [r0, #4]
 8009b92:	6085      	str	r5, [r0, #8]
 8009b94:	e00d      	b.n	8009bb2 <_Balloc+0x76>
 8009b96:	2221      	movs	r2, #33	; 0x21
 8009b98:	2104      	movs	r1, #4
 8009b9a:	0030      	movs	r0, r6
 8009b9c:	f000 fc97 	bl	800a4ce <_calloc_r>
 8009ba0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009ba2:	60e8      	str	r0, [r5, #12]
 8009ba4:	68db      	ldr	r3, [r3, #12]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d1e1      	bne.n	8009b6e <_Balloc+0x32>
 8009baa:	2000      	movs	r0, #0
 8009bac:	bd70      	pop	{r4, r5, r6, pc}
 8009bae:	6802      	ldr	r2, [r0, #0]
 8009bb0:	601a      	str	r2, [r3, #0]
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	6103      	str	r3, [r0, #16]
 8009bb6:	60c3      	str	r3, [r0, #12]
 8009bb8:	e7f8      	b.n	8009bac <_Balloc+0x70>
 8009bba:	46c0      	nop			; (mov r8, r8)
 8009bbc:	0800b74d 	.word	0x0800b74d
 8009bc0:	0800b84c 	.word	0x0800b84c

08009bc4 <_Bfree>:
 8009bc4:	b570      	push	{r4, r5, r6, lr}
 8009bc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009bc8:	0005      	movs	r5, r0
 8009bca:	000c      	movs	r4, r1
 8009bcc:	2e00      	cmp	r6, #0
 8009bce:	d10e      	bne.n	8009bee <_Bfree+0x2a>
 8009bd0:	2010      	movs	r0, #16
 8009bd2:	f7fc feeb 	bl	80069ac <malloc>
 8009bd6:	1e02      	subs	r2, r0, #0
 8009bd8:	6268      	str	r0, [r5, #36]	; 0x24
 8009bda:	d104      	bne.n	8009be6 <_Bfree+0x22>
 8009bdc:	218a      	movs	r1, #138	; 0x8a
 8009bde:	4b09      	ldr	r3, [pc, #36]	; (8009c04 <_Bfree+0x40>)
 8009be0:	4809      	ldr	r0, [pc, #36]	; (8009c08 <_Bfree+0x44>)
 8009be2:	f000 fe29 	bl	800a838 <__assert_func>
 8009be6:	6046      	str	r6, [r0, #4]
 8009be8:	6086      	str	r6, [r0, #8]
 8009bea:	6006      	str	r6, [r0, #0]
 8009bec:	60c6      	str	r6, [r0, #12]
 8009bee:	2c00      	cmp	r4, #0
 8009bf0:	d007      	beq.n	8009c02 <_Bfree+0x3e>
 8009bf2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009bf4:	6862      	ldr	r2, [r4, #4]
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	0092      	lsls	r2, r2, #2
 8009bfa:	189b      	adds	r3, r3, r2
 8009bfc:	681a      	ldr	r2, [r3, #0]
 8009bfe:	6022      	str	r2, [r4, #0]
 8009c00:	601c      	str	r4, [r3, #0]
 8009c02:	bd70      	pop	{r4, r5, r6, pc}
 8009c04:	0800b74d 	.word	0x0800b74d
 8009c08:	0800b84c 	.word	0x0800b84c

08009c0c <__multadd>:
 8009c0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c0e:	000e      	movs	r6, r1
 8009c10:	9001      	str	r0, [sp, #4]
 8009c12:	000c      	movs	r4, r1
 8009c14:	001d      	movs	r5, r3
 8009c16:	2000      	movs	r0, #0
 8009c18:	690f      	ldr	r7, [r1, #16]
 8009c1a:	3614      	adds	r6, #20
 8009c1c:	6833      	ldr	r3, [r6, #0]
 8009c1e:	3001      	adds	r0, #1
 8009c20:	b299      	uxth	r1, r3
 8009c22:	4351      	muls	r1, r2
 8009c24:	0c1b      	lsrs	r3, r3, #16
 8009c26:	4353      	muls	r3, r2
 8009c28:	1949      	adds	r1, r1, r5
 8009c2a:	0c0d      	lsrs	r5, r1, #16
 8009c2c:	195b      	adds	r3, r3, r5
 8009c2e:	0c1d      	lsrs	r5, r3, #16
 8009c30:	b289      	uxth	r1, r1
 8009c32:	041b      	lsls	r3, r3, #16
 8009c34:	185b      	adds	r3, r3, r1
 8009c36:	c608      	stmia	r6!, {r3}
 8009c38:	4287      	cmp	r7, r0
 8009c3a:	dcef      	bgt.n	8009c1c <__multadd+0x10>
 8009c3c:	2d00      	cmp	r5, #0
 8009c3e:	d022      	beq.n	8009c86 <__multadd+0x7a>
 8009c40:	68a3      	ldr	r3, [r4, #8]
 8009c42:	42bb      	cmp	r3, r7
 8009c44:	dc19      	bgt.n	8009c7a <__multadd+0x6e>
 8009c46:	6863      	ldr	r3, [r4, #4]
 8009c48:	9801      	ldr	r0, [sp, #4]
 8009c4a:	1c59      	adds	r1, r3, #1
 8009c4c:	f7ff ff76 	bl	8009b3c <_Balloc>
 8009c50:	1e06      	subs	r6, r0, #0
 8009c52:	d105      	bne.n	8009c60 <__multadd+0x54>
 8009c54:	0002      	movs	r2, r0
 8009c56:	21b5      	movs	r1, #181	; 0xb5
 8009c58:	4b0c      	ldr	r3, [pc, #48]	; (8009c8c <__multadd+0x80>)
 8009c5a:	480d      	ldr	r0, [pc, #52]	; (8009c90 <__multadd+0x84>)
 8009c5c:	f000 fdec 	bl	800a838 <__assert_func>
 8009c60:	0021      	movs	r1, r4
 8009c62:	6923      	ldr	r3, [r4, #16]
 8009c64:	310c      	adds	r1, #12
 8009c66:	1c9a      	adds	r2, r3, #2
 8009c68:	0092      	lsls	r2, r2, #2
 8009c6a:	300c      	adds	r0, #12
 8009c6c:	f7fc fea8 	bl	80069c0 <memcpy>
 8009c70:	0021      	movs	r1, r4
 8009c72:	9801      	ldr	r0, [sp, #4]
 8009c74:	f7ff ffa6 	bl	8009bc4 <_Bfree>
 8009c78:	0034      	movs	r4, r6
 8009c7a:	1d3b      	adds	r3, r7, #4
 8009c7c:	009b      	lsls	r3, r3, #2
 8009c7e:	18e3      	adds	r3, r4, r3
 8009c80:	605d      	str	r5, [r3, #4]
 8009c82:	1c7b      	adds	r3, r7, #1
 8009c84:	6123      	str	r3, [r4, #16]
 8009c86:	0020      	movs	r0, r4
 8009c88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009c8a:	46c0      	nop			; (mov r8, r8)
 8009c8c:	0800b7bf 	.word	0x0800b7bf
 8009c90:	0800b84c 	.word	0x0800b84c

08009c94 <__s2b>:
 8009c94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c96:	0006      	movs	r6, r0
 8009c98:	0018      	movs	r0, r3
 8009c9a:	000c      	movs	r4, r1
 8009c9c:	3008      	adds	r0, #8
 8009c9e:	2109      	movs	r1, #9
 8009ca0:	9301      	str	r3, [sp, #4]
 8009ca2:	0015      	movs	r5, r2
 8009ca4:	f7f6 fad4 	bl	8000250 <__divsi3>
 8009ca8:	2301      	movs	r3, #1
 8009caa:	2100      	movs	r1, #0
 8009cac:	4283      	cmp	r3, r0
 8009cae:	db0a      	blt.n	8009cc6 <__s2b+0x32>
 8009cb0:	0030      	movs	r0, r6
 8009cb2:	f7ff ff43 	bl	8009b3c <_Balloc>
 8009cb6:	1e01      	subs	r1, r0, #0
 8009cb8:	d108      	bne.n	8009ccc <__s2b+0x38>
 8009cba:	0002      	movs	r2, r0
 8009cbc:	4b19      	ldr	r3, [pc, #100]	; (8009d24 <__s2b+0x90>)
 8009cbe:	481a      	ldr	r0, [pc, #104]	; (8009d28 <__s2b+0x94>)
 8009cc0:	31ce      	adds	r1, #206	; 0xce
 8009cc2:	f000 fdb9 	bl	800a838 <__assert_func>
 8009cc6:	005b      	lsls	r3, r3, #1
 8009cc8:	3101      	adds	r1, #1
 8009cca:	e7ef      	b.n	8009cac <__s2b+0x18>
 8009ccc:	9b08      	ldr	r3, [sp, #32]
 8009cce:	6143      	str	r3, [r0, #20]
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	6103      	str	r3, [r0, #16]
 8009cd4:	2d09      	cmp	r5, #9
 8009cd6:	dd18      	ble.n	8009d0a <__s2b+0x76>
 8009cd8:	0023      	movs	r3, r4
 8009cda:	3309      	adds	r3, #9
 8009cdc:	001f      	movs	r7, r3
 8009cde:	9300      	str	r3, [sp, #0]
 8009ce0:	1964      	adds	r4, r4, r5
 8009ce2:	783b      	ldrb	r3, [r7, #0]
 8009ce4:	220a      	movs	r2, #10
 8009ce6:	0030      	movs	r0, r6
 8009ce8:	3b30      	subs	r3, #48	; 0x30
 8009cea:	f7ff ff8f 	bl	8009c0c <__multadd>
 8009cee:	3701      	adds	r7, #1
 8009cf0:	0001      	movs	r1, r0
 8009cf2:	42a7      	cmp	r7, r4
 8009cf4:	d1f5      	bne.n	8009ce2 <__s2b+0x4e>
 8009cf6:	002c      	movs	r4, r5
 8009cf8:	9b00      	ldr	r3, [sp, #0]
 8009cfa:	3c08      	subs	r4, #8
 8009cfc:	191c      	adds	r4, r3, r4
 8009cfe:	002f      	movs	r7, r5
 8009d00:	9b01      	ldr	r3, [sp, #4]
 8009d02:	429f      	cmp	r7, r3
 8009d04:	db04      	blt.n	8009d10 <__s2b+0x7c>
 8009d06:	0008      	movs	r0, r1
 8009d08:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009d0a:	2509      	movs	r5, #9
 8009d0c:	340a      	adds	r4, #10
 8009d0e:	e7f6      	b.n	8009cfe <__s2b+0x6a>
 8009d10:	1b63      	subs	r3, r4, r5
 8009d12:	5ddb      	ldrb	r3, [r3, r7]
 8009d14:	220a      	movs	r2, #10
 8009d16:	0030      	movs	r0, r6
 8009d18:	3b30      	subs	r3, #48	; 0x30
 8009d1a:	f7ff ff77 	bl	8009c0c <__multadd>
 8009d1e:	3701      	adds	r7, #1
 8009d20:	0001      	movs	r1, r0
 8009d22:	e7ed      	b.n	8009d00 <__s2b+0x6c>
 8009d24:	0800b7bf 	.word	0x0800b7bf
 8009d28:	0800b84c 	.word	0x0800b84c

08009d2c <__hi0bits>:
 8009d2c:	0003      	movs	r3, r0
 8009d2e:	0c02      	lsrs	r2, r0, #16
 8009d30:	2000      	movs	r0, #0
 8009d32:	4282      	cmp	r2, r0
 8009d34:	d101      	bne.n	8009d3a <__hi0bits+0xe>
 8009d36:	041b      	lsls	r3, r3, #16
 8009d38:	3010      	adds	r0, #16
 8009d3a:	0e1a      	lsrs	r2, r3, #24
 8009d3c:	d101      	bne.n	8009d42 <__hi0bits+0x16>
 8009d3e:	3008      	adds	r0, #8
 8009d40:	021b      	lsls	r3, r3, #8
 8009d42:	0f1a      	lsrs	r2, r3, #28
 8009d44:	d101      	bne.n	8009d4a <__hi0bits+0x1e>
 8009d46:	3004      	adds	r0, #4
 8009d48:	011b      	lsls	r3, r3, #4
 8009d4a:	0f9a      	lsrs	r2, r3, #30
 8009d4c:	d101      	bne.n	8009d52 <__hi0bits+0x26>
 8009d4e:	3002      	adds	r0, #2
 8009d50:	009b      	lsls	r3, r3, #2
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	db03      	blt.n	8009d5e <__hi0bits+0x32>
 8009d56:	3001      	adds	r0, #1
 8009d58:	005b      	lsls	r3, r3, #1
 8009d5a:	d400      	bmi.n	8009d5e <__hi0bits+0x32>
 8009d5c:	2020      	movs	r0, #32
 8009d5e:	4770      	bx	lr

08009d60 <__lo0bits>:
 8009d60:	6803      	ldr	r3, [r0, #0]
 8009d62:	0002      	movs	r2, r0
 8009d64:	2107      	movs	r1, #7
 8009d66:	0018      	movs	r0, r3
 8009d68:	4008      	ands	r0, r1
 8009d6a:	420b      	tst	r3, r1
 8009d6c:	d00d      	beq.n	8009d8a <__lo0bits+0x2a>
 8009d6e:	3906      	subs	r1, #6
 8009d70:	2000      	movs	r0, #0
 8009d72:	420b      	tst	r3, r1
 8009d74:	d105      	bne.n	8009d82 <__lo0bits+0x22>
 8009d76:	3002      	adds	r0, #2
 8009d78:	4203      	tst	r3, r0
 8009d7a:	d003      	beq.n	8009d84 <__lo0bits+0x24>
 8009d7c:	40cb      	lsrs	r3, r1
 8009d7e:	0008      	movs	r0, r1
 8009d80:	6013      	str	r3, [r2, #0]
 8009d82:	4770      	bx	lr
 8009d84:	089b      	lsrs	r3, r3, #2
 8009d86:	6013      	str	r3, [r2, #0]
 8009d88:	e7fb      	b.n	8009d82 <__lo0bits+0x22>
 8009d8a:	b299      	uxth	r1, r3
 8009d8c:	2900      	cmp	r1, #0
 8009d8e:	d101      	bne.n	8009d94 <__lo0bits+0x34>
 8009d90:	2010      	movs	r0, #16
 8009d92:	0c1b      	lsrs	r3, r3, #16
 8009d94:	b2d9      	uxtb	r1, r3
 8009d96:	2900      	cmp	r1, #0
 8009d98:	d101      	bne.n	8009d9e <__lo0bits+0x3e>
 8009d9a:	3008      	adds	r0, #8
 8009d9c:	0a1b      	lsrs	r3, r3, #8
 8009d9e:	0719      	lsls	r1, r3, #28
 8009da0:	d101      	bne.n	8009da6 <__lo0bits+0x46>
 8009da2:	3004      	adds	r0, #4
 8009da4:	091b      	lsrs	r3, r3, #4
 8009da6:	0799      	lsls	r1, r3, #30
 8009da8:	d101      	bne.n	8009dae <__lo0bits+0x4e>
 8009daa:	3002      	adds	r0, #2
 8009dac:	089b      	lsrs	r3, r3, #2
 8009dae:	07d9      	lsls	r1, r3, #31
 8009db0:	d4e9      	bmi.n	8009d86 <__lo0bits+0x26>
 8009db2:	3001      	adds	r0, #1
 8009db4:	085b      	lsrs	r3, r3, #1
 8009db6:	d1e6      	bne.n	8009d86 <__lo0bits+0x26>
 8009db8:	2020      	movs	r0, #32
 8009dba:	e7e2      	b.n	8009d82 <__lo0bits+0x22>

08009dbc <__i2b>:
 8009dbc:	b510      	push	{r4, lr}
 8009dbe:	000c      	movs	r4, r1
 8009dc0:	2101      	movs	r1, #1
 8009dc2:	f7ff febb 	bl	8009b3c <_Balloc>
 8009dc6:	2800      	cmp	r0, #0
 8009dc8:	d106      	bne.n	8009dd8 <__i2b+0x1c>
 8009dca:	21a0      	movs	r1, #160	; 0xa0
 8009dcc:	0002      	movs	r2, r0
 8009dce:	4b04      	ldr	r3, [pc, #16]	; (8009de0 <__i2b+0x24>)
 8009dd0:	4804      	ldr	r0, [pc, #16]	; (8009de4 <__i2b+0x28>)
 8009dd2:	0049      	lsls	r1, r1, #1
 8009dd4:	f000 fd30 	bl	800a838 <__assert_func>
 8009dd8:	2301      	movs	r3, #1
 8009dda:	6144      	str	r4, [r0, #20]
 8009ddc:	6103      	str	r3, [r0, #16]
 8009dde:	bd10      	pop	{r4, pc}
 8009de0:	0800b7bf 	.word	0x0800b7bf
 8009de4:	0800b84c 	.word	0x0800b84c

08009de8 <__multiply>:
 8009de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dea:	690b      	ldr	r3, [r1, #16]
 8009dec:	0014      	movs	r4, r2
 8009dee:	6912      	ldr	r2, [r2, #16]
 8009df0:	000d      	movs	r5, r1
 8009df2:	b089      	sub	sp, #36	; 0x24
 8009df4:	4293      	cmp	r3, r2
 8009df6:	da01      	bge.n	8009dfc <__multiply+0x14>
 8009df8:	0025      	movs	r5, r4
 8009dfa:	000c      	movs	r4, r1
 8009dfc:	692f      	ldr	r7, [r5, #16]
 8009dfe:	6926      	ldr	r6, [r4, #16]
 8009e00:	6869      	ldr	r1, [r5, #4]
 8009e02:	19bb      	adds	r3, r7, r6
 8009e04:	9302      	str	r3, [sp, #8]
 8009e06:	68ab      	ldr	r3, [r5, #8]
 8009e08:	19ba      	adds	r2, r7, r6
 8009e0a:	4293      	cmp	r3, r2
 8009e0c:	da00      	bge.n	8009e10 <__multiply+0x28>
 8009e0e:	3101      	adds	r1, #1
 8009e10:	f7ff fe94 	bl	8009b3c <_Balloc>
 8009e14:	9001      	str	r0, [sp, #4]
 8009e16:	2800      	cmp	r0, #0
 8009e18:	d106      	bne.n	8009e28 <__multiply+0x40>
 8009e1a:	215e      	movs	r1, #94	; 0x5e
 8009e1c:	0002      	movs	r2, r0
 8009e1e:	4b48      	ldr	r3, [pc, #288]	; (8009f40 <__multiply+0x158>)
 8009e20:	4848      	ldr	r0, [pc, #288]	; (8009f44 <__multiply+0x15c>)
 8009e22:	31ff      	adds	r1, #255	; 0xff
 8009e24:	f000 fd08 	bl	800a838 <__assert_func>
 8009e28:	9b01      	ldr	r3, [sp, #4]
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	3314      	adds	r3, #20
 8009e2e:	469c      	mov	ip, r3
 8009e30:	19bb      	adds	r3, r7, r6
 8009e32:	009b      	lsls	r3, r3, #2
 8009e34:	4463      	add	r3, ip
 8009e36:	9303      	str	r3, [sp, #12]
 8009e38:	4663      	mov	r3, ip
 8009e3a:	9903      	ldr	r1, [sp, #12]
 8009e3c:	428b      	cmp	r3, r1
 8009e3e:	d32c      	bcc.n	8009e9a <__multiply+0xb2>
 8009e40:	002b      	movs	r3, r5
 8009e42:	0022      	movs	r2, r4
 8009e44:	3314      	adds	r3, #20
 8009e46:	00bf      	lsls	r7, r7, #2
 8009e48:	3214      	adds	r2, #20
 8009e4a:	9306      	str	r3, [sp, #24]
 8009e4c:	00b6      	lsls	r6, r6, #2
 8009e4e:	19db      	adds	r3, r3, r7
 8009e50:	9304      	str	r3, [sp, #16]
 8009e52:	1993      	adds	r3, r2, r6
 8009e54:	9307      	str	r3, [sp, #28]
 8009e56:	2304      	movs	r3, #4
 8009e58:	9305      	str	r3, [sp, #20]
 8009e5a:	002b      	movs	r3, r5
 8009e5c:	9904      	ldr	r1, [sp, #16]
 8009e5e:	3315      	adds	r3, #21
 8009e60:	9200      	str	r2, [sp, #0]
 8009e62:	4299      	cmp	r1, r3
 8009e64:	d305      	bcc.n	8009e72 <__multiply+0x8a>
 8009e66:	1b4b      	subs	r3, r1, r5
 8009e68:	3b15      	subs	r3, #21
 8009e6a:	089b      	lsrs	r3, r3, #2
 8009e6c:	3301      	adds	r3, #1
 8009e6e:	009b      	lsls	r3, r3, #2
 8009e70:	9305      	str	r3, [sp, #20]
 8009e72:	9b07      	ldr	r3, [sp, #28]
 8009e74:	9a00      	ldr	r2, [sp, #0]
 8009e76:	429a      	cmp	r2, r3
 8009e78:	d311      	bcc.n	8009e9e <__multiply+0xb6>
 8009e7a:	9b02      	ldr	r3, [sp, #8]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	dd06      	ble.n	8009e8e <__multiply+0xa6>
 8009e80:	9b03      	ldr	r3, [sp, #12]
 8009e82:	3b04      	subs	r3, #4
 8009e84:	9303      	str	r3, [sp, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	9300      	str	r3, [sp, #0]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d053      	beq.n	8009f36 <__multiply+0x14e>
 8009e8e:	9b01      	ldr	r3, [sp, #4]
 8009e90:	9a02      	ldr	r2, [sp, #8]
 8009e92:	0018      	movs	r0, r3
 8009e94:	611a      	str	r2, [r3, #16]
 8009e96:	b009      	add	sp, #36	; 0x24
 8009e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e9a:	c304      	stmia	r3!, {r2}
 8009e9c:	e7cd      	b.n	8009e3a <__multiply+0x52>
 8009e9e:	9b00      	ldr	r3, [sp, #0]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	b298      	uxth	r0, r3
 8009ea4:	2800      	cmp	r0, #0
 8009ea6:	d01b      	beq.n	8009ee0 <__multiply+0xf8>
 8009ea8:	4667      	mov	r7, ip
 8009eaa:	2400      	movs	r4, #0
 8009eac:	9e06      	ldr	r6, [sp, #24]
 8009eae:	ce02      	ldmia	r6!, {r1}
 8009eb0:	683a      	ldr	r2, [r7, #0]
 8009eb2:	b28b      	uxth	r3, r1
 8009eb4:	4343      	muls	r3, r0
 8009eb6:	b292      	uxth	r2, r2
 8009eb8:	189b      	adds	r3, r3, r2
 8009eba:	191b      	adds	r3, r3, r4
 8009ebc:	0c0c      	lsrs	r4, r1, #16
 8009ebe:	4344      	muls	r4, r0
 8009ec0:	683a      	ldr	r2, [r7, #0]
 8009ec2:	0c11      	lsrs	r1, r2, #16
 8009ec4:	1861      	adds	r1, r4, r1
 8009ec6:	0c1c      	lsrs	r4, r3, #16
 8009ec8:	1909      	adds	r1, r1, r4
 8009eca:	0c0c      	lsrs	r4, r1, #16
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	0409      	lsls	r1, r1, #16
 8009ed0:	430b      	orrs	r3, r1
 8009ed2:	c708      	stmia	r7!, {r3}
 8009ed4:	9b04      	ldr	r3, [sp, #16]
 8009ed6:	42b3      	cmp	r3, r6
 8009ed8:	d8e9      	bhi.n	8009eae <__multiply+0xc6>
 8009eda:	4663      	mov	r3, ip
 8009edc:	9a05      	ldr	r2, [sp, #20]
 8009ede:	509c      	str	r4, [r3, r2]
 8009ee0:	9b00      	ldr	r3, [sp, #0]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	0c1e      	lsrs	r6, r3, #16
 8009ee6:	d020      	beq.n	8009f2a <__multiply+0x142>
 8009ee8:	4663      	mov	r3, ip
 8009eea:	002c      	movs	r4, r5
 8009eec:	4660      	mov	r0, ip
 8009eee:	2700      	movs	r7, #0
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	3414      	adds	r4, #20
 8009ef4:	6822      	ldr	r2, [r4, #0]
 8009ef6:	b29b      	uxth	r3, r3
 8009ef8:	b291      	uxth	r1, r2
 8009efa:	4371      	muls	r1, r6
 8009efc:	6802      	ldr	r2, [r0, #0]
 8009efe:	0c12      	lsrs	r2, r2, #16
 8009f00:	1889      	adds	r1, r1, r2
 8009f02:	19cf      	adds	r7, r1, r7
 8009f04:	0439      	lsls	r1, r7, #16
 8009f06:	430b      	orrs	r3, r1
 8009f08:	6003      	str	r3, [r0, #0]
 8009f0a:	cc02      	ldmia	r4!, {r1}
 8009f0c:	6843      	ldr	r3, [r0, #4]
 8009f0e:	0c09      	lsrs	r1, r1, #16
 8009f10:	4371      	muls	r1, r6
 8009f12:	b29b      	uxth	r3, r3
 8009f14:	0c3f      	lsrs	r7, r7, #16
 8009f16:	18cb      	adds	r3, r1, r3
 8009f18:	9a04      	ldr	r2, [sp, #16]
 8009f1a:	19db      	adds	r3, r3, r7
 8009f1c:	0c1f      	lsrs	r7, r3, #16
 8009f1e:	3004      	adds	r0, #4
 8009f20:	42a2      	cmp	r2, r4
 8009f22:	d8e7      	bhi.n	8009ef4 <__multiply+0x10c>
 8009f24:	4662      	mov	r2, ip
 8009f26:	9905      	ldr	r1, [sp, #20]
 8009f28:	5053      	str	r3, [r2, r1]
 8009f2a:	9b00      	ldr	r3, [sp, #0]
 8009f2c:	3304      	adds	r3, #4
 8009f2e:	9300      	str	r3, [sp, #0]
 8009f30:	2304      	movs	r3, #4
 8009f32:	449c      	add	ip, r3
 8009f34:	e79d      	b.n	8009e72 <__multiply+0x8a>
 8009f36:	9b02      	ldr	r3, [sp, #8]
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	9302      	str	r3, [sp, #8]
 8009f3c:	e79d      	b.n	8009e7a <__multiply+0x92>
 8009f3e:	46c0      	nop			; (mov r8, r8)
 8009f40:	0800b7bf 	.word	0x0800b7bf
 8009f44:	0800b84c 	.word	0x0800b84c

08009f48 <__pow5mult>:
 8009f48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f4a:	2303      	movs	r3, #3
 8009f4c:	0015      	movs	r5, r2
 8009f4e:	0007      	movs	r7, r0
 8009f50:	000e      	movs	r6, r1
 8009f52:	401a      	ands	r2, r3
 8009f54:	421d      	tst	r5, r3
 8009f56:	d008      	beq.n	8009f6a <__pow5mult+0x22>
 8009f58:	4925      	ldr	r1, [pc, #148]	; (8009ff0 <__pow5mult+0xa8>)
 8009f5a:	3a01      	subs	r2, #1
 8009f5c:	0092      	lsls	r2, r2, #2
 8009f5e:	5852      	ldr	r2, [r2, r1]
 8009f60:	2300      	movs	r3, #0
 8009f62:	0031      	movs	r1, r6
 8009f64:	f7ff fe52 	bl	8009c0c <__multadd>
 8009f68:	0006      	movs	r6, r0
 8009f6a:	10ad      	asrs	r5, r5, #2
 8009f6c:	d03d      	beq.n	8009fea <__pow5mult+0xa2>
 8009f6e:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8009f70:	2c00      	cmp	r4, #0
 8009f72:	d10f      	bne.n	8009f94 <__pow5mult+0x4c>
 8009f74:	2010      	movs	r0, #16
 8009f76:	f7fc fd19 	bl	80069ac <malloc>
 8009f7a:	1e02      	subs	r2, r0, #0
 8009f7c:	6278      	str	r0, [r7, #36]	; 0x24
 8009f7e:	d105      	bne.n	8009f8c <__pow5mult+0x44>
 8009f80:	21d7      	movs	r1, #215	; 0xd7
 8009f82:	4b1c      	ldr	r3, [pc, #112]	; (8009ff4 <__pow5mult+0xac>)
 8009f84:	481c      	ldr	r0, [pc, #112]	; (8009ff8 <__pow5mult+0xb0>)
 8009f86:	0049      	lsls	r1, r1, #1
 8009f88:	f000 fc56 	bl	800a838 <__assert_func>
 8009f8c:	6044      	str	r4, [r0, #4]
 8009f8e:	6084      	str	r4, [r0, #8]
 8009f90:	6004      	str	r4, [r0, #0]
 8009f92:	60c4      	str	r4, [r0, #12]
 8009f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f96:	689c      	ldr	r4, [r3, #8]
 8009f98:	9301      	str	r3, [sp, #4]
 8009f9a:	2c00      	cmp	r4, #0
 8009f9c:	d108      	bne.n	8009fb0 <__pow5mult+0x68>
 8009f9e:	0038      	movs	r0, r7
 8009fa0:	4916      	ldr	r1, [pc, #88]	; (8009ffc <__pow5mult+0xb4>)
 8009fa2:	f7ff ff0b 	bl	8009dbc <__i2b>
 8009fa6:	9b01      	ldr	r3, [sp, #4]
 8009fa8:	0004      	movs	r4, r0
 8009faa:	6098      	str	r0, [r3, #8]
 8009fac:	2300      	movs	r3, #0
 8009fae:	6003      	str	r3, [r0, #0]
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	421d      	tst	r5, r3
 8009fb4:	d00a      	beq.n	8009fcc <__pow5mult+0x84>
 8009fb6:	0031      	movs	r1, r6
 8009fb8:	0022      	movs	r2, r4
 8009fba:	0038      	movs	r0, r7
 8009fbc:	f7ff ff14 	bl	8009de8 <__multiply>
 8009fc0:	0031      	movs	r1, r6
 8009fc2:	9001      	str	r0, [sp, #4]
 8009fc4:	0038      	movs	r0, r7
 8009fc6:	f7ff fdfd 	bl	8009bc4 <_Bfree>
 8009fca:	9e01      	ldr	r6, [sp, #4]
 8009fcc:	106d      	asrs	r5, r5, #1
 8009fce:	d00c      	beq.n	8009fea <__pow5mult+0xa2>
 8009fd0:	6820      	ldr	r0, [r4, #0]
 8009fd2:	2800      	cmp	r0, #0
 8009fd4:	d107      	bne.n	8009fe6 <__pow5mult+0x9e>
 8009fd6:	0022      	movs	r2, r4
 8009fd8:	0021      	movs	r1, r4
 8009fda:	0038      	movs	r0, r7
 8009fdc:	f7ff ff04 	bl	8009de8 <__multiply>
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	6020      	str	r0, [r4, #0]
 8009fe4:	6003      	str	r3, [r0, #0]
 8009fe6:	0004      	movs	r4, r0
 8009fe8:	e7e2      	b.n	8009fb0 <__pow5mult+0x68>
 8009fea:	0030      	movs	r0, r6
 8009fec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009fee:	46c0      	nop			; (mov r8, r8)
 8009ff0:	0800b998 	.word	0x0800b998
 8009ff4:	0800b74d 	.word	0x0800b74d
 8009ff8:	0800b84c 	.word	0x0800b84c
 8009ffc:	00000271 	.word	0x00000271

0800a000 <__lshift>:
 800a000:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a002:	000c      	movs	r4, r1
 800a004:	0017      	movs	r7, r2
 800a006:	6923      	ldr	r3, [r4, #16]
 800a008:	1155      	asrs	r5, r2, #5
 800a00a:	b087      	sub	sp, #28
 800a00c:	18eb      	adds	r3, r5, r3
 800a00e:	9302      	str	r3, [sp, #8]
 800a010:	3301      	adds	r3, #1
 800a012:	9301      	str	r3, [sp, #4]
 800a014:	6849      	ldr	r1, [r1, #4]
 800a016:	68a3      	ldr	r3, [r4, #8]
 800a018:	9004      	str	r0, [sp, #16]
 800a01a:	9a01      	ldr	r2, [sp, #4]
 800a01c:	4293      	cmp	r3, r2
 800a01e:	db10      	blt.n	800a042 <__lshift+0x42>
 800a020:	9804      	ldr	r0, [sp, #16]
 800a022:	f7ff fd8b 	bl	8009b3c <_Balloc>
 800a026:	2300      	movs	r3, #0
 800a028:	0002      	movs	r2, r0
 800a02a:	0006      	movs	r6, r0
 800a02c:	0019      	movs	r1, r3
 800a02e:	3214      	adds	r2, #20
 800a030:	4298      	cmp	r0, r3
 800a032:	d10c      	bne.n	800a04e <__lshift+0x4e>
 800a034:	21da      	movs	r1, #218	; 0xda
 800a036:	0002      	movs	r2, r0
 800a038:	4b26      	ldr	r3, [pc, #152]	; (800a0d4 <__lshift+0xd4>)
 800a03a:	4827      	ldr	r0, [pc, #156]	; (800a0d8 <__lshift+0xd8>)
 800a03c:	31ff      	adds	r1, #255	; 0xff
 800a03e:	f000 fbfb 	bl	800a838 <__assert_func>
 800a042:	3101      	adds	r1, #1
 800a044:	005b      	lsls	r3, r3, #1
 800a046:	e7e8      	b.n	800a01a <__lshift+0x1a>
 800a048:	0098      	lsls	r0, r3, #2
 800a04a:	5011      	str	r1, [r2, r0]
 800a04c:	3301      	adds	r3, #1
 800a04e:	42ab      	cmp	r3, r5
 800a050:	dbfa      	blt.n	800a048 <__lshift+0x48>
 800a052:	43eb      	mvns	r3, r5
 800a054:	17db      	asrs	r3, r3, #31
 800a056:	401d      	ands	r5, r3
 800a058:	211f      	movs	r1, #31
 800a05a:	0023      	movs	r3, r4
 800a05c:	0038      	movs	r0, r7
 800a05e:	00ad      	lsls	r5, r5, #2
 800a060:	1955      	adds	r5, r2, r5
 800a062:	6922      	ldr	r2, [r4, #16]
 800a064:	3314      	adds	r3, #20
 800a066:	0092      	lsls	r2, r2, #2
 800a068:	4008      	ands	r0, r1
 800a06a:	4684      	mov	ip, r0
 800a06c:	189a      	adds	r2, r3, r2
 800a06e:	420f      	tst	r7, r1
 800a070:	d02a      	beq.n	800a0c8 <__lshift+0xc8>
 800a072:	3101      	adds	r1, #1
 800a074:	1a09      	subs	r1, r1, r0
 800a076:	9105      	str	r1, [sp, #20]
 800a078:	2100      	movs	r1, #0
 800a07a:	9503      	str	r5, [sp, #12]
 800a07c:	4667      	mov	r7, ip
 800a07e:	6818      	ldr	r0, [r3, #0]
 800a080:	40b8      	lsls	r0, r7
 800a082:	4301      	orrs	r1, r0
 800a084:	9803      	ldr	r0, [sp, #12]
 800a086:	c002      	stmia	r0!, {r1}
 800a088:	cb02      	ldmia	r3!, {r1}
 800a08a:	9003      	str	r0, [sp, #12]
 800a08c:	9805      	ldr	r0, [sp, #20]
 800a08e:	40c1      	lsrs	r1, r0
 800a090:	429a      	cmp	r2, r3
 800a092:	d8f3      	bhi.n	800a07c <__lshift+0x7c>
 800a094:	0020      	movs	r0, r4
 800a096:	3015      	adds	r0, #21
 800a098:	2304      	movs	r3, #4
 800a09a:	4282      	cmp	r2, r0
 800a09c:	d304      	bcc.n	800a0a8 <__lshift+0xa8>
 800a09e:	1b13      	subs	r3, r2, r4
 800a0a0:	3b15      	subs	r3, #21
 800a0a2:	089b      	lsrs	r3, r3, #2
 800a0a4:	3301      	adds	r3, #1
 800a0a6:	009b      	lsls	r3, r3, #2
 800a0a8:	50e9      	str	r1, [r5, r3]
 800a0aa:	2900      	cmp	r1, #0
 800a0ac:	d002      	beq.n	800a0b4 <__lshift+0xb4>
 800a0ae:	9b02      	ldr	r3, [sp, #8]
 800a0b0:	3302      	adds	r3, #2
 800a0b2:	9301      	str	r3, [sp, #4]
 800a0b4:	9b01      	ldr	r3, [sp, #4]
 800a0b6:	9804      	ldr	r0, [sp, #16]
 800a0b8:	3b01      	subs	r3, #1
 800a0ba:	0021      	movs	r1, r4
 800a0bc:	6133      	str	r3, [r6, #16]
 800a0be:	f7ff fd81 	bl	8009bc4 <_Bfree>
 800a0c2:	0030      	movs	r0, r6
 800a0c4:	b007      	add	sp, #28
 800a0c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0c8:	cb02      	ldmia	r3!, {r1}
 800a0ca:	c502      	stmia	r5!, {r1}
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	d8fb      	bhi.n	800a0c8 <__lshift+0xc8>
 800a0d0:	e7f0      	b.n	800a0b4 <__lshift+0xb4>
 800a0d2:	46c0      	nop			; (mov r8, r8)
 800a0d4:	0800b7bf 	.word	0x0800b7bf
 800a0d8:	0800b84c 	.word	0x0800b84c

0800a0dc <__mcmp>:
 800a0dc:	6902      	ldr	r2, [r0, #16]
 800a0de:	690b      	ldr	r3, [r1, #16]
 800a0e0:	b530      	push	{r4, r5, lr}
 800a0e2:	0004      	movs	r4, r0
 800a0e4:	1ad0      	subs	r0, r2, r3
 800a0e6:	429a      	cmp	r2, r3
 800a0e8:	d10d      	bne.n	800a106 <__mcmp+0x2a>
 800a0ea:	009b      	lsls	r3, r3, #2
 800a0ec:	3414      	adds	r4, #20
 800a0ee:	3114      	adds	r1, #20
 800a0f0:	18e2      	adds	r2, r4, r3
 800a0f2:	18c9      	adds	r1, r1, r3
 800a0f4:	3a04      	subs	r2, #4
 800a0f6:	3904      	subs	r1, #4
 800a0f8:	6815      	ldr	r5, [r2, #0]
 800a0fa:	680b      	ldr	r3, [r1, #0]
 800a0fc:	429d      	cmp	r5, r3
 800a0fe:	d003      	beq.n	800a108 <__mcmp+0x2c>
 800a100:	2001      	movs	r0, #1
 800a102:	429d      	cmp	r5, r3
 800a104:	d303      	bcc.n	800a10e <__mcmp+0x32>
 800a106:	bd30      	pop	{r4, r5, pc}
 800a108:	4294      	cmp	r4, r2
 800a10a:	d3f3      	bcc.n	800a0f4 <__mcmp+0x18>
 800a10c:	e7fb      	b.n	800a106 <__mcmp+0x2a>
 800a10e:	4240      	negs	r0, r0
 800a110:	e7f9      	b.n	800a106 <__mcmp+0x2a>
	...

0800a114 <__mdiff>:
 800a114:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a116:	000e      	movs	r6, r1
 800a118:	0007      	movs	r7, r0
 800a11a:	0011      	movs	r1, r2
 800a11c:	0030      	movs	r0, r6
 800a11e:	b087      	sub	sp, #28
 800a120:	0014      	movs	r4, r2
 800a122:	f7ff ffdb 	bl	800a0dc <__mcmp>
 800a126:	1e05      	subs	r5, r0, #0
 800a128:	d110      	bne.n	800a14c <__mdiff+0x38>
 800a12a:	0001      	movs	r1, r0
 800a12c:	0038      	movs	r0, r7
 800a12e:	f7ff fd05 	bl	8009b3c <_Balloc>
 800a132:	1e02      	subs	r2, r0, #0
 800a134:	d104      	bne.n	800a140 <__mdiff+0x2c>
 800a136:	4b40      	ldr	r3, [pc, #256]	; (800a238 <__mdiff+0x124>)
 800a138:	4940      	ldr	r1, [pc, #256]	; (800a23c <__mdiff+0x128>)
 800a13a:	4841      	ldr	r0, [pc, #260]	; (800a240 <__mdiff+0x12c>)
 800a13c:	f000 fb7c 	bl	800a838 <__assert_func>
 800a140:	2301      	movs	r3, #1
 800a142:	6145      	str	r5, [r0, #20]
 800a144:	6103      	str	r3, [r0, #16]
 800a146:	0010      	movs	r0, r2
 800a148:	b007      	add	sp, #28
 800a14a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a14c:	2301      	movs	r3, #1
 800a14e:	9301      	str	r3, [sp, #4]
 800a150:	2800      	cmp	r0, #0
 800a152:	db04      	blt.n	800a15e <__mdiff+0x4a>
 800a154:	0023      	movs	r3, r4
 800a156:	0034      	movs	r4, r6
 800a158:	001e      	movs	r6, r3
 800a15a:	2300      	movs	r3, #0
 800a15c:	9301      	str	r3, [sp, #4]
 800a15e:	0038      	movs	r0, r7
 800a160:	6861      	ldr	r1, [r4, #4]
 800a162:	f7ff fceb 	bl	8009b3c <_Balloc>
 800a166:	1e02      	subs	r2, r0, #0
 800a168:	d103      	bne.n	800a172 <__mdiff+0x5e>
 800a16a:	2190      	movs	r1, #144	; 0x90
 800a16c:	4b32      	ldr	r3, [pc, #200]	; (800a238 <__mdiff+0x124>)
 800a16e:	0089      	lsls	r1, r1, #2
 800a170:	e7e3      	b.n	800a13a <__mdiff+0x26>
 800a172:	9b01      	ldr	r3, [sp, #4]
 800a174:	2700      	movs	r7, #0
 800a176:	60c3      	str	r3, [r0, #12]
 800a178:	6920      	ldr	r0, [r4, #16]
 800a17a:	3414      	adds	r4, #20
 800a17c:	9401      	str	r4, [sp, #4]
 800a17e:	9b01      	ldr	r3, [sp, #4]
 800a180:	0084      	lsls	r4, r0, #2
 800a182:	191b      	adds	r3, r3, r4
 800a184:	0034      	movs	r4, r6
 800a186:	9302      	str	r3, [sp, #8]
 800a188:	6933      	ldr	r3, [r6, #16]
 800a18a:	3414      	adds	r4, #20
 800a18c:	0099      	lsls	r1, r3, #2
 800a18e:	1863      	adds	r3, r4, r1
 800a190:	9303      	str	r3, [sp, #12]
 800a192:	0013      	movs	r3, r2
 800a194:	3314      	adds	r3, #20
 800a196:	469c      	mov	ip, r3
 800a198:	9305      	str	r3, [sp, #20]
 800a19a:	9b01      	ldr	r3, [sp, #4]
 800a19c:	9304      	str	r3, [sp, #16]
 800a19e:	9b04      	ldr	r3, [sp, #16]
 800a1a0:	cc02      	ldmia	r4!, {r1}
 800a1a2:	cb20      	ldmia	r3!, {r5}
 800a1a4:	9304      	str	r3, [sp, #16]
 800a1a6:	b2ab      	uxth	r3, r5
 800a1a8:	19df      	adds	r7, r3, r7
 800a1aa:	b28b      	uxth	r3, r1
 800a1ac:	1afb      	subs	r3, r7, r3
 800a1ae:	0c09      	lsrs	r1, r1, #16
 800a1b0:	0c2d      	lsrs	r5, r5, #16
 800a1b2:	1a6d      	subs	r5, r5, r1
 800a1b4:	1419      	asrs	r1, r3, #16
 800a1b6:	186d      	adds	r5, r5, r1
 800a1b8:	4661      	mov	r1, ip
 800a1ba:	142f      	asrs	r7, r5, #16
 800a1bc:	b29b      	uxth	r3, r3
 800a1be:	042d      	lsls	r5, r5, #16
 800a1c0:	432b      	orrs	r3, r5
 800a1c2:	c108      	stmia	r1!, {r3}
 800a1c4:	9b03      	ldr	r3, [sp, #12]
 800a1c6:	468c      	mov	ip, r1
 800a1c8:	42a3      	cmp	r3, r4
 800a1ca:	d8e8      	bhi.n	800a19e <__mdiff+0x8a>
 800a1cc:	0031      	movs	r1, r6
 800a1ce:	9c03      	ldr	r4, [sp, #12]
 800a1d0:	3115      	adds	r1, #21
 800a1d2:	2304      	movs	r3, #4
 800a1d4:	428c      	cmp	r4, r1
 800a1d6:	d304      	bcc.n	800a1e2 <__mdiff+0xce>
 800a1d8:	1ba3      	subs	r3, r4, r6
 800a1da:	3b15      	subs	r3, #21
 800a1dc:	089b      	lsrs	r3, r3, #2
 800a1de:	3301      	adds	r3, #1
 800a1e0:	009b      	lsls	r3, r3, #2
 800a1e2:	9901      	ldr	r1, [sp, #4]
 800a1e4:	18cc      	adds	r4, r1, r3
 800a1e6:	9905      	ldr	r1, [sp, #20]
 800a1e8:	0026      	movs	r6, r4
 800a1ea:	18cb      	adds	r3, r1, r3
 800a1ec:	469c      	mov	ip, r3
 800a1ee:	9902      	ldr	r1, [sp, #8]
 800a1f0:	428e      	cmp	r6, r1
 800a1f2:	d310      	bcc.n	800a216 <__mdiff+0x102>
 800a1f4:	9e02      	ldr	r6, [sp, #8]
 800a1f6:	1ee1      	subs	r1, r4, #3
 800a1f8:	2500      	movs	r5, #0
 800a1fa:	428e      	cmp	r6, r1
 800a1fc:	d304      	bcc.n	800a208 <__mdiff+0xf4>
 800a1fe:	0031      	movs	r1, r6
 800a200:	3103      	adds	r1, #3
 800a202:	1b0c      	subs	r4, r1, r4
 800a204:	08a4      	lsrs	r4, r4, #2
 800a206:	00a5      	lsls	r5, r4, #2
 800a208:	195b      	adds	r3, r3, r5
 800a20a:	3b04      	subs	r3, #4
 800a20c:	6819      	ldr	r1, [r3, #0]
 800a20e:	2900      	cmp	r1, #0
 800a210:	d00f      	beq.n	800a232 <__mdiff+0x11e>
 800a212:	6110      	str	r0, [r2, #16]
 800a214:	e797      	b.n	800a146 <__mdiff+0x32>
 800a216:	ce02      	ldmia	r6!, {r1}
 800a218:	b28d      	uxth	r5, r1
 800a21a:	19ed      	adds	r5, r5, r7
 800a21c:	0c0f      	lsrs	r7, r1, #16
 800a21e:	1429      	asrs	r1, r5, #16
 800a220:	1879      	adds	r1, r7, r1
 800a222:	140f      	asrs	r7, r1, #16
 800a224:	b2ad      	uxth	r5, r5
 800a226:	0409      	lsls	r1, r1, #16
 800a228:	430d      	orrs	r5, r1
 800a22a:	4661      	mov	r1, ip
 800a22c:	c120      	stmia	r1!, {r5}
 800a22e:	468c      	mov	ip, r1
 800a230:	e7dd      	b.n	800a1ee <__mdiff+0xda>
 800a232:	3801      	subs	r0, #1
 800a234:	e7e9      	b.n	800a20a <__mdiff+0xf6>
 800a236:	46c0      	nop			; (mov r8, r8)
 800a238:	0800b7bf 	.word	0x0800b7bf
 800a23c:	00000232 	.word	0x00000232
 800a240:	0800b84c 	.word	0x0800b84c

0800a244 <__ulp>:
 800a244:	4b0f      	ldr	r3, [pc, #60]	; (800a284 <__ulp+0x40>)
 800a246:	4019      	ands	r1, r3
 800a248:	4b0f      	ldr	r3, [pc, #60]	; (800a288 <__ulp+0x44>)
 800a24a:	18c9      	adds	r1, r1, r3
 800a24c:	2900      	cmp	r1, #0
 800a24e:	dd04      	ble.n	800a25a <__ulp+0x16>
 800a250:	2200      	movs	r2, #0
 800a252:	000b      	movs	r3, r1
 800a254:	0010      	movs	r0, r2
 800a256:	0019      	movs	r1, r3
 800a258:	4770      	bx	lr
 800a25a:	4249      	negs	r1, r1
 800a25c:	2200      	movs	r2, #0
 800a25e:	2300      	movs	r3, #0
 800a260:	1509      	asrs	r1, r1, #20
 800a262:	2913      	cmp	r1, #19
 800a264:	dc04      	bgt.n	800a270 <__ulp+0x2c>
 800a266:	2080      	movs	r0, #128	; 0x80
 800a268:	0300      	lsls	r0, r0, #12
 800a26a:	4108      	asrs	r0, r1
 800a26c:	0003      	movs	r3, r0
 800a26e:	e7f1      	b.n	800a254 <__ulp+0x10>
 800a270:	3914      	subs	r1, #20
 800a272:	2001      	movs	r0, #1
 800a274:	291e      	cmp	r1, #30
 800a276:	dc02      	bgt.n	800a27e <__ulp+0x3a>
 800a278:	2080      	movs	r0, #128	; 0x80
 800a27a:	0600      	lsls	r0, r0, #24
 800a27c:	40c8      	lsrs	r0, r1
 800a27e:	0002      	movs	r2, r0
 800a280:	e7e8      	b.n	800a254 <__ulp+0x10>
 800a282:	46c0      	nop			; (mov r8, r8)
 800a284:	7ff00000 	.word	0x7ff00000
 800a288:	fcc00000 	.word	0xfcc00000

0800a28c <__b2d>:
 800a28c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a28e:	0006      	movs	r6, r0
 800a290:	6903      	ldr	r3, [r0, #16]
 800a292:	3614      	adds	r6, #20
 800a294:	009b      	lsls	r3, r3, #2
 800a296:	18f3      	adds	r3, r6, r3
 800a298:	1f1d      	subs	r5, r3, #4
 800a29a:	682c      	ldr	r4, [r5, #0]
 800a29c:	000f      	movs	r7, r1
 800a29e:	0020      	movs	r0, r4
 800a2a0:	9301      	str	r3, [sp, #4]
 800a2a2:	f7ff fd43 	bl	8009d2c <__hi0bits>
 800a2a6:	2320      	movs	r3, #32
 800a2a8:	1a1b      	subs	r3, r3, r0
 800a2aa:	491f      	ldr	r1, [pc, #124]	; (800a328 <__b2d+0x9c>)
 800a2ac:	603b      	str	r3, [r7, #0]
 800a2ae:	280a      	cmp	r0, #10
 800a2b0:	dc16      	bgt.n	800a2e0 <__b2d+0x54>
 800a2b2:	230b      	movs	r3, #11
 800a2b4:	0027      	movs	r7, r4
 800a2b6:	1a1b      	subs	r3, r3, r0
 800a2b8:	40df      	lsrs	r7, r3
 800a2ba:	4339      	orrs	r1, r7
 800a2bc:	469c      	mov	ip, r3
 800a2be:	000b      	movs	r3, r1
 800a2c0:	2100      	movs	r1, #0
 800a2c2:	42ae      	cmp	r6, r5
 800a2c4:	d202      	bcs.n	800a2cc <__b2d+0x40>
 800a2c6:	9901      	ldr	r1, [sp, #4]
 800a2c8:	3908      	subs	r1, #8
 800a2ca:	6809      	ldr	r1, [r1, #0]
 800a2cc:	3015      	adds	r0, #21
 800a2ce:	4084      	lsls	r4, r0
 800a2d0:	4660      	mov	r0, ip
 800a2d2:	40c1      	lsrs	r1, r0
 800a2d4:	430c      	orrs	r4, r1
 800a2d6:	0022      	movs	r2, r4
 800a2d8:	0010      	movs	r0, r2
 800a2da:	0019      	movs	r1, r3
 800a2dc:	b003      	add	sp, #12
 800a2de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2e0:	2700      	movs	r7, #0
 800a2e2:	42ae      	cmp	r6, r5
 800a2e4:	d202      	bcs.n	800a2ec <__b2d+0x60>
 800a2e6:	9d01      	ldr	r5, [sp, #4]
 800a2e8:	3d08      	subs	r5, #8
 800a2ea:	682f      	ldr	r7, [r5, #0]
 800a2ec:	230b      	movs	r3, #11
 800a2ee:	425b      	negs	r3, r3
 800a2f0:	469c      	mov	ip, r3
 800a2f2:	4484      	add	ip, r0
 800a2f4:	280b      	cmp	r0, #11
 800a2f6:	d013      	beq.n	800a320 <__b2d+0x94>
 800a2f8:	4663      	mov	r3, ip
 800a2fa:	2020      	movs	r0, #32
 800a2fc:	409c      	lsls	r4, r3
 800a2fe:	1ac0      	subs	r0, r0, r3
 800a300:	003b      	movs	r3, r7
 800a302:	40c3      	lsrs	r3, r0
 800a304:	431c      	orrs	r4, r3
 800a306:	4321      	orrs	r1, r4
 800a308:	000b      	movs	r3, r1
 800a30a:	2100      	movs	r1, #0
 800a30c:	42b5      	cmp	r5, r6
 800a30e:	d901      	bls.n	800a314 <__b2d+0x88>
 800a310:	3d04      	subs	r5, #4
 800a312:	6829      	ldr	r1, [r5, #0]
 800a314:	4664      	mov	r4, ip
 800a316:	40c1      	lsrs	r1, r0
 800a318:	40a7      	lsls	r7, r4
 800a31a:	430f      	orrs	r7, r1
 800a31c:	003a      	movs	r2, r7
 800a31e:	e7db      	b.n	800a2d8 <__b2d+0x4c>
 800a320:	4321      	orrs	r1, r4
 800a322:	000b      	movs	r3, r1
 800a324:	e7fa      	b.n	800a31c <__b2d+0x90>
 800a326:	46c0      	nop			; (mov r8, r8)
 800a328:	3ff00000 	.word	0x3ff00000

0800a32c <__d2b>:
 800a32c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a32e:	2101      	movs	r1, #1
 800a330:	0014      	movs	r4, r2
 800a332:	001e      	movs	r6, r3
 800a334:	9f08      	ldr	r7, [sp, #32]
 800a336:	f7ff fc01 	bl	8009b3c <_Balloc>
 800a33a:	1e05      	subs	r5, r0, #0
 800a33c:	d105      	bne.n	800a34a <__d2b+0x1e>
 800a33e:	0002      	movs	r2, r0
 800a340:	4b26      	ldr	r3, [pc, #152]	; (800a3dc <__d2b+0xb0>)
 800a342:	4927      	ldr	r1, [pc, #156]	; (800a3e0 <__d2b+0xb4>)
 800a344:	4827      	ldr	r0, [pc, #156]	; (800a3e4 <__d2b+0xb8>)
 800a346:	f000 fa77 	bl	800a838 <__assert_func>
 800a34a:	0333      	lsls	r3, r6, #12
 800a34c:	0076      	lsls	r6, r6, #1
 800a34e:	0b1b      	lsrs	r3, r3, #12
 800a350:	0d76      	lsrs	r6, r6, #21
 800a352:	d124      	bne.n	800a39e <__d2b+0x72>
 800a354:	9301      	str	r3, [sp, #4]
 800a356:	2c00      	cmp	r4, #0
 800a358:	d027      	beq.n	800a3aa <__d2b+0x7e>
 800a35a:	4668      	mov	r0, sp
 800a35c:	9400      	str	r4, [sp, #0]
 800a35e:	f7ff fcff 	bl	8009d60 <__lo0bits>
 800a362:	9c00      	ldr	r4, [sp, #0]
 800a364:	2800      	cmp	r0, #0
 800a366:	d01e      	beq.n	800a3a6 <__d2b+0x7a>
 800a368:	9b01      	ldr	r3, [sp, #4]
 800a36a:	2120      	movs	r1, #32
 800a36c:	001a      	movs	r2, r3
 800a36e:	1a09      	subs	r1, r1, r0
 800a370:	408a      	lsls	r2, r1
 800a372:	40c3      	lsrs	r3, r0
 800a374:	4322      	orrs	r2, r4
 800a376:	616a      	str	r2, [r5, #20]
 800a378:	9301      	str	r3, [sp, #4]
 800a37a:	9c01      	ldr	r4, [sp, #4]
 800a37c:	61ac      	str	r4, [r5, #24]
 800a37e:	1e63      	subs	r3, r4, #1
 800a380:	419c      	sbcs	r4, r3
 800a382:	3401      	adds	r4, #1
 800a384:	612c      	str	r4, [r5, #16]
 800a386:	2e00      	cmp	r6, #0
 800a388:	d018      	beq.n	800a3bc <__d2b+0x90>
 800a38a:	4b17      	ldr	r3, [pc, #92]	; (800a3e8 <__d2b+0xbc>)
 800a38c:	18f6      	adds	r6, r6, r3
 800a38e:	2335      	movs	r3, #53	; 0x35
 800a390:	1836      	adds	r6, r6, r0
 800a392:	1a18      	subs	r0, r3, r0
 800a394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a396:	603e      	str	r6, [r7, #0]
 800a398:	6018      	str	r0, [r3, #0]
 800a39a:	0028      	movs	r0, r5
 800a39c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a39e:	2280      	movs	r2, #128	; 0x80
 800a3a0:	0352      	lsls	r2, r2, #13
 800a3a2:	4313      	orrs	r3, r2
 800a3a4:	e7d6      	b.n	800a354 <__d2b+0x28>
 800a3a6:	616c      	str	r4, [r5, #20]
 800a3a8:	e7e7      	b.n	800a37a <__d2b+0x4e>
 800a3aa:	a801      	add	r0, sp, #4
 800a3ac:	f7ff fcd8 	bl	8009d60 <__lo0bits>
 800a3b0:	2401      	movs	r4, #1
 800a3b2:	9b01      	ldr	r3, [sp, #4]
 800a3b4:	612c      	str	r4, [r5, #16]
 800a3b6:	616b      	str	r3, [r5, #20]
 800a3b8:	3020      	adds	r0, #32
 800a3ba:	e7e4      	b.n	800a386 <__d2b+0x5a>
 800a3bc:	4b0b      	ldr	r3, [pc, #44]	; (800a3ec <__d2b+0xc0>)
 800a3be:	18c0      	adds	r0, r0, r3
 800a3c0:	4b0b      	ldr	r3, [pc, #44]	; (800a3f0 <__d2b+0xc4>)
 800a3c2:	6038      	str	r0, [r7, #0]
 800a3c4:	18e3      	adds	r3, r4, r3
 800a3c6:	009b      	lsls	r3, r3, #2
 800a3c8:	18eb      	adds	r3, r5, r3
 800a3ca:	6958      	ldr	r0, [r3, #20]
 800a3cc:	f7ff fcae 	bl	8009d2c <__hi0bits>
 800a3d0:	0164      	lsls	r4, r4, #5
 800a3d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3d4:	1a24      	subs	r4, r4, r0
 800a3d6:	601c      	str	r4, [r3, #0]
 800a3d8:	e7df      	b.n	800a39a <__d2b+0x6e>
 800a3da:	46c0      	nop			; (mov r8, r8)
 800a3dc:	0800b7bf 	.word	0x0800b7bf
 800a3e0:	0000030a 	.word	0x0000030a
 800a3e4:	0800b84c 	.word	0x0800b84c
 800a3e8:	fffffbcd 	.word	0xfffffbcd
 800a3ec:	fffffbce 	.word	0xfffffbce
 800a3f0:	3fffffff 	.word	0x3fffffff

0800a3f4 <__ratio>:
 800a3f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3f6:	b087      	sub	sp, #28
 800a3f8:	000f      	movs	r7, r1
 800a3fa:	a904      	add	r1, sp, #16
 800a3fc:	0006      	movs	r6, r0
 800a3fe:	f7ff ff45 	bl	800a28c <__b2d>
 800a402:	9000      	str	r0, [sp, #0]
 800a404:	9101      	str	r1, [sp, #4]
 800a406:	9c00      	ldr	r4, [sp, #0]
 800a408:	9d01      	ldr	r5, [sp, #4]
 800a40a:	0038      	movs	r0, r7
 800a40c:	a905      	add	r1, sp, #20
 800a40e:	f7ff ff3d 	bl	800a28c <__b2d>
 800a412:	9002      	str	r0, [sp, #8]
 800a414:	9103      	str	r1, [sp, #12]
 800a416:	9a02      	ldr	r2, [sp, #8]
 800a418:	9b03      	ldr	r3, [sp, #12]
 800a41a:	6931      	ldr	r1, [r6, #16]
 800a41c:	6938      	ldr	r0, [r7, #16]
 800a41e:	9e05      	ldr	r6, [sp, #20]
 800a420:	1a08      	subs	r0, r1, r0
 800a422:	9904      	ldr	r1, [sp, #16]
 800a424:	0140      	lsls	r0, r0, #5
 800a426:	1b89      	subs	r1, r1, r6
 800a428:	1841      	adds	r1, r0, r1
 800a42a:	0508      	lsls	r0, r1, #20
 800a42c:	2900      	cmp	r1, #0
 800a42e:	dd07      	ble.n	800a440 <__ratio+0x4c>
 800a430:	9901      	ldr	r1, [sp, #4]
 800a432:	1845      	adds	r5, r0, r1
 800a434:	0020      	movs	r0, r4
 800a436:	0029      	movs	r1, r5
 800a438:	f7f7 f90a 	bl	8001650 <__aeabi_ddiv>
 800a43c:	b007      	add	sp, #28
 800a43e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a440:	9903      	ldr	r1, [sp, #12]
 800a442:	1a0b      	subs	r3, r1, r0
 800a444:	e7f6      	b.n	800a434 <__ratio+0x40>

0800a446 <__copybits>:
 800a446:	b570      	push	{r4, r5, r6, lr}
 800a448:	0014      	movs	r4, r2
 800a44a:	0005      	movs	r5, r0
 800a44c:	3901      	subs	r1, #1
 800a44e:	6913      	ldr	r3, [r2, #16]
 800a450:	1149      	asrs	r1, r1, #5
 800a452:	3101      	adds	r1, #1
 800a454:	0089      	lsls	r1, r1, #2
 800a456:	3414      	adds	r4, #20
 800a458:	009b      	lsls	r3, r3, #2
 800a45a:	1841      	adds	r1, r0, r1
 800a45c:	18e3      	adds	r3, r4, r3
 800a45e:	42a3      	cmp	r3, r4
 800a460:	d80d      	bhi.n	800a47e <__copybits+0x38>
 800a462:	0014      	movs	r4, r2
 800a464:	3411      	adds	r4, #17
 800a466:	2500      	movs	r5, #0
 800a468:	429c      	cmp	r4, r3
 800a46a:	d803      	bhi.n	800a474 <__copybits+0x2e>
 800a46c:	1a9b      	subs	r3, r3, r2
 800a46e:	3b11      	subs	r3, #17
 800a470:	089b      	lsrs	r3, r3, #2
 800a472:	009d      	lsls	r5, r3, #2
 800a474:	2300      	movs	r3, #0
 800a476:	1940      	adds	r0, r0, r5
 800a478:	4281      	cmp	r1, r0
 800a47a:	d803      	bhi.n	800a484 <__copybits+0x3e>
 800a47c:	bd70      	pop	{r4, r5, r6, pc}
 800a47e:	cc40      	ldmia	r4!, {r6}
 800a480:	c540      	stmia	r5!, {r6}
 800a482:	e7ec      	b.n	800a45e <__copybits+0x18>
 800a484:	c008      	stmia	r0!, {r3}
 800a486:	e7f7      	b.n	800a478 <__copybits+0x32>

0800a488 <__any_on>:
 800a488:	0002      	movs	r2, r0
 800a48a:	6900      	ldr	r0, [r0, #16]
 800a48c:	b510      	push	{r4, lr}
 800a48e:	3214      	adds	r2, #20
 800a490:	114b      	asrs	r3, r1, #5
 800a492:	4298      	cmp	r0, r3
 800a494:	db13      	blt.n	800a4be <__any_on+0x36>
 800a496:	dd0c      	ble.n	800a4b2 <__any_on+0x2a>
 800a498:	241f      	movs	r4, #31
 800a49a:	0008      	movs	r0, r1
 800a49c:	4020      	ands	r0, r4
 800a49e:	4221      	tst	r1, r4
 800a4a0:	d007      	beq.n	800a4b2 <__any_on+0x2a>
 800a4a2:	0099      	lsls	r1, r3, #2
 800a4a4:	588c      	ldr	r4, [r1, r2]
 800a4a6:	0021      	movs	r1, r4
 800a4a8:	40c1      	lsrs	r1, r0
 800a4aa:	4081      	lsls	r1, r0
 800a4ac:	2001      	movs	r0, #1
 800a4ae:	428c      	cmp	r4, r1
 800a4b0:	d104      	bne.n	800a4bc <__any_on+0x34>
 800a4b2:	009b      	lsls	r3, r3, #2
 800a4b4:	18d3      	adds	r3, r2, r3
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d803      	bhi.n	800a4c2 <__any_on+0x3a>
 800a4ba:	2000      	movs	r0, #0
 800a4bc:	bd10      	pop	{r4, pc}
 800a4be:	0003      	movs	r3, r0
 800a4c0:	e7f7      	b.n	800a4b2 <__any_on+0x2a>
 800a4c2:	3b04      	subs	r3, #4
 800a4c4:	6819      	ldr	r1, [r3, #0]
 800a4c6:	2900      	cmp	r1, #0
 800a4c8:	d0f5      	beq.n	800a4b6 <__any_on+0x2e>
 800a4ca:	2001      	movs	r0, #1
 800a4cc:	e7f6      	b.n	800a4bc <__any_on+0x34>

0800a4ce <_calloc_r>:
 800a4ce:	b570      	push	{r4, r5, r6, lr}
 800a4d0:	0c13      	lsrs	r3, r2, #16
 800a4d2:	0c0d      	lsrs	r5, r1, #16
 800a4d4:	d11e      	bne.n	800a514 <_calloc_r+0x46>
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d10c      	bne.n	800a4f4 <_calloc_r+0x26>
 800a4da:	b289      	uxth	r1, r1
 800a4dc:	b294      	uxth	r4, r2
 800a4de:	434c      	muls	r4, r1
 800a4e0:	0021      	movs	r1, r4
 800a4e2:	f7fc faeb 	bl	8006abc <_malloc_r>
 800a4e6:	1e05      	subs	r5, r0, #0
 800a4e8:	d01b      	beq.n	800a522 <_calloc_r+0x54>
 800a4ea:	0022      	movs	r2, r4
 800a4ec:	2100      	movs	r1, #0
 800a4ee:	f7fc fa70 	bl	80069d2 <memset>
 800a4f2:	e016      	b.n	800a522 <_calloc_r+0x54>
 800a4f4:	1c1d      	adds	r5, r3, #0
 800a4f6:	1c0b      	adds	r3, r1, #0
 800a4f8:	b292      	uxth	r2, r2
 800a4fa:	b289      	uxth	r1, r1
 800a4fc:	b29c      	uxth	r4, r3
 800a4fe:	4351      	muls	r1, r2
 800a500:	b2ab      	uxth	r3, r5
 800a502:	4363      	muls	r3, r4
 800a504:	0c0c      	lsrs	r4, r1, #16
 800a506:	191c      	adds	r4, r3, r4
 800a508:	0c22      	lsrs	r2, r4, #16
 800a50a:	d107      	bne.n	800a51c <_calloc_r+0x4e>
 800a50c:	0424      	lsls	r4, r4, #16
 800a50e:	b289      	uxth	r1, r1
 800a510:	430c      	orrs	r4, r1
 800a512:	e7e5      	b.n	800a4e0 <_calloc_r+0x12>
 800a514:	2b00      	cmp	r3, #0
 800a516:	d101      	bne.n	800a51c <_calloc_r+0x4e>
 800a518:	1c13      	adds	r3, r2, #0
 800a51a:	e7ed      	b.n	800a4f8 <_calloc_r+0x2a>
 800a51c:	230c      	movs	r3, #12
 800a51e:	2500      	movs	r5, #0
 800a520:	6003      	str	r3, [r0, #0]
 800a522:	0028      	movs	r0, r5
 800a524:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a528 <__ssputs_r>:
 800a528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a52a:	688e      	ldr	r6, [r1, #8]
 800a52c:	b085      	sub	sp, #20
 800a52e:	0007      	movs	r7, r0
 800a530:	000c      	movs	r4, r1
 800a532:	9203      	str	r2, [sp, #12]
 800a534:	9301      	str	r3, [sp, #4]
 800a536:	429e      	cmp	r6, r3
 800a538:	d83c      	bhi.n	800a5b4 <__ssputs_r+0x8c>
 800a53a:	2390      	movs	r3, #144	; 0x90
 800a53c:	898a      	ldrh	r2, [r1, #12]
 800a53e:	00db      	lsls	r3, r3, #3
 800a540:	421a      	tst	r2, r3
 800a542:	d034      	beq.n	800a5ae <__ssputs_r+0x86>
 800a544:	6909      	ldr	r1, [r1, #16]
 800a546:	6823      	ldr	r3, [r4, #0]
 800a548:	6960      	ldr	r0, [r4, #20]
 800a54a:	1a5b      	subs	r3, r3, r1
 800a54c:	9302      	str	r3, [sp, #8]
 800a54e:	2303      	movs	r3, #3
 800a550:	4343      	muls	r3, r0
 800a552:	0fdd      	lsrs	r5, r3, #31
 800a554:	18ed      	adds	r5, r5, r3
 800a556:	9b01      	ldr	r3, [sp, #4]
 800a558:	9802      	ldr	r0, [sp, #8]
 800a55a:	3301      	adds	r3, #1
 800a55c:	181b      	adds	r3, r3, r0
 800a55e:	106d      	asrs	r5, r5, #1
 800a560:	42ab      	cmp	r3, r5
 800a562:	d900      	bls.n	800a566 <__ssputs_r+0x3e>
 800a564:	001d      	movs	r5, r3
 800a566:	0553      	lsls	r3, r2, #21
 800a568:	d532      	bpl.n	800a5d0 <__ssputs_r+0xa8>
 800a56a:	0029      	movs	r1, r5
 800a56c:	0038      	movs	r0, r7
 800a56e:	f7fc faa5 	bl	8006abc <_malloc_r>
 800a572:	1e06      	subs	r6, r0, #0
 800a574:	d109      	bne.n	800a58a <__ssputs_r+0x62>
 800a576:	230c      	movs	r3, #12
 800a578:	603b      	str	r3, [r7, #0]
 800a57a:	2340      	movs	r3, #64	; 0x40
 800a57c:	2001      	movs	r0, #1
 800a57e:	89a2      	ldrh	r2, [r4, #12]
 800a580:	4240      	negs	r0, r0
 800a582:	4313      	orrs	r3, r2
 800a584:	81a3      	strh	r3, [r4, #12]
 800a586:	b005      	add	sp, #20
 800a588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a58a:	9a02      	ldr	r2, [sp, #8]
 800a58c:	6921      	ldr	r1, [r4, #16]
 800a58e:	f7fc fa17 	bl	80069c0 <memcpy>
 800a592:	89a3      	ldrh	r3, [r4, #12]
 800a594:	4a14      	ldr	r2, [pc, #80]	; (800a5e8 <__ssputs_r+0xc0>)
 800a596:	401a      	ands	r2, r3
 800a598:	2380      	movs	r3, #128	; 0x80
 800a59a:	4313      	orrs	r3, r2
 800a59c:	81a3      	strh	r3, [r4, #12]
 800a59e:	9b02      	ldr	r3, [sp, #8]
 800a5a0:	6126      	str	r6, [r4, #16]
 800a5a2:	18f6      	adds	r6, r6, r3
 800a5a4:	6026      	str	r6, [r4, #0]
 800a5a6:	6165      	str	r5, [r4, #20]
 800a5a8:	9e01      	ldr	r6, [sp, #4]
 800a5aa:	1aed      	subs	r5, r5, r3
 800a5ac:	60a5      	str	r5, [r4, #8]
 800a5ae:	9b01      	ldr	r3, [sp, #4]
 800a5b0:	429e      	cmp	r6, r3
 800a5b2:	d900      	bls.n	800a5b6 <__ssputs_r+0x8e>
 800a5b4:	9e01      	ldr	r6, [sp, #4]
 800a5b6:	0032      	movs	r2, r6
 800a5b8:	9903      	ldr	r1, [sp, #12]
 800a5ba:	6820      	ldr	r0, [r4, #0]
 800a5bc:	f000 f96d 	bl	800a89a <memmove>
 800a5c0:	68a3      	ldr	r3, [r4, #8]
 800a5c2:	2000      	movs	r0, #0
 800a5c4:	1b9b      	subs	r3, r3, r6
 800a5c6:	60a3      	str	r3, [r4, #8]
 800a5c8:	6823      	ldr	r3, [r4, #0]
 800a5ca:	199e      	adds	r6, r3, r6
 800a5cc:	6026      	str	r6, [r4, #0]
 800a5ce:	e7da      	b.n	800a586 <__ssputs_r+0x5e>
 800a5d0:	002a      	movs	r2, r5
 800a5d2:	0038      	movs	r0, r7
 800a5d4:	f000 f974 	bl	800a8c0 <_realloc_r>
 800a5d8:	1e06      	subs	r6, r0, #0
 800a5da:	d1e0      	bne.n	800a59e <__ssputs_r+0x76>
 800a5dc:	0038      	movs	r0, r7
 800a5de:	6921      	ldr	r1, [r4, #16]
 800a5e0:	f7fc fa00 	bl	80069e4 <_free_r>
 800a5e4:	e7c7      	b.n	800a576 <__ssputs_r+0x4e>
 800a5e6:	46c0      	nop			; (mov r8, r8)
 800a5e8:	fffffb7f 	.word	0xfffffb7f

0800a5ec <_svfiprintf_r>:
 800a5ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5ee:	b0a1      	sub	sp, #132	; 0x84
 800a5f0:	9003      	str	r0, [sp, #12]
 800a5f2:	001d      	movs	r5, r3
 800a5f4:	898b      	ldrh	r3, [r1, #12]
 800a5f6:	000f      	movs	r7, r1
 800a5f8:	0016      	movs	r6, r2
 800a5fa:	061b      	lsls	r3, r3, #24
 800a5fc:	d511      	bpl.n	800a622 <_svfiprintf_r+0x36>
 800a5fe:	690b      	ldr	r3, [r1, #16]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d10e      	bne.n	800a622 <_svfiprintf_r+0x36>
 800a604:	2140      	movs	r1, #64	; 0x40
 800a606:	f7fc fa59 	bl	8006abc <_malloc_r>
 800a60a:	6038      	str	r0, [r7, #0]
 800a60c:	6138      	str	r0, [r7, #16]
 800a60e:	2800      	cmp	r0, #0
 800a610:	d105      	bne.n	800a61e <_svfiprintf_r+0x32>
 800a612:	230c      	movs	r3, #12
 800a614:	9a03      	ldr	r2, [sp, #12]
 800a616:	3801      	subs	r0, #1
 800a618:	6013      	str	r3, [r2, #0]
 800a61a:	b021      	add	sp, #132	; 0x84
 800a61c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a61e:	2340      	movs	r3, #64	; 0x40
 800a620:	617b      	str	r3, [r7, #20]
 800a622:	2300      	movs	r3, #0
 800a624:	ac08      	add	r4, sp, #32
 800a626:	6163      	str	r3, [r4, #20]
 800a628:	3320      	adds	r3, #32
 800a62a:	7663      	strb	r3, [r4, #25]
 800a62c:	3310      	adds	r3, #16
 800a62e:	76a3      	strb	r3, [r4, #26]
 800a630:	9507      	str	r5, [sp, #28]
 800a632:	0035      	movs	r5, r6
 800a634:	782b      	ldrb	r3, [r5, #0]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d001      	beq.n	800a63e <_svfiprintf_r+0x52>
 800a63a:	2b25      	cmp	r3, #37	; 0x25
 800a63c:	d147      	bne.n	800a6ce <_svfiprintf_r+0xe2>
 800a63e:	1bab      	subs	r3, r5, r6
 800a640:	9305      	str	r3, [sp, #20]
 800a642:	42b5      	cmp	r5, r6
 800a644:	d00c      	beq.n	800a660 <_svfiprintf_r+0x74>
 800a646:	0032      	movs	r2, r6
 800a648:	0039      	movs	r1, r7
 800a64a:	9803      	ldr	r0, [sp, #12]
 800a64c:	f7ff ff6c 	bl	800a528 <__ssputs_r>
 800a650:	1c43      	adds	r3, r0, #1
 800a652:	d100      	bne.n	800a656 <_svfiprintf_r+0x6a>
 800a654:	e0ae      	b.n	800a7b4 <_svfiprintf_r+0x1c8>
 800a656:	6962      	ldr	r2, [r4, #20]
 800a658:	9b05      	ldr	r3, [sp, #20]
 800a65a:	4694      	mov	ip, r2
 800a65c:	4463      	add	r3, ip
 800a65e:	6163      	str	r3, [r4, #20]
 800a660:	782b      	ldrb	r3, [r5, #0]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d100      	bne.n	800a668 <_svfiprintf_r+0x7c>
 800a666:	e0a5      	b.n	800a7b4 <_svfiprintf_r+0x1c8>
 800a668:	2201      	movs	r2, #1
 800a66a:	2300      	movs	r3, #0
 800a66c:	4252      	negs	r2, r2
 800a66e:	6062      	str	r2, [r4, #4]
 800a670:	a904      	add	r1, sp, #16
 800a672:	3254      	adds	r2, #84	; 0x54
 800a674:	1852      	adds	r2, r2, r1
 800a676:	1c6e      	adds	r6, r5, #1
 800a678:	6023      	str	r3, [r4, #0]
 800a67a:	60e3      	str	r3, [r4, #12]
 800a67c:	60a3      	str	r3, [r4, #8]
 800a67e:	7013      	strb	r3, [r2, #0]
 800a680:	65a3      	str	r3, [r4, #88]	; 0x58
 800a682:	2205      	movs	r2, #5
 800a684:	7831      	ldrb	r1, [r6, #0]
 800a686:	4854      	ldr	r0, [pc, #336]	; (800a7d8 <_svfiprintf_r+0x1ec>)
 800a688:	f7ff fa3c 	bl	8009b04 <memchr>
 800a68c:	1c75      	adds	r5, r6, #1
 800a68e:	2800      	cmp	r0, #0
 800a690:	d11f      	bne.n	800a6d2 <_svfiprintf_r+0xe6>
 800a692:	6822      	ldr	r2, [r4, #0]
 800a694:	06d3      	lsls	r3, r2, #27
 800a696:	d504      	bpl.n	800a6a2 <_svfiprintf_r+0xb6>
 800a698:	2353      	movs	r3, #83	; 0x53
 800a69a:	a904      	add	r1, sp, #16
 800a69c:	185b      	adds	r3, r3, r1
 800a69e:	2120      	movs	r1, #32
 800a6a0:	7019      	strb	r1, [r3, #0]
 800a6a2:	0713      	lsls	r3, r2, #28
 800a6a4:	d504      	bpl.n	800a6b0 <_svfiprintf_r+0xc4>
 800a6a6:	2353      	movs	r3, #83	; 0x53
 800a6a8:	a904      	add	r1, sp, #16
 800a6aa:	185b      	adds	r3, r3, r1
 800a6ac:	212b      	movs	r1, #43	; 0x2b
 800a6ae:	7019      	strb	r1, [r3, #0]
 800a6b0:	7833      	ldrb	r3, [r6, #0]
 800a6b2:	2b2a      	cmp	r3, #42	; 0x2a
 800a6b4:	d016      	beq.n	800a6e4 <_svfiprintf_r+0xf8>
 800a6b6:	0035      	movs	r5, r6
 800a6b8:	2100      	movs	r1, #0
 800a6ba:	200a      	movs	r0, #10
 800a6bc:	68e3      	ldr	r3, [r4, #12]
 800a6be:	782a      	ldrb	r2, [r5, #0]
 800a6c0:	1c6e      	adds	r6, r5, #1
 800a6c2:	3a30      	subs	r2, #48	; 0x30
 800a6c4:	2a09      	cmp	r2, #9
 800a6c6:	d94e      	bls.n	800a766 <_svfiprintf_r+0x17a>
 800a6c8:	2900      	cmp	r1, #0
 800a6ca:	d111      	bne.n	800a6f0 <_svfiprintf_r+0x104>
 800a6cc:	e017      	b.n	800a6fe <_svfiprintf_r+0x112>
 800a6ce:	3501      	adds	r5, #1
 800a6d0:	e7b0      	b.n	800a634 <_svfiprintf_r+0x48>
 800a6d2:	4b41      	ldr	r3, [pc, #260]	; (800a7d8 <_svfiprintf_r+0x1ec>)
 800a6d4:	6822      	ldr	r2, [r4, #0]
 800a6d6:	1ac0      	subs	r0, r0, r3
 800a6d8:	2301      	movs	r3, #1
 800a6da:	4083      	lsls	r3, r0
 800a6dc:	4313      	orrs	r3, r2
 800a6de:	002e      	movs	r6, r5
 800a6e0:	6023      	str	r3, [r4, #0]
 800a6e2:	e7ce      	b.n	800a682 <_svfiprintf_r+0x96>
 800a6e4:	9b07      	ldr	r3, [sp, #28]
 800a6e6:	1d19      	adds	r1, r3, #4
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	9107      	str	r1, [sp, #28]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	db01      	blt.n	800a6f4 <_svfiprintf_r+0x108>
 800a6f0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6f2:	e004      	b.n	800a6fe <_svfiprintf_r+0x112>
 800a6f4:	425b      	negs	r3, r3
 800a6f6:	60e3      	str	r3, [r4, #12]
 800a6f8:	2302      	movs	r3, #2
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	6023      	str	r3, [r4, #0]
 800a6fe:	782b      	ldrb	r3, [r5, #0]
 800a700:	2b2e      	cmp	r3, #46	; 0x2e
 800a702:	d10a      	bne.n	800a71a <_svfiprintf_r+0x12e>
 800a704:	786b      	ldrb	r3, [r5, #1]
 800a706:	2b2a      	cmp	r3, #42	; 0x2a
 800a708:	d135      	bne.n	800a776 <_svfiprintf_r+0x18a>
 800a70a:	9b07      	ldr	r3, [sp, #28]
 800a70c:	3502      	adds	r5, #2
 800a70e:	1d1a      	adds	r2, r3, #4
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	9207      	str	r2, [sp, #28]
 800a714:	2b00      	cmp	r3, #0
 800a716:	db2b      	blt.n	800a770 <_svfiprintf_r+0x184>
 800a718:	9309      	str	r3, [sp, #36]	; 0x24
 800a71a:	4e30      	ldr	r6, [pc, #192]	; (800a7dc <_svfiprintf_r+0x1f0>)
 800a71c:	2203      	movs	r2, #3
 800a71e:	0030      	movs	r0, r6
 800a720:	7829      	ldrb	r1, [r5, #0]
 800a722:	f7ff f9ef 	bl	8009b04 <memchr>
 800a726:	2800      	cmp	r0, #0
 800a728:	d006      	beq.n	800a738 <_svfiprintf_r+0x14c>
 800a72a:	2340      	movs	r3, #64	; 0x40
 800a72c:	1b80      	subs	r0, r0, r6
 800a72e:	4083      	lsls	r3, r0
 800a730:	6822      	ldr	r2, [r4, #0]
 800a732:	3501      	adds	r5, #1
 800a734:	4313      	orrs	r3, r2
 800a736:	6023      	str	r3, [r4, #0]
 800a738:	7829      	ldrb	r1, [r5, #0]
 800a73a:	2206      	movs	r2, #6
 800a73c:	4828      	ldr	r0, [pc, #160]	; (800a7e0 <_svfiprintf_r+0x1f4>)
 800a73e:	1c6e      	adds	r6, r5, #1
 800a740:	7621      	strb	r1, [r4, #24]
 800a742:	f7ff f9df 	bl	8009b04 <memchr>
 800a746:	2800      	cmp	r0, #0
 800a748:	d03c      	beq.n	800a7c4 <_svfiprintf_r+0x1d8>
 800a74a:	4b26      	ldr	r3, [pc, #152]	; (800a7e4 <_svfiprintf_r+0x1f8>)
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d125      	bne.n	800a79c <_svfiprintf_r+0x1b0>
 800a750:	2207      	movs	r2, #7
 800a752:	9b07      	ldr	r3, [sp, #28]
 800a754:	3307      	adds	r3, #7
 800a756:	4393      	bics	r3, r2
 800a758:	3308      	adds	r3, #8
 800a75a:	9307      	str	r3, [sp, #28]
 800a75c:	6963      	ldr	r3, [r4, #20]
 800a75e:	9a04      	ldr	r2, [sp, #16]
 800a760:	189b      	adds	r3, r3, r2
 800a762:	6163      	str	r3, [r4, #20]
 800a764:	e765      	b.n	800a632 <_svfiprintf_r+0x46>
 800a766:	4343      	muls	r3, r0
 800a768:	0035      	movs	r5, r6
 800a76a:	2101      	movs	r1, #1
 800a76c:	189b      	adds	r3, r3, r2
 800a76e:	e7a6      	b.n	800a6be <_svfiprintf_r+0xd2>
 800a770:	2301      	movs	r3, #1
 800a772:	425b      	negs	r3, r3
 800a774:	e7d0      	b.n	800a718 <_svfiprintf_r+0x12c>
 800a776:	2300      	movs	r3, #0
 800a778:	200a      	movs	r0, #10
 800a77a:	001a      	movs	r2, r3
 800a77c:	3501      	adds	r5, #1
 800a77e:	6063      	str	r3, [r4, #4]
 800a780:	7829      	ldrb	r1, [r5, #0]
 800a782:	1c6e      	adds	r6, r5, #1
 800a784:	3930      	subs	r1, #48	; 0x30
 800a786:	2909      	cmp	r1, #9
 800a788:	d903      	bls.n	800a792 <_svfiprintf_r+0x1a6>
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d0c5      	beq.n	800a71a <_svfiprintf_r+0x12e>
 800a78e:	9209      	str	r2, [sp, #36]	; 0x24
 800a790:	e7c3      	b.n	800a71a <_svfiprintf_r+0x12e>
 800a792:	4342      	muls	r2, r0
 800a794:	0035      	movs	r5, r6
 800a796:	2301      	movs	r3, #1
 800a798:	1852      	adds	r2, r2, r1
 800a79a:	e7f1      	b.n	800a780 <_svfiprintf_r+0x194>
 800a79c:	ab07      	add	r3, sp, #28
 800a79e:	9300      	str	r3, [sp, #0]
 800a7a0:	003a      	movs	r2, r7
 800a7a2:	0021      	movs	r1, r4
 800a7a4:	4b10      	ldr	r3, [pc, #64]	; (800a7e8 <_svfiprintf_r+0x1fc>)
 800a7a6:	9803      	ldr	r0, [sp, #12]
 800a7a8:	f7fc faa8 	bl	8006cfc <_printf_float>
 800a7ac:	9004      	str	r0, [sp, #16]
 800a7ae:	9b04      	ldr	r3, [sp, #16]
 800a7b0:	3301      	adds	r3, #1
 800a7b2:	d1d3      	bne.n	800a75c <_svfiprintf_r+0x170>
 800a7b4:	89bb      	ldrh	r3, [r7, #12]
 800a7b6:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a7b8:	065b      	lsls	r3, r3, #25
 800a7ba:	d400      	bmi.n	800a7be <_svfiprintf_r+0x1d2>
 800a7bc:	e72d      	b.n	800a61a <_svfiprintf_r+0x2e>
 800a7be:	2001      	movs	r0, #1
 800a7c0:	4240      	negs	r0, r0
 800a7c2:	e72a      	b.n	800a61a <_svfiprintf_r+0x2e>
 800a7c4:	ab07      	add	r3, sp, #28
 800a7c6:	9300      	str	r3, [sp, #0]
 800a7c8:	003a      	movs	r2, r7
 800a7ca:	0021      	movs	r1, r4
 800a7cc:	4b06      	ldr	r3, [pc, #24]	; (800a7e8 <_svfiprintf_r+0x1fc>)
 800a7ce:	9803      	ldr	r0, [sp, #12]
 800a7d0:	f7fc fd46 	bl	8007260 <_printf_i>
 800a7d4:	e7ea      	b.n	800a7ac <_svfiprintf_r+0x1c0>
 800a7d6:	46c0      	nop			; (mov r8, r8)
 800a7d8:	0800b9a4 	.word	0x0800b9a4
 800a7dc:	0800b9aa 	.word	0x0800b9aa
 800a7e0:	0800b9ae 	.word	0x0800b9ae
 800a7e4:	08006cfd 	.word	0x08006cfd
 800a7e8:	0800a529 	.word	0x0800a529

0800a7ec <nan>:
 800a7ec:	2000      	movs	r0, #0
 800a7ee:	4901      	ldr	r1, [pc, #4]	; (800a7f4 <nan+0x8>)
 800a7f0:	4770      	bx	lr
 800a7f2:	46c0      	nop			; (mov r8, r8)
 800a7f4:	7ff80000 	.word	0x7ff80000

0800a7f8 <strncmp>:
 800a7f8:	b530      	push	{r4, r5, lr}
 800a7fa:	0005      	movs	r5, r0
 800a7fc:	1e10      	subs	r0, r2, #0
 800a7fe:	d008      	beq.n	800a812 <strncmp+0x1a>
 800a800:	2400      	movs	r4, #0
 800a802:	3a01      	subs	r2, #1
 800a804:	5d2b      	ldrb	r3, [r5, r4]
 800a806:	5d08      	ldrb	r0, [r1, r4]
 800a808:	4283      	cmp	r3, r0
 800a80a:	d101      	bne.n	800a810 <strncmp+0x18>
 800a80c:	4294      	cmp	r4, r2
 800a80e:	d101      	bne.n	800a814 <strncmp+0x1c>
 800a810:	1a18      	subs	r0, r3, r0
 800a812:	bd30      	pop	{r4, r5, pc}
 800a814:	3401      	adds	r4, #1
 800a816:	2b00      	cmp	r3, #0
 800a818:	d1f4      	bne.n	800a804 <strncmp+0xc>
 800a81a:	e7f9      	b.n	800a810 <strncmp+0x18>

0800a81c <__ascii_wctomb>:
 800a81c:	0003      	movs	r3, r0
 800a81e:	1e08      	subs	r0, r1, #0
 800a820:	d005      	beq.n	800a82e <__ascii_wctomb+0x12>
 800a822:	2aff      	cmp	r2, #255	; 0xff
 800a824:	d904      	bls.n	800a830 <__ascii_wctomb+0x14>
 800a826:	228a      	movs	r2, #138	; 0x8a
 800a828:	2001      	movs	r0, #1
 800a82a:	601a      	str	r2, [r3, #0]
 800a82c:	4240      	negs	r0, r0
 800a82e:	4770      	bx	lr
 800a830:	2001      	movs	r0, #1
 800a832:	700a      	strb	r2, [r1, #0]
 800a834:	e7fb      	b.n	800a82e <__ascii_wctomb+0x12>
	...

0800a838 <__assert_func>:
 800a838:	b530      	push	{r4, r5, lr}
 800a83a:	0014      	movs	r4, r2
 800a83c:	001a      	movs	r2, r3
 800a83e:	4b09      	ldr	r3, [pc, #36]	; (800a864 <__assert_func+0x2c>)
 800a840:	0005      	movs	r5, r0
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	b085      	sub	sp, #20
 800a846:	68d8      	ldr	r0, [r3, #12]
 800a848:	4b07      	ldr	r3, [pc, #28]	; (800a868 <__assert_func+0x30>)
 800a84a:	2c00      	cmp	r4, #0
 800a84c:	d101      	bne.n	800a852 <__assert_func+0x1a>
 800a84e:	4b07      	ldr	r3, [pc, #28]	; (800a86c <__assert_func+0x34>)
 800a850:	001c      	movs	r4, r3
 800a852:	9301      	str	r3, [sp, #4]
 800a854:	9100      	str	r1, [sp, #0]
 800a856:	002b      	movs	r3, r5
 800a858:	4905      	ldr	r1, [pc, #20]	; (800a870 <__assert_func+0x38>)
 800a85a:	9402      	str	r4, [sp, #8]
 800a85c:	f000 f80a 	bl	800a874 <fiprintf>
 800a860:	f000 fa8c 	bl	800ad7c <abort>
 800a864:	2000000c 	.word	0x2000000c
 800a868:	0800b9b5 	.word	0x0800b9b5
 800a86c:	0800b9f0 	.word	0x0800b9f0
 800a870:	0800b9c2 	.word	0x0800b9c2

0800a874 <fiprintf>:
 800a874:	b40e      	push	{r1, r2, r3}
 800a876:	b503      	push	{r0, r1, lr}
 800a878:	0001      	movs	r1, r0
 800a87a:	ab03      	add	r3, sp, #12
 800a87c:	4804      	ldr	r0, [pc, #16]	; (800a890 <fiprintf+0x1c>)
 800a87e:	cb04      	ldmia	r3!, {r2}
 800a880:	6800      	ldr	r0, [r0, #0]
 800a882:	9301      	str	r3, [sp, #4]
 800a884:	f000 f872 	bl	800a96c <_vfiprintf_r>
 800a888:	b002      	add	sp, #8
 800a88a:	bc08      	pop	{r3}
 800a88c:	b003      	add	sp, #12
 800a88e:	4718      	bx	r3
 800a890:	2000000c 	.word	0x2000000c

0800a894 <__retarget_lock_init_recursive>:
 800a894:	4770      	bx	lr

0800a896 <__retarget_lock_acquire_recursive>:
 800a896:	4770      	bx	lr

0800a898 <__retarget_lock_release_recursive>:
 800a898:	4770      	bx	lr

0800a89a <memmove>:
 800a89a:	b510      	push	{r4, lr}
 800a89c:	4288      	cmp	r0, r1
 800a89e:	d902      	bls.n	800a8a6 <memmove+0xc>
 800a8a0:	188b      	adds	r3, r1, r2
 800a8a2:	4298      	cmp	r0, r3
 800a8a4:	d303      	bcc.n	800a8ae <memmove+0x14>
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	e007      	b.n	800a8ba <memmove+0x20>
 800a8aa:	5c8b      	ldrb	r3, [r1, r2]
 800a8ac:	5483      	strb	r3, [r0, r2]
 800a8ae:	3a01      	subs	r2, #1
 800a8b0:	d2fb      	bcs.n	800a8aa <memmove+0x10>
 800a8b2:	bd10      	pop	{r4, pc}
 800a8b4:	5ccc      	ldrb	r4, [r1, r3]
 800a8b6:	54c4      	strb	r4, [r0, r3]
 800a8b8:	3301      	adds	r3, #1
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d1fa      	bne.n	800a8b4 <memmove+0x1a>
 800a8be:	e7f8      	b.n	800a8b2 <memmove+0x18>

0800a8c0 <_realloc_r>:
 800a8c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8c2:	0007      	movs	r7, r0
 800a8c4:	000e      	movs	r6, r1
 800a8c6:	0014      	movs	r4, r2
 800a8c8:	2900      	cmp	r1, #0
 800a8ca:	d105      	bne.n	800a8d8 <_realloc_r+0x18>
 800a8cc:	0011      	movs	r1, r2
 800a8ce:	f7fc f8f5 	bl	8006abc <_malloc_r>
 800a8d2:	0005      	movs	r5, r0
 800a8d4:	0028      	movs	r0, r5
 800a8d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a8d8:	2a00      	cmp	r2, #0
 800a8da:	d103      	bne.n	800a8e4 <_realloc_r+0x24>
 800a8dc:	f7fc f882 	bl	80069e4 <_free_r>
 800a8e0:	0025      	movs	r5, r4
 800a8e2:	e7f7      	b.n	800a8d4 <_realloc_r+0x14>
 800a8e4:	f000 fc8c 	bl	800b200 <_malloc_usable_size_r>
 800a8e8:	9001      	str	r0, [sp, #4]
 800a8ea:	4284      	cmp	r4, r0
 800a8ec:	d803      	bhi.n	800a8f6 <_realloc_r+0x36>
 800a8ee:	0035      	movs	r5, r6
 800a8f0:	0843      	lsrs	r3, r0, #1
 800a8f2:	42a3      	cmp	r3, r4
 800a8f4:	d3ee      	bcc.n	800a8d4 <_realloc_r+0x14>
 800a8f6:	0021      	movs	r1, r4
 800a8f8:	0038      	movs	r0, r7
 800a8fa:	f7fc f8df 	bl	8006abc <_malloc_r>
 800a8fe:	1e05      	subs	r5, r0, #0
 800a900:	d0e8      	beq.n	800a8d4 <_realloc_r+0x14>
 800a902:	9b01      	ldr	r3, [sp, #4]
 800a904:	0022      	movs	r2, r4
 800a906:	429c      	cmp	r4, r3
 800a908:	d900      	bls.n	800a90c <_realloc_r+0x4c>
 800a90a:	001a      	movs	r2, r3
 800a90c:	0031      	movs	r1, r6
 800a90e:	0028      	movs	r0, r5
 800a910:	f7fc f856 	bl	80069c0 <memcpy>
 800a914:	0031      	movs	r1, r6
 800a916:	0038      	movs	r0, r7
 800a918:	f7fc f864 	bl	80069e4 <_free_r>
 800a91c:	e7da      	b.n	800a8d4 <_realloc_r+0x14>

0800a91e <__sfputc_r>:
 800a91e:	6893      	ldr	r3, [r2, #8]
 800a920:	b510      	push	{r4, lr}
 800a922:	3b01      	subs	r3, #1
 800a924:	6093      	str	r3, [r2, #8]
 800a926:	2b00      	cmp	r3, #0
 800a928:	da04      	bge.n	800a934 <__sfputc_r+0x16>
 800a92a:	6994      	ldr	r4, [r2, #24]
 800a92c:	42a3      	cmp	r3, r4
 800a92e:	db07      	blt.n	800a940 <__sfputc_r+0x22>
 800a930:	290a      	cmp	r1, #10
 800a932:	d005      	beq.n	800a940 <__sfputc_r+0x22>
 800a934:	6813      	ldr	r3, [r2, #0]
 800a936:	1c58      	adds	r0, r3, #1
 800a938:	6010      	str	r0, [r2, #0]
 800a93a:	7019      	strb	r1, [r3, #0]
 800a93c:	0008      	movs	r0, r1
 800a93e:	bd10      	pop	{r4, pc}
 800a940:	f000 f94e 	bl	800abe0 <__swbuf_r>
 800a944:	0001      	movs	r1, r0
 800a946:	e7f9      	b.n	800a93c <__sfputc_r+0x1e>

0800a948 <__sfputs_r>:
 800a948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a94a:	0006      	movs	r6, r0
 800a94c:	000f      	movs	r7, r1
 800a94e:	0014      	movs	r4, r2
 800a950:	18d5      	adds	r5, r2, r3
 800a952:	42ac      	cmp	r4, r5
 800a954:	d101      	bne.n	800a95a <__sfputs_r+0x12>
 800a956:	2000      	movs	r0, #0
 800a958:	e007      	b.n	800a96a <__sfputs_r+0x22>
 800a95a:	7821      	ldrb	r1, [r4, #0]
 800a95c:	003a      	movs	r2, r7
 800a95e:	0030      	movs	r0, r6
 800a960:	f7ff ffdd 	bl	800a91e <__sfputc_r>
 800a964:	3401      	adds	r4, #1
 800a966:	1c43      	adds	r3, r0, #1
 800a968:	d1f3      	bne.n	800a952 <__sfputs_r+0xa>
 800a96a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a96c <_vfiprintf_r>:
 800a96c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a96e:	b0a1      	sub	sp, #132	; 0x84
 800a970:	0006      	movs	r6, r0
 800a972:	000c      	movs	r4, r1
 800a974:	001f      	movs	r7, r3
 800a976:	9203      	str	r2, [sp, #12]
 800a978:	2800      	cmp	r0, #0
 800a97a:	d004      	beq.n	800a986 <_vfiprintf_r+0x1a>
 800a97c:	6983      	ldr	r3, [r0, #24]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d101      	bne.n	800a986 <_vfiprintf_r+0x1a>
 800a982:	f000 fb31 	bl	800afe8 <__sinit>
 800a986:	4b8e      	ldr	r3, [pc, #568]	; (800abc0 <_vfiprintf_r+0x254>)
 800a988:	429c      	cmp	r4, r3
 800a98a:	d11c      	bne.n	800a9c6 <_vfiprintf_r+0x5a>
 800a98c:	6874      	ldr	r4, [r6, #4]
 800a98e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a990:	07db      	lsls	r3, r3, #31
 800a992:	d405      	bmi.n	800a9a0 <_vfiprintf_r+0x34>
 800a994:	89a3      	ldrh	r3, [r4, #12]
 800a996:	059b      	lsls	r3, r3, #22
 800a998:	d402      	bmi.n	800a9a0 <_vfiprintf_r+0x34>
 800a99a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a99c:	f7ff ff7b 	bl	800a896 <__retarget_lock_acquire_recursive>
 800a9a0:	89a3      	ldrh	r3, [r4, #12]
 800a9a2:	071b      	lsls	r3, r3, #28
 800a9a4:	d502      	bpl.n	800a9ac <_vfiprintf_r+0x40>
 800a9a6:	6923      	ldr	r3, [r4, #16]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d11d      	bne.n	800a9e8 <_vfiprintf_r+0x7c>
 800a9ac:	0021      	movs	r1, r4
 800a9ae:	0030      	movs	r0, r6
 800a9b0:	f000 f96c 	bl	800ac8c <__swsetup_r>
 800a9b4:	2800      	cmp	r0, #0
 800a9b6:	d017      	beq.n	800a9e8 <_vfiprintf_r+0x7c>
 800a9b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a9ba:	07db      	lsls	r3, r3, #31
 800a9bc:	d50d      	bpl.n	800a9da <_vfiprintf_r+0x6e>
 800a9be:	2001      	movs	r0, #1
 800a9c0:	4240      	negs	r0, r0
 800a9c2:	b021      	add	sp, #132	; 0x84
 800a9c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9c6:	4b7f      	ldr	r3, [pc, #508]	; (800abc4 <_vfiprintf_r+0x258>)
 800a9c8:	429c      	cmp	r4, r3
 800a9ca:	d101      	bne.n	800a9d0 <_vfiprintf_r+0x64>
 800a9cc:	68b4      	ldr	r4, [r6, #8]
 800a9ce:	e7de      	b.n	800a98e <_vfiprintf_r+0x22>
 800a9d0:	4b7d      	ldr	r3, [pc, #500]	; (800abc8 <_vfiprintf_r+0x25c>)
 800a9d2:	429c      	cmp	r4, r3
 800a9d4:	d1db      	bne.n	800a98e <_vfiprintf_r+0x22>
 800a9d6:	68f4      	ldr	r4, [r6, #12]
 800a9d8:	e7d9      	b.n	800a98e <_vfiprintf_r+0x22>
 800a9da:	89a3      	ldrh	r3, [r4, #12]
 800a9dc:	059b      	lsls	r3, r3, #22
 800a9de:	d4ee      	bmi.n	800a9be <_vfiprintf_r+0x52>
 800a9e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9e2:	f7ff ff59 	bl	800a898 <__retarget_lock_release_recursive>
 800a9e6:	e7ea      	b.n	800a9be <_vfiprintf_r+0x52>
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	ad08      	add	r5, sp, #32
 800a9ec:	616b      	str	r3, [r5, #20]
 800a9ee:	3320      	adds	r3, #32
 800a9f0:	766b      	strb	r3, [r5, #25]
 800a9f2:	3310      	adds	r3, #16
 800a9f4:	76ab      	strb	r3, [r5, #26]
 800a9f6:	9707      	str	r7, [sp, #28]
 800a9f8:	9f03      	ldr	r7, [sp, #12]
 800a9fa:	783b      	ldrb	r3, [r7, #0]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d001      	beq.n	800aa04 <_vfiprintf_r+0x98>
 800aa00:	2b25      	cmp	r3, #37	; 0x25
 800aa02:	d14e      	bne.n	800aaa2 <_vfiprintf_r+0x136>
 800aa04:	9b03      	ldr	r3, [sp, #12]
 800aa06:	1afb      	subs	r3, r7, r3
 800aa08:	9305      	str	r3, [sp, #20]
 800aa0a:	9b03      	ldr	r3, [sp, #12]
 800aa0c:	429f      	cmp	r7, r3
 800aa0e:	d00d      	beq.n	800aa2c <_vfiprintf_r+0xc0>
 800aa10:	9b05      	ldr	r3, [sp, #20]
 800aa12:	0021      	movs	r1, r4
 800aa14:	0030      	movs	r0, r6
 800aa16:	9a03      	ldr	r2, [sp, #12]
 800aa18:	f7ff ff96 	bl	800a948 <__sfputs_r>
 800aa1c:	1c43      	adds	r3, r0, #1
 800aa1e:	d100      	bne.n	800aa22 <_vfiprintf_r+0xb6>
 800aa20:	e0b5      	b.n	800ab8e <_vfiprintf_r+0x222>
 800aa22:	696a      	ldr	r2, [r5, #20]
 800aa24:	9b05      	ldr	r3, [sp, #20]
 800aa26:	4694      	mov	ip, r2
 800aa28:	4463      	add	r3, ip
 800aa2a:	616b      	str	r3, [r5, #20]
 800aa2c:	783b      	ldrb	r3, [r7, #0]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d100      	bne.n	800aa34 <_vfiprintf_r+0xc8>
 800aa32:	e0ac      	b.n	800ab8e <_vfiprintf_r+0x222>
 800aa34:	2201      	movs	r2, #1
 800aa36:	1c7b      	adds	r3, r7, #1
 800aa38:	9303      	str	r3, [sp, #12]
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	4252      	negs	r2, r2
 800aa3e:	606a      	str	r2, [r5, #4]
 800aa40:	a904      	add	r1, sp, #16
 800aa42:	3254      	adds	r2, #84	; 0x54
 800aa44:	1852      	adds	r2, r2, r1
 800aa46:	602b      	str	r3, [r5, #0]
 800aa48:	60eb      	str	r3, [r5, #12]
 800aa4a:	60ab      	str	r3, [r5, #8]
 800aa4c:	7013      	strb	r3, [r2, #0]
 800aa4e:	65ab      	str	r3, [r5, #88]	; 0x58
 800aa50:	9b03      	ldr	r3, [sp, #12]
 800aa52:	2205      	movs	r2, #5
 800aa54:	7819      	ldrb	r1, [r3, #0]
 800aa56:	485d      	ldr	r0, [pc, #372]	; (800abcc <_vfiprintf_r+0x260>)
 800aa58:	f7ff f854 	bl	8009b04 <memchr>
 800aa5c:	9b03      	ldr	r3, [sp, #12]
 800aa5e:	1c5f      	adds	r7, r3, #1
 800aa60:	2800      	cmp	r0, #0
 800aa62:	d120      	bne.n	800aaa6 <_vfiprintf_r+0x13a>
 800aa64:	682a      	ldr	r2, [r5, #0]
 800aa66:	06d3      	lsls	r3, r2, #27
 800aa68:	d504      	bpl.n	800aa74 <_vfiprintf_r+0x108>
 800aa6a:	2353      	movs	r3, #83	; 0x53
 800aa6c:	a904      	add	r1, sp, #16
 800aa6e:	185b      	adds	r3, r3, r1
 800aa70:	2120      	movs	r1, #32
 800aa72:	7019      	strb	r1, [r3, #0]
 800aa74:	0713      	lsls	r3, r2, #28
 800aa76:	d504      	bpl.n	800aa82 <_vfiprintf_r+0x116>
 800aa78:	2353      	movs	r3, #83	; 0x53
 800aa7a:	a904      	add	r1, sp, #16
 800aa7c:	185b      	adds	r3, r3, r1
 800aa7e:	212b      	movs	r1, #43	; 0x2b
 800aa80:	7019      	strb	r1, [r3, #0]
 800aa82:	9b03      	ldr	r3, [sp, #12]
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	2b2a      	cmp	r3, #42	; 0x2a
 800aa88:	d016      	beq.n	800aab8 <_vfiprintf_r+0x14c>
 800aa8a:	2100      	movs	r1, #0
 800aa8c:	68eb      	ldr	r3, [r5, #12]
 800aa8e:	9f03      	ldr	r7, [sp, #12]
 800aa90:	783a      	ldrb	r2, [r7, #0]
 800aa92:	1c78      	adds	r0, r7, #1
 800aa94:	3a30      	subs	r2, #48	; 0x30
 800aa96:	4684      	mov	ip, r0
 800aa98:	2a09      	cmp	r2, #9
 800aa9a:	d94f      	bls.n	800ab3c <_vfiprintf_r+0x1d0>
 800aa9c:	2900      	cmp	r1, #0
 800aa9e:	d111      	bne.n	800aac4 <_vfiprintf_r+0x158>
 800aaa0:	e017      	b.n	800aad2 <_vfiprintf_r+0x166>
 800aaa2:	3701      	adds	r7, #1
 800aaa4:	e7a9      	b.n	800a9fa <_vfiprintf_r+0x8e>
 800aaa6:	4b49      	ldr	r3, [pc, #292]	; (800abcc <_vfiprintf_r+0x260>)
 800aaa8:	682a      	ldr	r2, [r5, #0]
 800aaaa:	1ac0      	subs	r0, r0, r3
 800aaac:	2301      	movs	r3, #1
 800aaae:	4083      	lsls	r3, r0
 800aab0:	4313      	orrs	r3, r2
 800aab2:	602b      	str	r3, [r5, #0]
 800aab4:	9703      	str	r7, [sp, #12]
 800aab6:	e7cb      	b.n	800aa50 <_vfiprintf_r+0xe4>
 800aab8:	9b07      	ldr	r3, [sp, #28]
 800aaba:	1d19      	adds	r1, r3, #4
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	9107      	str	r1, [sp, #28]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	db01      	blt.n	800aac8 <_vfiprintf_r+0x15c>
 800aac4:	930b      	str	r3, [sp, #44]	; 0x2c
 800aac6:	e004      	b.n	800aad2 <_vfiprintf_r+0x166>
 800aac8:	425b      	negs	r3, r3
 800aaca:	60eb      	str	r3, [r5, #12]
 800aacc:	2302      	movs	r3, #2
 800aace:	4313      	orrs	r3, r2
 800aad0:	602b      	str	r3, [r5, #0]
 800aad2:	783b      	ldrb	r3, [r7, #0]
 800aad4:	2b2e      	cmp	r3, #46	; 0x2e
 800aad6:	d10a      	bne.n	800aaee <_vfiprintf_r+0x182>
 800aad8:	787b      	ldrb	r3, [r7, #1]
 800aada:	2b2a      	cmp	r3, #42	; 0x2a
 800aadc:	d137      	bne.n	800ab4e <_vfiprintf_r+0x1e2>
 800aade:	9b07      	ldr	r3, [sp, #28]
 800aae0:	3702      	adds	r7, #2
 800aae2:	1d1a      	adds	r2, r3, #4
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	9207      	str	r2, [sp, #28]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	db2d      	blt.n	800ab48 <_vfiprintf_r+0x1dc>
 800aaec:	9309      	str	r3, [sp, #36]	; 0x24
 800aaee:	2203      	movs	r2, #3
 800aaf0:	7839      	ldrb	r1, [r7, #0]
 800aaf2:	4837      	ldr	r0, [pc, #220]	; (800abd0 <_vfiprintf_r+0x264>)
 800aaf4:	f7ff f806 	bl	8009b04 <memchr>
 800aaf8:	2800      	cmp	r0, #0
 800aafa:	d007      	beq.n	800ab0c <_vfiprintf_r+0x1a0>
 800aafc:	4b34      	ldr	r3, [pc, #208]	; (800abd0 <_vfiprintf_r+0x264>)
 800aafe:	682a      	ldr	r2, [r5, #0]
 800ab00:	1ac0      	subs	r0, r0, r3
 800ab02:	2340      	movs	r3, #64	; 0x40
 800ab04:	4083      	lsls	r3, r0
 800ab06:	4313      	orrs	r3, r2
 800ab08:	3701      	adds	r7, #1
 800ab0a:	602b      	str	r3, [r5, #0]
 800ab0c:	7839      	ldrb	r1, [r7, #0]
 800ab0e:	1c7b      	adds	r3, r7, #1
 800ab10:	2206      	movs	r2, #6
 800ab12:	4830      	ldr	r0, [pc, #192]	; (800abd4 <_vfiprintf_r+0x268>)
 800ab14:	9303      	str	r3, [sp, #12]
 800ab16:	7629      	strb	r1, [r5, #24]
 800ab18:	f7fe fff4 	bl	8009b04 <memchr>
 800ab1c:	2800      	cmp	r0, #0
 800ab1e:	d045      	beq.n	800abac <_vfiprintf_r+0x240>
 800ab20:	4b2d      	ldr	r3, [pc, #180]	; (800abd8 <_vfiprintf_r+0x26c>)
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d127      	bne.n	800ab76 <_vfiprintf_r+0x20a>
 800ab26:	2207      	movs	r2, #7
 800ab28:	9b07      	ldr	r3, [sp, #28]
 800ab2a:	3307      	adds	r3, #7
 800ab2c:	4393      	bics	r3, r2
 800ab2e:	3308      	adds	r3, #8
 800ab30:	9307      	str	r3, [sp, #28]
 800ab32:	696b      	ldr	r3, [r5, #20]
 800ab34:	9a04      	ldr	r2, [sp, #16]
 800ab36:	189b      	adds	r3, r3, r2
 800ab38:	616b      	str	r3, [r5, #20]
 800ab3a:	e75d      	b.n	800a9f8 <_vfiprintf_r+0x8c>
 800ab3c:	210a      	movs	r1, #10
 800ab3e:	434b      	muls	r3, r1
 800ab40:	4667      	mov	r7, ip
 800ab42:	189b      	adds	r3, r3, r2
 800ab44:	3909      	subs	r1, #9
 800ab46:	e7a3      	b.n	800aa90 <_vfiprintf_r+0x124>
 800ab48:	2301      	movs	r3, #1
 800ab4a:	425b      	negs	r3, r3
 800ab4c:	e7ce      	b.n	800aaec <_vfiprintf_r+0x180>
 800ab4e:	2300      	movs	r3, #0
 800ab50:	001a      	movs	r2, r3
 800ab52:	3701      	adds	r7, #1
 800ab54:	606b      	str	r3, [r5, #4]
 800ab56:	7839      	ldrb	r1, [r7, #0]
 800ab58:	1c78      	adds	r0, r7, #1
 800ab5a:	3930      	subs	r1, #48	; 0x30
 800ab5c:	4684      	mov	ip, r0
 800ab5e:	2909      	cmp	r1, #9
 800ab60:	d903      	bls.n	800ab6a <_vfiprintf_r+0x1fe>
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d0c3      	beq.n	800aaee <_vfiprintf_r+0x182>
 800ab66:	9209      	str	r2, [sp, #36]	; 0x24
 800ab68:	e7c1      	b.n	800aaee <_vfiprintf_r+0x182>
 800ab6a:	230a      	movs	r3, #10
 800ab6c:	435a      	muls	r2, r3
 800ab6e:	4667      	mov	r7, ip
 800ab70:	1852      	adds	r2, r2, r1
 800ab72:	3b09      	subs	r3, #9
 800ab74:	e7ef      	b.n	800ab56 <_vfiprintf_r+0x1ea>
 800ab76:	ab07      	add	r3, sp, #28
 800ab78:	9300      	str	r3, [sp, #0]
 800ab7a:	0022      	movs	r2, r4
 800ab7c:	0029      	movs	r1, r5
 800ab7e:	0030      	movs	r0, r6
 800ab80:	4b16      	ldr	r3, [pc, #88]	; (800abdc <_vfiprintf_r+0x270>)
 800ab82:	f7fc f8bb 	bl	8006cfc <_printf_float>
 800ab86:	9004      	str	r0, [sp, #16]
 800ab88:	9b04      	ldr	r3, [sp, #16]
 800ab8a:	3301      	adds	r3, #1
 800ab8c:	d1d1      	bne.n	800ab32 <_vfiprintf_r+0x1c6>
 800ab8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab90:	07db      	lsls	r3, r3, #31
 800ab92:	d405      	bmi.n	800aba0 <_vfiprintf_r+0x234>
 800ab94:	89a3      	ldrh	r3, [r4, #12]
 800ab96:	059b      	lsls	r3, r3, #22
 800ab98:	d402      	bmi.n	800aba0 <_vfiprintf_r+0x234>
 800ab9a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab9c:	f7ff fe7c 	bl	800a898 <__retarget_lock_release_recursive>
 800aba0:	89a3      	ldrh	r3, [r4, #12]
 800aba2:	065b      	lsls	r3, r3, #25
 800aba4:	d500      	bpl.n	800aba8 <_vfiprintf_r+0x23c>
 800aba6:	e70a      	b.n	800a9be <_vfiprintf_r+0x52>
 800aba8:	980d      	ldr	r0, [sp, #52]	; 0x34
 800abaa:	e70a      	b.n	800a9c2 <_vfiprintf_r+0x56>
 800abac:	ab07      	add	r3, sp, #28
 800abae:	9300      	str	r3, [sp, #0]
 800abb0:	0022      	movs	r2, r4
 800abb2:	0029      	movs	r1, r5
 800abb4:	0030      	movs	r0, r6
 800abb6:	4b09      	ldr	r3, [pc, #36]	; (800abdc <_vfiprintf_r+0x270>)
 800abb8:	f7fc fb52 	bl	8007260 <_printf_i>
 800abbc:	e7e3      	b.n	800ab86 <_vfiprintf_r+0x21a>
 800abbe:	46c0      	nop			; (mov r8, r8)
 800abc0:	0800ba14 	.word	0x0800ba14
 800abc4:	0800ba34 	.word	0x0800ba34
 800abc8:	0800b9f4 	.word	0x0800b9f4
 800abcc:	0800b9a4 	.word	0x0800b9a4
 800abd0:	0800b9aa 	.word	0x0800b9aa
 800abd4:	0800b9ae 	.word	0x0800b9ae
 800abd8:	08006cfd 	.word	0x08006cfd
 800abdc:	0800a949 	.word	0x0800a949

0800abe0 <__swbuf_r>:
 800abe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abe2:	0005      	movs	r5, r0
 800abe4:	000e      	movs	r6, r1
 800abe6:	0014      	movs	r4, r2
 800abe8:	2800      	cmp	r0, #0
 800abea:	d004      	beq.n	800abf6 <__swbuf_r+0x16>
 800abec:	6983      	ldr	r3, [r0, #24]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d101      	bne.n	800abf6 <__swbuf_r+0x16>
 800abf2:	f000 f9f9 	bl	800afe8 <__sinit>
 800abf6:	4b22      	ldr	r3, [pc, #136]	; (800ac80 <__swbuf_r+0xa0>)
 800abf8:	429c      	cmp	r4, r3
 800abfa:	d12e      	bne.n	800ac5a <__swbuf_r+0x7a>
 800abfc:	686c      	ldr	r4, [r5, #4]
 800abfe:	69a3      	ldr	r3, [r4, #24]
 800ac00:	60a3      	str	r3, [r4, #8]
 800ac02:	89a3      	ldrh	r3, [r4, #12]
 800ac04:	071b      	lsls	r3, r3, #28
 800ac06:	d532      	bpl.n	800ac6e <__swbuf_r+0x8e>
 800ac08:	6923      	ldr	r3, [r4, #16]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d02f      	beq.n	800ac6e <__swbuf_r+0x8e>
 800ac0e:	6823      	ldr	r3, [r4, #0]
 800ac10:	6922      	ldr	r2, [r4, #16]
 800ac12:	b2f7      	uxtb	r7, r6
 800ac14:	1a98      	subs	r0, r3, r2
 800ac16:	6963      	ldr	r3, [r4, #20]
 800ac18:	b2f6      	uxtb	r6, r6
 800ac1a:	4283      	cmp	r3, r0
 800ac1c:	dc05      	bgt.n	800ac2a <__swbuf_r+0x4a>
 800ac1e:	0021      	movs	r1, r4
 800ac20:	0028      	movs	r0, r5
 800ac22:	f000 f93f 	bl	800aea4 <_fflush_r>
 800ac26:	2800      	cmp	r0, #0
 800ac28:	d127      	bne.n	800ac7a <__swbuf_r+0x9a>
 800ac2a:	68a3      	ldr	r3, [r4, #8]
 800ac2c:	3001      	adds	r0, #1
 800ac2e:	3b01      	subs	r3, #1
 800ac30:	60a3      	str	r3, [r4, #8]
 800ac32:	6823      	ldr	r3, [r4, #0]
 800ac34:	1c5a      	adds	r2, r3, #1
 800ac36:	6022      	str	r2, [r4, #0]
 800ac38:	701f      	strb	r7, [r3, #0]
 800ac3a:	6963      	ldr	r3, [r4, #20]
 800ac3c:	4283      	cmp	r3, r0
 800ac3e:	d004      	beq.n	800ac4a <__swbuf_r+0x6a>
 800ac40:	89a3      	ldrh	r3, [r4, #12]
 800ac42:	07db      	lsls	r3, r3, #31
 800ac44:	d507      	bpl.n	800ac56 <__swbuf_r+0x76>
 800ac46:	2e0a      	cmp	r6, #10
 800ac48:	d105      	bne.n	800ac56 <__swbuf_r+0x76>
 800ac4a:	0021      	movs	r1, r4
 800ac4c:	0028      	movs	r0, r5
 800ac4e:	f000 f929 	bl	800aea4 <_fflush_r>
 800ac52:	2800      	cmp	r0, #0
 800ac54:	d111      	bne.n	800ac7a <__swbuf_r+0x9a>
 800ac56:	0030      	movs	r0, r6
 800ac58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac5a:	4b0a      	ldr	r3, [pc, #40]	; (800ac84 <__swbuf_r+0xa4>)
 800ac5c:	429c      	cmp	r4, r3
 800ac5e:	d101      	bne.n	800ac64 <__swbuf_r+0x84>
 800ac60:	68ac      	ldr	r4, [r5, #8]
 800ac62:	e7cc      	b.n	800abfe <__swbuf_r+0x1e>
 800ac64:	4b08      	ldr	r3, [pc, #32]	; (800ac88 <__swbuf_r+0xa8>)
 800ac66:	429c      	cmp	r4, r3
 800ac68:	d1c9      	bne.n	800abfe <__swbuf_r+0x1e>
 800ac6a:	68ec      	ldr	r4, [r5, #12]
 800ac6c:	e7c7      	b.n	800abfe <__swbuf_r+0x1e>
 800ac6e:	0021      	movs	r1, r4
 800ac70:	0028      	movs	r0, r5
 800ac72:	f000 f80b 	bl	800ac8c <__swsetup_r>
 800ac76:	2800      	cmp	r0, #0
 800ac78:	d0c9      	beq.n	800ac0e <__swbuf_r+0x2e>
 800ac7a:	2601      	movs	r6, #1
 800ac7c:	4276      	negs	r6, r6
 800ac7e:	e7ea      	b.n	800ac56 <__swbuf_r+0x76>
 800ac80:	0800ba14 	.word	0x0800ba14
 800ac84:	0800ba34 	.word	0x0800ba34
 800ac88:	0800b9f4 	.word	0x0800b9f4

0800ac8c <__swsetup_r>:
 800ac8c:	4b37      	ldr	r3, [pc, #220]	; (800ad6c <__swsetup_r+0xe0>)
 800ac8e:	b570      	push	{r4, r5, r6, lr}
 800ac90:	681d      	ldr	r5, [r3, #0]
 800ac92:	0006      	movs	r6, r0
 800ac94:	000c      	movs	r4, r1
 800ac96:	2d00      	cmp	r5, #0
 800ac98:	d005      	beq.n	800aca6 <__swsetup_r+0x1a>
 800ac9a:	69ab      	ldr	r3, [r5, #24]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d102      	bne.n	800aca6 <__swsetup_r+0x1a>
 800aca0:	0028      	movs	r0, r5
 800aca2:	f000 f9a1 	bl	800afe8 <__sinit>
 800aca6:	4b32      	ldr	r3, [pc, #200]	; (800ad70 <__swsetup_r+0xe4>)
 800aca8:	429c      	cmp	r4, r3
 800acaa:	d10f      	bne.n	800accc <__swsetup_r+0x40>
 800acac:	686c      	ldr	r4, [r5, #4]
 800acae:	230c      	movs	r3, #12
 800acb0:	5ee2      	ldrsh	r2, [r4, r3]
 800acb2:	b293      	uxth	r3, r2
 800acb4:	0711      	lsls	r1, r2, #28
 800acb6:	d42d      	bmi.n	800ad14 <__swsetup_r+0x88>
 800acb8:	06d9      	lsls	r1, r3, #27
 800acba:	d411      	bmi.n	800ace0 <__swsetup_r+0x54>
 800acbc:	2309      	movs	r3, #9
 800acbe:	2001      	movs	r0, #1
 800acc0:	6033      	str	r3, [r6, #0]
 800acc2:	3337      	adds	r3, #55	; 0x37
 800acc4:	4313      	orrs	r3, r2
 800acc6:	81a3      	strh	r3, [r4, #12]
 800acc8:	4240      	negs	r0, r0
 800acca:	bd70      	pop	{r4, r5, r6, pc}
 800accc:	4b29      	ldr	r3, [pc, #164]	; (800ad74 <__swsetup_r+0xe8>)
 800acce:	429c      	cmp	r4, r3
 800acd0:	d101      	bne.n	800acd6 <__swsetup_r+0x4a>
 800acd2:	68ac      	ldr	r4, [r5, #8]
 800acd4:	e7eb      	b.n	800acae <__swsetup_r+0x22>
 800acd6:	4b28      	ldr	r3, [pc, #160]	; (800ad78 <__swsetup_r+0xec>)
 800acd8:	429c      	cmp	r4, r3
 800acda:	d1e8      	bne.n	800acae <__swsetup_r+0x22>
 800acdc:	68ec      	ldr	r4, [r5, #12]
 800acde:	e7e6      	b.n	800acae <__swsetup_r+0x22>
 800ace0:	075b      	lsls	r3, r3, #29
 800ace2:	d513      	bpl.n	800ad0c <__swsetup_r+0x80>
 800ace4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ace6:	2900      	cmp	r1, #0
 800ace8:	d008      	beq.n	800acfc <__swsetup_r+0x70>
 800acea:	0023      	movs	r3, r4
 800acec:	3344      	adds	r3, #68	; 0x44
 800acee:	4299      	cmp	r1, r3
 800acf0:	d002      	beq.n	800acf8 <__swsetup_r+0x6c>
 800acf2:	0030      	movs	r0, r6
 800acf4:	f7fb fe76 	bl	80069e4 <_free_r>
 800acf8:	2300      	movs	r3, #0
 800acfa:	6363      	str	r3, [r4, #52]	; 0x34
 800acfc:	2224      	movs	r2, #36	; 0x24
 800acfe:	89a3      	ldrh	r3, [r4, #12]
 800ad00:	4393      	bics	r3, r2
 800ad02:	81a3      	strh	r3, [r4, #12]
 800ad04:	2300      	movs	r3, #0
 800ad06:	6063      	str	r3, [r4, #4]
 800ad08:	6923      	ldr	r3, [r4, #16]
 800ad0a:	6023      	str	r3, [r4, #0]
 800ad0c:	2308      	movs	r3, #8
 800ad0e:	89a2      	ldrh	r2, [r4, #12]
 800ad10:	4313      	orrs	r3, r2
 800ad12:	81a3      	strh	r3, [r4, #12]
 800ad14:	6923      	ldr	r3, [r4, #16]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d10b      	bne.n	800ad32 <__swsetup_r+0xa6>
 800ad1a:	21a0      	movs	r1, #160	; 0xa0
 800ad1c:	2280      	movs	r2, #128	; 0x80
 800ad1e:	89a3      	ldrh	r3, [r4, #12]
 800ad20:	0089      	lsls	r1, r1, #2
 800ad22:	0092      	lsls	r2, r2, #2
 800ad24:	400b      	ands	r3, r1
 800ad26:	4293      	cmp	r3, r2
 800ad28:	d003      	beq.n	800ad32 <__swsetup_r+0xa6>
 800ad2a:	0021      	movs	r1, r4
 800ad2c:	0030      	movs	r0, r6
 800ad2e:	f000 fa23 	bl	800b178 <__smakebuf_r>
 800ad32:	220c      	movs	r2, #12
 800ad34:	5ea3      	ldrsh	r3, [r4, r2]
 800ad36:	2001      	movs	r0, #1
 800ad38:	001a      	movs	r2, r3
 800ad3a:	b299      	uxth	r1, r3
 800ad3c:	4002      	ands	r2, r0
 800ad3e:	4203      	tst	r3, r0
 800ad40:	d00f      	beq.n	800ad62 <__swsetup_r+0xd6>
 800ad42:	2200      	movs	r2, #0
 800ad44:	60a2      	str	r2, [r4, #8]
 800ad46:	6962      	ldr	r2, [r4, #20]
 800ad48:	4252      	negs	r2, r2
 800ad4a:	61a2      	str	r2, [r4, #24]
 800ad4c:	2000      	movs	r0, #0
 800ad4e:	6922      	ldr	r2, [r4, #16]
 800ad50:	4282      	cmp	r2, r0
 800ad52:	d1ba      	bne.n	800acca <__swsetup_r+0x3e>
 800ad54:	060a      	lsls	r2, r1, #24
 800ad56:	d5b8      	bpl.n	800acca <__swsetup_r+0x3e>
 800ad58:	2240      	movs	r2, #64	; 0x40
 800ad5a:	4313      	orrs	r3, r2
 800ad5c:	81a3      	strh	r3, [r4, #12]
 800ad5e:	3801      	subs	r0, #1
 800ad60:	e7b3      	b.n	800acca <__swsetup_r+0x3e>
 800ad62:	0788      	lsls	r0, r1, #30
 800ad64:	d400      	bmi.n	800ad68 <__swsetup_r+0xdc>
 800ad66:	6962      	ldr	r2, [r4, #20]
 800ad68:	60a2      	str	r2, [r4, #8]
 800ad6a:	e7ef      	b.n	800ad4c <__swsetup_r+0xc0>
 800ad6c:	2000000c 	.word	0x2000000c
 800ad70:	0800ba14 	.word	0x0800ba14
 800ad74:	0800ba34 	.word	0x0800ba34
 800ad78:	0800b9f4 	.word	0x0800b9f4

0800ad7c <abort>:
 800ad7c:	2006      	movs	r0, #6
 800ad7e:	b510      	push	{r4, lr}
 800ad80:	f000 fa70 	bl	800b264 <raise>
 800ad84:	2001      	movs	r0, #1
 800ad86:	f7f9 f845 	bl	8003e14 <_exit>
	...

0800ad8c <__sflush_r>:
 800ad8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad8e:	898b      	ldrh	r3, [r1, #12]
 800ad90:	0005      	movs	r5, r0
 800ad92:	000c      	movs	r4, r1
 800ad94:	071a      	lsls	r2, r3, #28
 800ad96:	d45f      	bmi.n	800ae58 <__sflush_r+0xcc>
 800ad98:	684a      	ldr	r2, [r1, #4]
 800ad9a:	2a00      	cmp	r2, #0
 800ad9c:	dc04      	bgt.n	800ada8 <__sflush_r+0x1c>
 800ad9e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800ada0:	2a00      	cmp	r2, #0
 800ada2:	dc01      	bgt.n	800ada8 <__sflush_r+0x1c>
 800ada4:	2000      	movs	r0, #0
 800ada6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ada8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800adaa:	2f00      	cmp	r7, #0
 800adac:	d0fa      	beq.n	800ada4 <__sflush_r+0x18>
 800adae:	2200      	movs	r2, #0
 800adb0:	2180      	movs	r1, #128	; 0x80
 800adb2:	682e      	ldr	r6, [r5, #0]
 800adb4:	602a      	str	r2, [r5, #0]
 800adb6:	001a      	movs	r2, r3
 800adb8:	0149      	lsls	r1, r1, #5
 800adba:	400a      	ands	r2, r1
 800adbc:	420b      	tst	r3, r1
 800adbe:	d034      	beq.n	800ae2a <__sflush_r+0x9e>
 800adc0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800adc2:	89a3      	ldrh	r3, [r4, #12]
 800adc4:	075b      	lsls	r3, r3, #29
 800adc6:	d506      	bpl.n	800add6 <__sflush_r+0x4a>
 800adc8:	6863      	ldr	r3, [r4, #4]
 800adca:	1ac0      	subs	r0, r0, r3
 800adcc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800adce:	2b00      	cmp	r3, #0
 800add0:	d001      	beq.n	800add6 <__sflush_r+0x4a>
 800add2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800add4:	1ac0      	subs	r0, r0, r3
 800add6:	0002      	movs	r2, r0
 800add8:	6a21      	ldr	r1, [r4, #32]
 800adda:	2300      	movs	r3, #0
 800addc:	0028      	movs	r0, r5
 800adde:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ade0:	47b8      	blx	r7
 800ade2:	89a1      	ldrh	r1, [r4, #12]
 800ade4:	1c43      	adds	r3, r0, #1
 800ade6:	d106      	bne.n	800adf6 <__sflush_r+0x6a>
 800ade8:	682b      	ldr	r3, [r5, #0]
 800adea:	2b1d      	cmp	r3, #29
 800adec:	d831      	bhi.n	800ae52 <__sflush_r+0xc6>
 800adee:	4a2c      	ldr	r2, [pc, #176]	; (800aea0 <__sflush_r+0x114>)
 800adf0:	40da      	lsrs	r2, r3
 800adf2:	07d3      	lsls	r3, r2, #31
 800adf4:	d52d      	bpl.n	800ae52 <__sflush_r+0xc6>
 800adf6:	2300      	movs	r3, #0
 800adf8:	6063      	str	r3, [r4, #4]
 800adfa:	6923      	ldr	r3, [r4, #16]
 800adfc:	6023      	str	r3, [r4, #0]
 800adfe:	04cb      	lsls	r3, r1, #19
 800ae00:	d505      	bpl.n	800ae0e <__sflush_r+0x82>
 800ae02:	1c43      	adds	r3, r0, #1
 800ae04:	d102      	bne.n	800ae0c <__sflush_r+0x80>
 800ae06:	682b      	ldr	r3, [r5, #0]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d100      	bne.n	800ae0e <__sflush_r+0x82>
 800ae0c:	6560      	str	r0, [r4, #84]	; 0x54
 800ae0e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae10:	602e      	str	r6, [r5, #0]
 800ae12:	2900      	cmp	r1, #0
 800ae14:	d0c6      	beq.n	800ada4 <__sflush_r+0x18>
 800ae16:	0023      	movs	r3, r4
 800ae18:	3344      	adds	r3, #68	; 0x44
 800ae1a:	4299      	cmp	r1, r3
 800ae1c:	d002      	beq.n	800ae24 <__sflush_r+0x98>
 800ae1e:	0028      	movs	r0, r5
 800ae20:	f7fb fde0 	bl	80069e4 <_free_r>
 800ae24:	2000      	movs	r0, #0
 800ae26:	6360      	str	r0, [r4, #52]	; 0x34
 800ae28:	e7bd      	b.n	800ada6 <__sflush_r+0x1a>
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	0028      	movs	r0, r5
 800ae2e:	6a21      	ldr	r1, [r4, #32]
 800ae30:	47b8      	blx	r7
 800ae32:	1c43      	adds	r3, r0, #1
 800ae34:	d1c5      	bne.n	800adc2 <__sflush_r+0x36>
 800ae36:	682b      	ldr	r3, [r5, #0]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d0c2      	beq.n	800adc2 <__sflush_r+0x36>
 800ae3c:	2b1d      	cmp	r3, #29
 800ae3e:	d001      	beq.n	800ae44 <__sflush_r+0xb8>
 800ae40:	2b16      	cmp	r3, #22
 800ae42:	d101      	bne.n	800ae48 <__sflush_r+0xbc>
 800ae44:	602e      	str	r6, [r5, #0]
 800ae46:	e7ad      	b.n	800ada4 <__sflush_r+0x18>
 800ae48:	2340      	movs	r3, #64	; 0x40
 800ae4a:	89a2      	ldrh	r2, [r4, #12]
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	81a3      	strh	r3, [r4, #12]
 800ae50:	e7a9      	b.n	800ada6 <__sflush_r+0x1a>
 800ae52:	2340      	movs	r3, #64	; 0x40
 800ae54:	430b      	orrs	r3, r1
 800ae56:	e7fa      	b.n	800ae4e <__sflush_r+0xc2>
 800ae58:	690f      	ldr	r7, [r1, #16]
 800ae5a:	2f00      	cmp	r7, #0
 800ae5c:	d0a2      	beq.n	800ada4 <__sflush_r+0x18>
 800ae5e:	680a      	ldr	r2, [r1, #0]
 800ae60:	600f      	str	r7, [r1, #0]
 800ae62:	1bd2      	subs	r2, r2, r7
 800ae64:	9201      	str	r2, [sp, #4]
 800ae66:	2200      	movs	r2, #0
 800ae68:	079b      	lsls	r3, r3, #30
 800ae6a:	d100      	bne.n	800ae6e <__sflush_r+0xe2>
 800ae6c:	694a      	ldr	r2, [r1, #20]
 800ae6e:	60a2      	str	r2, [r4, #8]
 800ae70:	9b01      	ldr	r3, [sp, #4]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	dc00      	bgt.n	800ae78 <__sflush_r+0xec>
 800ae76:	e795      	b.n	800ada4 <__sflush_r+0x18>
 800ae78:	003a      	movs	r2, r7
 800ae7a:	0028      	movs	r0, r5
 800ae7c:	9b01      	ldr	r3, [sp, #4]
 800ae7e:	6a21      	ldr	r1, [r4, #32]
 800ae80:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae82:	47b0      	blx	r6
 800ae84:	2800      	cmp	r0, #0
 800ae86:	dc06      	bgt.n	800ae96 <__sflush_r+0x10a>
 800ae88:	2340      	movs	r3, #64	; 0x40
 800ae8a:	2001      	movs	r0, #1
 800ae8c:	89a2      	ldrh	r2, [r4, #12]
 800ae8e:	4240      	negs	r0, r0
 800ae90:	4313      	orrs	r3, r2
 800ae92:	81a3      	strh	r3, [r4, #12]
 800ae94:	e787      	b.n	800ada6 <__sflush_r+0x1a>
 800ae96:	9b01      	ldr	r3, [sp, #4]
 800ae98:	183f      	adds	r7, r7, r0
 800ae9a:	1a1b      	subs	r3, r3, r0
 800ae9c:	9301      	str	r3, [sp, #4]
 800ae9e:	e7e7      	b.n	800ae70 <__sflush_r+0xe4>
 800aea0:	20400001 	.word	0x20400001

0800aea4 <_fflush_r>:
 800aea4:	690b      	ldr	r3, [r1, #16]
 800aea6:	b570      	push	{r4, r5, r6, lr}
 800aea8:	0005      	movs	r5, r0
 800aeaa:	000c      	movs	r4, r1
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d102      	bne.n	800aeb6 <_fflush_r+0x12>
 800aeb0:	2500      	movs	r5, #0
 800aeb2:	0028      	movs	r0, r5
 800aeb4:	bd70      	pop	{r4, r5, r6, pc}
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	d004      	beq.n	800aec4 <_fflush_r+0x20>
 800aeba:	6983      	ldr	r3, [r0, #24]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d101      	bne.n	800aec4 <_fflush_r+0x20>
 800aec0:	f000 f892 	bl	800afe8 <__sinit>
 800aec4:	4b14      	ldr	r3, [pc, #80]	; (800af18 <_fflush_r+0x74>)
 800aec6:	429c      	cmp	r4, r3
 800aec8:	d11b      	bne.n	800af02 <_fflush_r+0x5e>
 800aeca:	686c      	ldr	r4, [r5, #4]
 800aecc:	220c      	movs	r2, #12
 800aece:	5ea3      	ldrsh	r3, [r4, r2]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d0ed      	beq.n	800aeb0 <_fflush_r+0xc>
 800aed4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aed6:	07d2      	lsls	r2, r2, #31
 800aed8:	d404      	bmi.n	800aee4 <_fflush_r+0x40>
 800aeda:	059b      	lsls	r3, r3, #22
 800aedc:	d402      	bmi.n	800aee4 <_fflush_r+0x40>
 800aede:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aee0:	f7ff fcd9 	bl	800a896 <__retarget_lock_acquire_recursive>
 800aee4:	0028      	movs	r0, r5
 800aee6:	0021      	movs	r1, r4
 800aee8:	f7ff ff50 	bl	800ad8c <__sflush_r>
 800aeec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aeee:	0005      	movs	r5, r0
 800aef0:	07db      	lsls	r3, r3, #31
 800aef2:	d4de      	bmi.n	800aeb2 <_fflush_r+0xe>
 800aef4:	89a3      	ldrh	r3, [r4, #12]
 800aef6:	059b      	lsls	r3, r3, #22
 800aef8:	d4db      	bmi.n	800aeb2 <_fflush_r+0xe>
 800aefa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aefc:	f7ff fccc 	bl	800a898 <__retarget_lock_release_recursive>
 800af00:	e7d7      	b.n	800aeb2 <_fflush_r+0xe>
 800af02:	4b06      	ldr	r3, [pc, #24]	; (800af1c <_fflush_r+0x78>)
 800af04:	429c      	cmp	r4, r3
 800af06:	d101      	bne.n	800af0c <_fflush_r+0x68>
 800af08:	68ac      	ldr	r4, [r5, #8]
 800af0a:	e7df      	b.n	800aecc <_fflush_r+0x28>
 800af0c:	4b04      	ldr	r3, [pc, #16]	; (800af20 <_fflush_r+0x7c>)
 800af0e:	429c      	cmp	r4, r3
 800af10:	d1dc      	bne.n	800aecc <_fflush_r+0x28>
 800af12:	68ec      	ldr	r4, [r5, #12]
 800af14:	e7da      	b.n	800aecc <_fflush_r+0x28>
 800af16:	46c0      	nop			; (mov r8, r8)
 800af18:	0800ba14 	.word	0x0800ba14
 800af1c:	0800ba34 	.word	0x0800ba34
 800af20:	0800b9f4 	.word	0x0800b9f4

0800af24 <std>:
 800af24:	2300      	movs	r3, #0
 800af26:	b510      	push	{r4, lr}
 800af28:	0004      	movs	r4, r0
 800af2a:	6003      	str	r3, [r0, #0]
 800af2c:	6043      	str	r3, [r0, #4]
 800af2e:	6083      	str	r3, [r0, #8]
 800af30:	8181      	strh	r1, [r0, #12]
 800af32:	6643      	str	r3, [r0, #100]	; 0x64
 800af34:	0019      	movs	r1, r3
 800af36:	81c2      	strh	r2, [r0, #14]
 800af38:	6103      	str	r3, [r0, #16]
 800af3a:	6143      	str	r3, [r0, #20]
 800af3c:	6183      	str	r3, [r0, #24]
 800af3e:	2208      	movs	r2, #8
 800af40:	305c      	adds	r0, #92	; 0x5c
 800af42:	f7fb fd46 	bl	80069d2 <memset>
 800af46:	4b05      	ldr	r3, [pc, #20]	; (800af5c <std+0x38>)
 800af48:	6224      	str	r4, [r4, #32]
 800af4a:	6263      	str	r3, [r4, #36]	; 0x24
 800af4c:	4b04      	ldr	r3, [pc, #16]	; (800af60 <std+0x3c>)
 800af4e:	62a3      	str	r3, [r4, #40]	; 0x28
 800af50:	4b04      	ldr	r3, [pc, #16]	; (800af64 <std+0x40>)
 800af52:	62e3      	str	r3, [r4, #44]	; 0x2c
 800af54:	4b04      	ldr	r3, [pc, #16]	; (800af68 <std+0x44>)
 800af56:	6323      	str	r3, [r4, #48]	; 0x30
 800af58:	bd10      	pop	{r4, pc}
 800af5a:	46c0      	nop			; (mov r8, r8)
 800af5c:	0800b2a5 	.word	0x0800b2a5
 800af60:	0800b2cd 	.word	0x0800b2cd
 800af64:	0800b305 	.word	0x0800b305
 800af68:	0800b331 	.word	0x0800b331

0800af6c <_cleanup_r>:
 800af6c:	b510      	push	{r4, lr}
 800af6e:	4902      	ldr	r1, [pc, #8]	; (800af78 <_cleanup_r+0xc>)
 800af70:	f000 f8ba 	bl	800b0e8 <_fwalk_reent>
 800af74:	bd10      	pop	{r4, pc}
 800af76:	46c0      	nop			; (mov r8, r8)
 800af78:	0800aea5 	.word	0x0800aea5

0800af7c <__sfmoreglue>:
 800af7c:	b570      	push	{r4, r5, r6, lr}
 800af7e:	2568      	movs	r5, #104	; 0x68
 800af80:	1e4a      	subs	r2, r1, #1
 800af82:	4355      	muls	r5, r2
 800af84:	000e      	movs	r6, r1
 800af86:	0029      	movs	r1, r5
 800af88:	3174      	adds	r1, #116	; 0x74
 800af8a:	f7fb fd97 	bl	8006abc <_malloc_r>
 800af8e:	1e04      	subs	r4, r0, #0
 800af90:	d008      	beq.n	800afa4 <__sfmoreglue+0x28>
 800af92:	2100      	movs	r1, #0
 800af94:	002a      	movs	r2, r5
 800af96:	6001      	str	r1, [r0, #0]
 800af98:	6046      	str	r6, [r0, #4]
 800af9a:	300c      	adds	r0, #12
 800af9c:	60a0      	str	r0, [r4, #8]
 800af9e:	3268      	adds	r2, #104	; 0x68
 800afa0:	f7fb fd17 	bl	80069d2 <memset>
 800afa4:	0020      	movs	r0, r4
 800afa6:	bd70      	pop	{r4, r5, r6, pc}

0800afa8 <__sfp_lock_acquire>:
 800afa8:	b510      	push	{r4, lr}
 800afaa:	4802      	ldr	r0, [pc, #8]	; (800afb4 <__sfp_lock_acquire+0xc>)
 800afac:	f7ff fc73 	bl	800a896 <__retarget_lock_acquire_recursive>
 800afb0:	bd10      	pop	{r4, pc}
 800afb2:	46c0      	nop			; (mov r8, r8)
 800afb4:	20000549 	.word	0x20000549

0800afb8 <__sfp_lock_release>:
 800afb8:	b510      	push	{r4, lr}
 800afba:	4802      	ldr	r0, [pc, #8]	; (800afc4 <__sfp_lock_release+0xc>)
 800afbc:	f7ff fc6c 	bl	800a898 <__retarget_lock_release_recursive>
 800afc0:	bd10      	pop	{r4, pc}
 800afc2:	46c0      	nop			; (mov r8, r8)
 800afc4:	20000549 	.word	0x20000549

0800afc8 <__sinit_lock_acquire>:
 800afc8:	b510      	push	{r4, lr}
 800afca:	4802      	ldr	r0, [pc, #8]	; (800afd4 <__sinit_lock_acquire+0xc>)
 800afcc:	f7ff fc63 	bl	800a896 <__retarget_lock_acquire_recursive>
 800afd0:	bd10      	pop	{r4, pc}
 800afd2:	46c0      	nop			; (mov r8, r8)
 800afd4:	2000054a 	.word	0x2000054a

0800afd8 <__sinit_lock_release>:
 800afd8:	b510      	push	{r4, lr}
 800afda:	4802      	ldr	r0, [pc, #8]	; (800afe4 <__sinit_lock_release+0xc>)
 800afdc:	f7ff fc5c 	bl	800a898 <__retarget_lock_release_recursive>
 800afe0:	bd10      	pop	{r4, pc}
 800afe2:	46c0      	nop			; (mov r8, r8)
 800afe4:	2000054a 	.word	0x2000054a

0800afe8 <__sinit>:
 800afe8:	b513      	push	{r0, r1, r4, lr}
 800afea:	0004      	movs	r4, r0
 800afec:	f7ff ffec 	bl	800afc8 <__sinit_lock_acquire>
 800aff0:	69a3      	ldr	r3, [r4, #24]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d002      	beq.n	800affc <__sinit+0x14>
 800aff6:	f7ff ffef 	bl	800afd8 <__sinit_lock_release>
 800affa:	bd13      	pop	{r0, r1, r4, pc}
 800affc:	64a3      	str	r3, [r4, #72]	; 0x48
 800affe:	64e3      	str	r3, [r4, #76]	; 0x4c
 800b000:	6523      	str	r3, [r4, #80]	; 0x50
 800b002:	4b13      	ldr	r3, [pc, #76]	; (800b050 <__sinit+0x68>)
 800b004:	4a13      	ldr	r2, [pc, #76]	; (800b054 <__sinit+0x6c>)
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	62a2      	str	r2, [r4, #40]	; 0x28
 800b00a:	9301      	str	r3, [sp, #4]
 800b00c:	42a3      	cmp	r3, r4
 800b00e:	d101      	bne.n	800b014 <__sinit+0x2c>
 800b010:	2301      	movs	r3, #1
 800b012:	61a3      	str	r3, [r4, #24]
 800b014:	0020      	movs	r0, r4
 800b016:	f000 f81f 	bl	800b058 <__sfp>
 800b01a:	6060      	str	r0, [r4, #4]
 800b01c:	0020      	movs	r0, r4
 800b01e:	f000 f81b 	bl	800b058 <__sfp>
 800b022:	60a0      	str	r0, [r4, #8]
 800b024:	0020      	movs	r0, r4
 800b026:	f000 f817 	bl	800b058 <__sfp>
 800b02a:	2200      	movs	r2, #0
 800b02c:	2104      	movs	r1, #4
 800b02e:	60e0      	str	r0, [r4, #12]
 800b030:	6860      	ldr	r0, [r4, #4]
 800b032:	f7ff ff77 	bl	800af24 <std>
 800b036:	2201      	movs	r2, #1
 800b038:	2109      	movs	r1, #9
 800b03a:	68a0      	ldr	r0, [r4, #8]
 800b03c:	f7ff ff72 	bl	800af24 <std>
 800b040:	2202      	movs	r2, #2
 800b042:	2112      	movs	r1, #18
 800b044:	68e0      	ldr	r0, [r4, #12]
 800b046:	f7ff ff6d 	bl	800af24 <std>
 800b04a:	2301      	movs	r3, #1
 800b04c:	61a3      	str	r3, [r4, #24]
 800b04e:	e7d2      	b.n	800aff6 <__sinit+0xe>
 800b050:	0800b6ac 	.word	0x0800b6ac
 800b054:	0800af6d 	.word	0x0800af6d

0800b058 <__sfp>:
 800b058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b05a:	0007      	movs	r7, r0
 800b05c:	f7ff ffa4 	bl	800afa8 <__sfp_lock_acquire>
 800b060:	4b1f      	ldr	r3, [pc, #124]	; (800b0e0 <__sfp+0x88>)
 800b062:	681e      	ldr	r6, [r3, #0]
 800b064:	69b3      	ldr	r3, [r6, #24]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d102      	bne.n	800b070 <__sfp+0x18>
 800b06a:	0030      	movs	r0, r6
 800b06c:	f7ff ffbc 	bl	800afe8 <__sinit>
 800b070:	3648      	adds	r6, #72	; 0x48
 800b072:	68b4      	ldr	r4, [r6, #8]
 800b074:	6873      	ldr	r3, [r6, #4]
 800b076:	3b01      	subs	r3, #1
 800b078:	d504      	bpl.n	800b084 <__sfp+0x2c>
 800b07a:	6833      	ldr	r3, [r6, #0]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d022      	beq.n	800b0c6 <__sfp+0x6e>
 800b080:	6836      	ldr	r6, [r6, #0]
 800b082:	e7f6      	b.n	800b072 <__sfp+0x1a>
 800b084:	220c      	movs	r2, #12
 800b086:	5ea5      	ldrsh	r5, [r4, r2]
 800b088:	2d00      	cmp	r5, #0
 800b08a:	d11a      	bne.n	800b0c2 <__sfp+0x6a>
 800b08c:	0020      	movs	r0, r4
 800b08e:	4b15      	ldr	r3, [pc, #84]	; (800b0e4 <__sfp+0x8c>)
 800b090:	3058      	adds	r0, #88	; 0x58
 800b092:	60e3      	str	r3, [r4, #12]
 800b094:	6665      	str	r5, [r4, #100]	; 0x64
 800b096:	f7ff fbfd 	bl	800a894 <__retarget_lock_init_recursive>
 800b09a:	f7ff ff8d 	bl	800afb8 <__sfp_lock_release>
 800b09e:	0020      	movs	r0, r4
 800b0a0:	2208      	movs	r2, #8
 800b0a2:	0029      	movs	r1, r5
 800b0a4:	6025      	str	r5, [r4, #0]
 800b0a6:	60a5      	str	r5, [r4, #8]
 800b0a8:	6065      	str	r5, [r4, #4]
 800b0aa:	6125      	str	r5, [r4, #16]
 800b0ac:	6165      	str	r5, [r4, #20]
 800b0ae:	61a5      	str	r5, [r4, #24]
 800b0b0:	305c      	adds	r0, #92	; 0x5c
 800b0b2:	f7fb fc8e 	bl	80069d2 <memset>
 800b0b6:	6365      	str	r5, [r4, #52]	; 0x34
 800b0b8:	63a5      	str	r5, [r4, #56]	; 0x38
 800b0ba:	64a5      	str	r5, [r4, #72]	; 0x48
 800b0bc:	64e5      	str	r5, [r4, #76]	; 0x4c
 800b0be:	0020      	movs	r0, r4
 800b0c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0c2:	3468      	adds	r4, #104	; 0x68
 800b0c4:	e7d7      	b.n	800b076 <__sfp+0x1e>
 800b0c6:	2104      	movs	r1, #4
 800b0c8:	0038      	movs	r0, r7
 800b0ca:	f7ff ff57 	bl	800af7c <__sfmoreglue>
 800b0ce:	1e04      	subs	r4, r0, #0
 800b0d0:	6030      	str	r0, [r6, #0]
 800b0d2:	d1d5      	bne.n	800b080 <__sfp+0x28>
 800b0d4:	f7ff ff70 	bl	800afb8 <__sfp_lock_release>
 800b0d8:	230c      	movs	r3, #12
 800b0da:	603b      	str	r3, [r7, #0]
 800b0dc:	e7ef      	b.n	800b0be <__sfp+0x66>
 800b0de:	46c0      	nop			; (mov r8, r8)
 800b0e0:	0800b6ac 	.word	0x0800b6ac
 800b0e4:	ffff0001 	.word	0xffff0001

0800b0e8 <_fwalk_reent>:
 800b0e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0ea:	0004      	movs	r4, r0
 800b0ec:	0006      	movs	r6, r0
 800b0ee:	2700      	movs	r7, #0
 800b0f0:	9101      	str	r1, [sp, #4]
 800b0f2:	3448      	adds	r4, #72	; 0x48
 800b0f4:	6863      	ldr	r3, [r4, #4]
 800b0f6:	68a5      	ldr	r5, [r4, #8]
 800b0f8:	9300      	str	r3, [sp, #0]
 800b0fa:	9b00      	ldr	r3, [sp, #0]
 800b0fc:	3b01      	subs	r3, #1
 800b0fe:	9300      	str	r3, [sp, #0]
 800b100:	d504      	bpl.n	800b10c <_fwalk_reent+0x24>
 800b102:	6824      	ldr	r4, [r4, #0]
 800b104:	2c00      	cmp	r4, #0
 800b106:	d1f5      	bne.n	800b0f4 <_fwalk_reent+0xc>
 800b108:	0038      	movs	r0, r7
 800b10a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b10c:	89ab      	ldrh	r3, [r5, #12]
 800b10e:	2b01      	cmp	r3, #1
 800b110:	d908      	bls.n	800b124 <_fwalk_reent+0x3c>
 800b112:	220e      	movs	r2, #14
 800b114:	5eab      	ldrsh	r3, [r5, r2]
 800b116:	3301      	adds	r3, #1
 800b118:	d004      	beq.n	800b124 <_fwalk_reent+0x3c>
 800b11a:	0029      	movs	r1, r5
 800b11c:	0030      	movs	r0, r6
 800b11e:	9b01      	ldr	r3, [sp, #4]
 800b120:	4798      	blx	r3
 800b122:	4307      	orrs	r7, r0
 800b124:	3568      	adds	r5, #104	; 0x68
 800b126:	e7e8      	b.n	800b0fa <_fwalk_reent+0x12>

0800b128 <__swhatbuf_r>:
 800b128:	b570      	push	{r4, r5, r6, lr}
 800b12a:	000e      	movs	r6, r1
 800b12c:	001d      	movs	r5, r3
 800b12e:	230e      	movs	r3, #14
 800b130:	5ec9      	ldrsh	r1, [r1, r3]
 800b132:	0014      	movs	r4, r2
 800b134:	b096      	sub	sp, #88	; 0x58
 800b136:	2900      	cmp	r1, #0
 800b138:	da08      	bge.n	800b14c <__swhatbuf_r+0x24>
 800b13a:	220c      	movs	r2, #12
 800b13c:	5eb3      	ldrsh	r3, [r6, r2]
 800b13e:	2200      	movs	r2, #0
 800b140:	602a      	str	r2, [r5, #0]
 800b142:	061b      	lsls	r3, r3, #24
 800b144:	d411      	bmi.n	800b16a <__swhatbuf_r+0x42>
 800b146:	2380      	movs	r3, #128	; 0x80
 800b148:	00db      	lsls	r3, r3, #3
 800b14a:	e00f      	b.n	800b16c <__swhatbuf_r+0x44>
 800b14c:	466a      	mov	r2, sp
 800b14e:	f000 f91b 	bl	800b388 <_fstat_r>
 800b152:	2800      	cmp	r0, #0
 800b154:	dbf1      	blt.n	800b13a <__swhatbuf_r+0x12>
 800b156:	23f0      	movs	r3, #240	; 0xf0
 800b158:	9901      	ldr	r1, [sp, #4]
 800b15a:	021b      	lsls	r3, r3, #8
 800b15c:	4019      	ands	r1, r3
 800b15e:	4b05      	ldr	r3, [pc, #20]	; (800b174 <__swhatbuf_r+0x4c>)
 800b160:	18c9      	adds	r1, r1, r3
 800b162:	424b      	negs	r3, r1
 800b164:	4159      	adcs	r1, r3
 800b166:	6029      	str	r1, [r5, #0]
 800b168:	e7ed      	b.n	800b146 <__swhatbuf_r+0x1e>
 800b16a:	2340      	movs	r3, #64	; 0x40
 800b16c:	2000      	movs	r0, #0
 800b16e:	6023      	str	r3, [r4, #0]
 800b170:	b016      	add	sp, #88	; 0x58
 800b172:	bd70      	pop	{r4, r5, r6, pc}
 800b174:	ffffe000 	.word	0xffffe000

0800b178 <__smakebuf_r>:
 800b178:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b17a:	2602      	movs	r6, #2
 800b17c:	898b      	ldrh	r3, [r1, #12]
 800b17e:	0005      	movs	r5, r0
 800b180:	000c      	movs	r4, r1
 800b182:	4233      	tst	r3, r6
 800b184:	d006      	beq.n	800b194 <__smakebuf_r+0x1c>
 800b186:	0023      	movs	r3, r4
 800b188:	3347      	adds	r3, #71	; 0x47
 800b18a:	6023      	str	r3, [r4, #0]
 800b18c:	6123      	str	r3, [r4, #16]
 800b18e:	2301      	movs	r3, #1
 800b190:	6163      	str	r3, [r4, #20]
 800b192:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800b194:	466a      	mov	r2, sp
 800b196:	ab01      	add	r3, sp, #4
 800b198:	f7ff ffc6 	bl	800b128 <__swhatbuf_r>
 800b19c:	9900      	ldr	r1, [sp, #0]
 800b19e:	0007      	movs	r7, r0
 800b1a0:	0028      	movs	r0, r5
 800b1a2:	f7fb fc8b 	bl	8006abc <_malloc_r>
 800b1a6:	2800      	cmp	r0, #0
 800b1a8:	d108      	bne.n	800b1bc <__smakebuf_r+0x44>
 800b1aa:	220c      	movs	r2, #12
 800b1ac:	5ea3      	ldrsh	r3, [r4, r2]
 800b1ae:	059a      	lsls	r2, r3, #22
 800b1b0:	d4ef      	bmi.n	800b192 <__smakebuf_r+0x1a>
 800b1b2:	2203      	movs	r2, #3
 800b1b4:	4393      	bics	r3, r2
 800b1b6:	431e      	orrs	r6, r3
 800b1b8:	81a6      	strh	r6, [r4, #12]
 800b1ba:	e7e4      	b.n	800b186 <__smakebuf_r+0xe>
 800b1bc:	4b0f      	ldr	r3, [pc, #60]	; (800b1fc <__smakebuf_r+0x84>)
 800b1be:	62ab      	str	r3, [r5, #40]	; 0x28
 800b1c0:	2380      	movs	r3, #128	; 0x80
 800b1c2:	89a2      	ldrh	r2, [r4, #12]
 800b1c4:	6020      	str	r0, [r4, #0]
 800b1c6:	4313      	orrs	r3, r2
 800b1c8:	81a3      	strh	r3, [r4, #12]
 800b1ca:	9b00      	ldr	r3, [sp, #0]
 800b1cc:	6120      	str	r0, [r4, #16]
 800b1ce:	6163      	str	r3, [r4, #20]
 800b1d0:	9b01      	ldr	r3, [sp, #4]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d00d      	beq.n	800b1f2 <__smakebuf_r+0x7a>
 800b1d6:	0028      	movs	r0, r5
 800b1d8:	230e      	movs	r3, #14
 800b1da:	5ee1      	ldrsh	r1, [r4, r3]
 800b1dc:	f000 f8e6 	bl	800b3ac <_isatty_r>
 800b1e0:	2800      	cmp	r0, #0
 800b1e2:	d006      	beq.n	800b1f2 <__smakebuf_r+0x7a>
 800b1e4:	2203      	movs	r2, #3
 800b1e6:	89a3      	ldrh	r3, [r4, #12]
 800b1e8:	4393      	bics	r3, r2
 800b1ea:	001a      	movs	r2, r3
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	81a3      	strh	r3, [r4, #12]
 800b1f2:	89a0      	ldrh	r0, [r4, #12]
 800b1f4:	4307      	orrs	r7, r0
 800b1f6:	81a7      	strh	r7, [r4, #12]
 800b1f8:	e7cb      	b.n	800b192 <__smakebuf_r+0x1a>
 800b1fa:	46c0      	nop			; (mov r8, r8)
 800b1fc:	0800af6d 	.word	0x0800af6d

0800b200 <_malloc_usable_size_r>:
 800b200:	1f0b      	subs	r3, r1, #4
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	1f18      	subs	r0, r3, #4
 800b206:	2b00      	cmp	r3, #0
 800b208:	da01      	bge.n	800b20e <_malloc_usable_size_r+0xe>
 800b20a:	580b      	ldr	r3, [r1, r0]
 800b20c:	18c0      	adds	r0, r0, r3
 800b20e:	4770      	bx	lr

0800b210 <_raise_r>:
 800b210:	b570      	push	{r4, r5, r6, lr}
 800b212:	0004      	movs	r4, r0
 800b214:	000d      	movs	r5, r1
 800b216:	291f      	cmp	r1, #31
 800b218:	d904      	bls.n	800b224 <_raise_r+0x14>
 800b21a:	2316      	movs	r3, #22
 800b21c:	6003      	str	r3, [r0, #0]
 800b21e:	2001      	movs	r0, #1
 800b220:	4240      	negs	r0, r0
 800b222:	bd70      	pop	{r4, r5, r6, pc}
 800b224:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b226:	2b00      	cmp	r3, #0
 800b228:	d004      	beq.n	800b234 <_raise_r+0x24>
 800b22a:	008a      	lsls	r2, r1, #2
 800b22c:	189b      	adds	r3, r3, r2
 800b22e:	681a      	ldr	r2, [r3, #0]
 800b230:	2a00      	cmp	r2, #0
 800b232:	d108      	bne.n	800b246 <_raise_r+0x36>
 800b234:	0020      	movs	r0, r4
 800b236:	f000 f831 	bl	800b29c <_getpid_r>
 800b23a:	002a      	movs	r2, r5
 800b23c:	0001      	movs	r1, r0
 800b23e:	0020      	movs	r0, r4
 800b240:	f000 f81a 	bl	800b278 <_kill_r>
 800b244:	e7ed      	b.n	800b222 <_raise_r+0x12>
 800b246:	2000      	movs	r0, #0
 800b248:	2a01      	cmp	r2, #1
 800b24a:	d0ea      	beq.n	800b222 <_raise_r+0x12>
 800b24c:	1c51      	adds	r1, r2, #1
 800b24e:	d103      	bne.n	800b258 <_raise_r+0x48>
 800b250:	2316      	movs	r3, #22
 800b252:	3001      	adds	r0, #1
 800b254:	6023      	str	r3, [r4, #0]
 800b256:	e7e4      	b.n	800b222 <_raise_r+0x12>
 800b258:	2400      	movs	r4, #0
 800b25a:	0028      	movs	r0, r5
 800b25c:	601c      	str	r4, [r3, #0]
 800b25e:	4790      	blx	r2
 800b260:	0020      	movs	r0, r4
 800b262:	e7de      	b.n	800b222 <_raise_r+0x12>

0800b264 <raise>:
 800b264:	b510      	push	{r4, lr}
 800b266:	4b03      	ldr	r3, [pc, #12]	; (800b274 <raise+0x10>)
 800b268:	0001      	movs	r1, r0
 800b26a:	6818      	ldr	r0, [r3, #0]
 800b26c:	f7ff ffd0 	bl	800b210 <_raise_r>
 800b270:	bd10      	pop	{r4, pc}
 800b272:	46c0      	nop			; (mov r8, r8)
 800b274:	2000000c 	.word	0x2000000c

0800b278 <_kill_r>:
 800b278:	2300      	movs	r3, #0
 800b27a:	b570      	push	{r4, r5, r6, lr}
 800b27c:	4d06      	ldr	r5, [pc, #24]	; (800b298 <_kill_r+0x20>)
 800b27e:	0004      	movs	r4, r0
 800b280:	0008      	movs	r0, r1
 800b282:	0011      	movs	r1, r2
 800b284:	602b      	str	r3, [r5, #0]
 800b286:	f7f8 fdbd 	bl	8003e04 <_kill>
 800b28a:	1c43      	adds	r3, r0, #1
 800b28c:	d103      	bne.n	800b296 <_kill_r+0x1e>
 800b28e:	682b      	ldr	r3, [r5, #0]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d000      	beq.n	800b296 <_kill_r+0x1e>
 800b294:	6023      	str	r3, [r4, #0]
 800b296:	bd70      	pop	{r4, r5, r6, pc}
 800b298:	20000544 	.word	0x20000544

0800b29c <_getpid_r>:
 800b29c:	b510      	push	{r4, lr}
 800b29e:	f7f8 fdaf 	bl	8003e00 <_getpid>
 800b2a2:	bd10      	pop	{r4, pc}

0800b2a4 <__sread>:
 800b2a4:	b570      	push	{r4, r5, r6, lr}
 800b2a6:	000c      	movs	r4, r1
 800b2a8:	250e      	movs	r5, #14
 800b2aa:	5f49      	ldrsh	r1, [r1, r5]
 800b2ac:	f000 f8a4 	bl	800b3f8 <_read_r>
 800b2b0:	2800      	cmp	r0, #0
 800b2b2:	db03      	blt.n	800b2bc <__sread+0x18>
 800b2b4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800b2b6:	181b      	adds	r3, r3, r0
 800b2b8:	6563      	str	r3, [r4, #84]	; 0x54
 800b2ba:	bd70      	pop	{r4, r5, r6, pc}
 800b2bc:	89a3      	ldrh	r3, [r4, #12]
 800b2be:	4a02      	ldr	r2, [pc, #8]	; (800b2c8 <__sread+0x24>)
 800b2c0:	4013      	ands	r3, r2
 800b2c2:	81a3      	strh	r3, [r4, #12]
 800b2c4:	e7f9      	b.n	800b2ba <__sread+0x16>
 800b2c6:	46c0      	nop			; (mov r8, r8)
 800b2c8:	ffffefff 	.word	0xffffefff

0800b2cc <__swrite>:
 800b2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ce:	001f      	movs	r7, r3
 800b2d0:	898b      	ldrh	r3, [r1, #12]
 800b2d2:	0005      	movs	r5, r0
 800b2d4:	000c      	movs	r4, r1
 800b2d6:	0016      	movs	r6, r2
 800b2d8:	05db      	lsls	r3, r3, #23
 800b2da:	d505      	bpl.n	800b2e8 <__swrite+0x1c>
 800b2dc:	230e      	movs	r3, #14
 800b2de:	5ec9      	ldrsh	r1, [r1, r3]
 800b2e0:	2200      	movs	r2, #0
 800b2e2:	2302      	movs	r3, #2
 800b2e4:	f000 f874 	bl	800b3d0 <_lseek_r>
 800b2e8:	89a3      	ldrh	r3, [r4, #12]
 800b2ea:	4a05      	ldr	r2, [pc, #20]	; (800b300 <__swrite+0x34>)
 800b2ec:	0028      	movs	r0, r5
 800b2ee:	4013      	ands	r3, r2
 800b2f0:	81a3      	strh	r3, [r4, #12]
 800b2f2:	0032      	movs	r2, r6
 800b2f4:	230e      	movs	r3, #14
 800b2f6:	5ee1      	ldrsh	r1, [r4, r3]
 800b2f8:	003b      	movs	r3, r7
 800b2fa:	f000 f81f 	bl	800b33c <_write_r>
 800b2fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b300:	ffffefff 	.word	0xffffefff

0800b304 <__sseek>:
 800b304:	b570      	push	{r4, r5, r6, lr}
 800b306:	000c      	movs	r4, r1
 800b308:	250e      	movs	r5, #14
 800b30a:	5f49      	ldrsh	r1, [r1, r5]
 800b30c:	f000 f860 	bl	800b3d0 <_lseek_r>
 800b310:	89a3      	ldrh	r3, [r4, #12]
 800b312:	1c42      	adds	r2, r0, #1
 800b314:	d103      	bne.n	800b31e <__sseek+0x1a>
 800b316:	4a05      	ldr	r2, [pc, #20]	; (800b32c <__sseek+0x28>)
 800b318:	4013      	ands	r3, r2
 800b31a:	81a3      	strh	r3, [r4, #12]
 800b31c:	bd70      	pop	{r4, r5, r6, pc}
 800b31e:	2280      	movs	r2, #128	; 0x80
 800b320:	0152      	lsls	r2, r2, #5
 800b322:	4313      	orrs	r3, r2
 800b324:	81a3      	strh	r3, [r4, #12]
 800b326:	6560      	str	r0, [r4, #84]	; 0x54
 800b328:	e7f8      	b.n	800b31c <__sseek+0x18>
 800b32a:	46c0      	nop			; (mov r8, r8)
 800b32c:	ffffefff 	.word	0xffffefff

0800b330 <__sclose>:
 800b330:	b510      	push	{r4, lr}
 800b332:	230e      	movs	r3, #14
 800b334:	5ec9      	ldrsh	r1, [r1, r3]
 800b336:	f000 f815 	bl	800b364 <_close_r>
 800b33a:	bd10      	pop	{r4, pc}

0800b33c <_write_r>:
 800b33c:	b570      	push	{r4, r5, r6, lr}
 800b33e:	0004      	movs	r4, r0
 800b340:	0008      	movs	r0, r1
 800b342:	0011      	movs	r1, r2
 800b344:	001a      	movs	r2, r3
 800b346:	2300      	movs	r3, #0
 800b348:	4d05      	ldr	r5, [pc, #20]	; (800b360 <_write_r+0x24>)
 800b34a:	602b      	str	r3, [r5, #0]
 800b34c:	f7f8 fd76 	bl	8003e3c <_write>
 800b350:	1c43      	adds	r3, r0, #1
 800b352:	d103      	bne.n	800b35c <_write_r+0x20>
 800b354:	682b      	ldr	r3, [r5, #0]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d000      	beq.n	800b35c <_write_r+0x20>
 800b35a:	6023      	str	r3, [r4, #0]
 800b35c:	bd70      	pop	{r4, r5, r6, pc}
 800b35e:	46c0      	nop			; (mov r8, r8)
 800b360:	20000544 	.word	0x20000544

0800b364 <_close_r>:
 800b364:	2300      	movs	r3, #0
 800b366:	b570      	push	{r4, r5, r6, lr}
 800b368:	4d06      	ldr	r5, [pc, #24]	; (800b384 <_close_r+0x20>)
 800b36a:	0004      	movs	r4, r0
 800b36c:	0008      	movs	r0, r1
 800b36e:	602b      	str	r3, [r5, #0]
 800b370:	f7f8 fd72 	bl	8003e58 <_close>
 800b374:	1c43      	adds	r3, r0, #1
 800b376:	d103      	bne.n	800b380 <_close_r+0x1c>
 800b378:	682b      	ldr	r3, [r5, #0]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d000      	beq.n	800b380 <_close_r+0x1c>
 800b37e:	6023      	str	r3, [r4, #0]
 800b380:	bd70      	pop	{r4, r5, r6, pc}
 800b382:	46c0      	nop			; (mov r8, r8)
 800b384:	20000544 	.word	0x20000544

0800b388 <_fstat_r>:
 800b388:	2300      	movs	r3, #0
 800b38a:	b570      	push	{r4, r5, r6, lr}
 800b38c:	4d06      	ldr	r5, [pc, #24]	; (800b3a8 <_fstat_r+0x20>)
 800b38e:	0004      	movs	r4, r0
 800b390:	0008      	movs	r0, r1
 800b392:	0011      	movs	r1, r2
 800b394:	602b      	str	r3, [r5, #0]
 800b396:	f7f8 fd63 	bl	8003e60 <_fstat>
 800b39a:	1c43      	adds	r3, r0, #1
 800b39c:	d103      	bne.n	800b3a6 <_fstat_r+0x1e>
 800b39e:	682b      	ldr	r3, [r5, #0]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d000      	beq.n	800b3a6 <_fstat_r+0x1e>
 800b3a4:	6023      	str	r3, [r4, #0]
 800b3a6:	bd70      	pop	{r4, r5, r6, pc}
 800b3a8:	20000544 	.word	0x20000544

0800b3ac <_isatty_r>:
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	b570      	push	{r4, r5, r6, lr}
 800b3b0:	4d06      	ldr	r5, [pc, #24]	; (800b3cc <_isatty_r+0x20>)
 800b3b2:	0004      	movs	r4, r0
 800b3b4:	0008      	movs	r0, r1
 800b3b6:	602b      	str	r3, [r5, #0]
 800b3b8:	f7f8 fd58 	bl	8003e6c <_isatty>
 800b3bc:	1c43      	adds	r3, r0, #1
 800b3be:	d103      	bne.n	800b3c8 <_isatty_r+0x1c>
 800b3c0:	682b      	ldr	r3, [r5, #0]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d000      	beq.n	800b3c8 <_isatty_r+0x1c>
 800b3c6:	6023      	str	r3, [r4, #0]
 800b3c8:	bd70      	pop	{r4, r5, r6, pc}
 800b3ca:	46c0      	nop			; (mov r8, r8)
 800b3cc:	20000544 	.word	0x20000544

0800b3d0 <_lseek_r>:
 800b3d0:	b570      	push	{r4, r5, r6, lr}
 800b3d2:	0004      	movs	r4, r0
 800b3d4:	0008      	movs	r0, r1
 800b3d6:	0011      	movs	r1, r2
 800b3d8:	001a      	movs	r2, r3
 800b3da:	2300      	movs	r3, #0
 800b3dc:	4d05      	ldr	r5, [pc, #20]	; (800b3f4 <_lseek_r+0x24>)
 800b3de:	602b      	str	r3, [r5, #0]
 800b3e0:	f7f8 fd46 	bl	8003e70 <_lseek>
 800b3e4:	1c43      	adds	r3, r0, #1
 800b3e6:	d103      	bne.n	800b3f0 <_lseek_r+0x20>
 800b3e8:	682b      	ldr	r3, [r5, #0]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d000      	beq.n	800b3f0 <_lseek_r+0x20>
 800b3ee:	6023      	str	r3, [r4, #0]
 800b3f0:	bd70      	pop	{r4, r5, r6, pc}
 800b3f2:	46c0      	nop			; (mov r8, r8)
 800b3f4:	20000544 	.word	0x20000544

0800b3f8 <_read_r>:
 800b3f8:	b570      	push	{r4, r5, r6, lr}
 800b3fa:	0004      	movs	r4, r0
 800b3fc:	0008      	movs	r0, r1
 800b3fe:	0011      	movs	r1, r2
 800b400:	001a      	movs	r2, r3
 800b402:	2300      	movs	r3, #0
 800b404:	4d05      	ldr	r5, [pc, #20]	; (800b41c <_read_r+0x24>)
 800b406:	602b      	str	r3, [r5, #0]
 800b408:	f7f8 fd0a 	bl	8003e20 <_read>
 800b40c:	1c43      	adds	r3, r0, #1
 800b40e:	d103      	bne.n	800b418 <_read_r+0x20>
 800b410:	682b      	ldr	r3, [r5, #0]
 800b412:	2b00      	cmp	r3, #0
 800b414:	d000      	beq.n	800b418 <_read_r+0x20>
 800b416:	6023      	str	r3, [r4, #0]
 800b418:	bd70      	pop	{r4, r5, r6, pc}
 800b41a:	46c0      	nop			; (mov r8, r8)
 800b41c:	20000544 	.word	0x20000544

0800b420 <_init>:
 800b420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b422:	46c0      	nop			; (mov r8, r8)
 800b424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b426:	bc08      	pop	{r3}
 800b428:	469e      	mov	lr, r3
 800b42a:	4770      	bx	lr

0800b42c <_fini>:
 800b42c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b42e:	46c0      	nop			; (mov r8, r8)
 800b430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b432:	bc08      	pop	{r3}
 800b434:	469e      	mov	lr, r3
 800b436:	4770      	bx	lr
