/*
 * UART defaults for Microchip Icicle Board (Polarfire SOC, SiFive U54 cores)
 *
 * Copyright (C) 2020, HENSOLDT Cyber GmbH
 */

// Default size aligned with RISC-Vs MMU page size.
#define POLARFIRE_DEFAULT_INPUT_FIFO_PORT_SIZE 4096

UART_COMPONENT_DEFINE(UART_0, {"path":"/serial@20000000"}, POLARFIRE_DEFAULT_INPUT_FIFO_PORT_SIZE)
UART_COMPONENT_DEFINE(UART_1, {"path":"/serial@20100000"}, POLARFIRE_DEFAULT_INPUT_FIFO_PORT_SIZE)
UART_COMPONENT_DEFINE(UART_2, {"path":"/serial@20102000"}, POLARFIRE_DEFAULT_INPUT_FIFO_PORT_SIZE)
UART_COMPONENT_DEFINE(UART_3, {"path":"/serial@20104000"}, POLARFIRE_DEFAULT_INPUT_FIFO_PORT_SIZE)
