// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module adpcm_main_encode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        xin1,
        xin2,
        rlt1_i,
        rlt1_o,
        rlt1_o_ap_vld,
        al1_i,
        al1_o,
        al1_o_ap_vld,
        rlt2_i,
        rlt2_o,
        rlt2_o_ap_vld,
        al2_i,
        al2_o,
        al2_o_ap_vld,
        detl_i,
        detl_o,
        detl_o_ap_vld,
        il,
        il_ap_vld,
        nbl_i,
        nbl_o,
        nbl_o_ap_vld,
        plt1_i,
        plt1_o,
        plt1_o_ap_vld,
        plt2_i,
        plt2_o,
        plt2_o_ap_vld,
        rh1_i,
        rh1_o,
        rh1_o_ap_vld,
        ah1_i,
        ah1_o,
        ah1_o_ap_vld,
        rh2_i,
        rh2_o,
        rh2_o_ap_vld,
        ah2_i,
        ah2_o,
        ah2_o_ap_vld,
        deth_i,
        deth_o,
        deth_o_ap_vld,
        nbh_i,
        nbh_o,
        nbh_o_ap_vld,
        ph1_i,
        ph1_o,
        ph1_o_ap_vld,
        ph2_i,
        ph2_o,
        ph2_o_ap_vld,
        tqmf_address0,
        tqmf_ce0,
        tqmf_we0,
        tqmf_d0,
        tqmf_q0,
        tqmf_address1,
        tqmf_ce1,
        tqmf_we1,
        tqmf_d1,
        tqmf_q1,
        delay_bpl_address0,
        delay_bpl_ce0,
        delay_bpl_we0,
        delay_bpl_d0,
        delay_bpl_q0,
        delay_bpl_address1,
        delay_bpl_ce1,
        delay_bpl_we1,
        delay_bpl_d1,
        delay_bpl_q1,
        delay_dltx_address0,
        delay_dltx_ce0,
        delay_dltx_we0,
        delay_dltx_d0,
        delay_dltx_q0,
        delay_dltx_address1,
        delay_dltx_ce1,
        delay_dltx_we1,
        delay_dltx_d1,
        delay_dltx_q1,
        delay_bph_address0,
        delay_bph_ce0,
        delay_bph_we0,
        delay_bph_d0,
        delay_bph_q0,
        delay_bph_address1,
        delay_bph_ce1,
        delay_bph_we1,
        delay_bph_d1,
        delay_bph_q1,
        delay_dhx_address0,
        delay_dhx_ce0,
        delay_dhx_we0,
        delay_dhx_d0,
        delay_dhx_q0,
        delay_dhx_address1,
        delay_dhx_ce1,
        delay_dhx_we1,
        delay_dhx_d1,
        delay_dhx_q1,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 85'd1;
parameter    ap_ST_fsm_pp0_stage1 = 85'd2;
parameter    ap_ST_fsm_pp0_stage2 = 85'd4;
parameter    ap_ST_fsm_pp0_stage3 = 85'd8;
parameter    ap_ST_fsm_pp0_stage4 = 85'd16;
parameter    ap_ST_fsm_pp0_stage5 = 85'd32;
parameter    ap_ST_fsm_pp0_stage6 = 85'd64;
parameter    ap_ST_fsm_pp0_stage7 = 85'd128;
parameter    ap_ST_fsm_pp0_stage8 = 85'd256;
parameter    ap_ST_fsm_pp0_stage9 = 85'd512;
parameter    ap_ST_fsm_pp0_stage10 = 85'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 85'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 85'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 85'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 85'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 85'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 85'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 85'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 85'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 85'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 85'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 85'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 85'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 85'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 85'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 85'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 85'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 85'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 85'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 85'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 85'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 85'd2147483648;
parameter    ap_ST_fsm_pp0_stage32 = 85'd4294967296;
parameter    ap_ST_fsm_pp0_stage33 = 85'd8589934592;
parameter    ap_ST_fsm_pp0_stage34 = 85'd17179869184;
parameter    ap_ST_fsm_pp0_stage35 = 85'd34359738368;
parameter    ap_ST_fsm_pp0_stage36 = 85'd68719476736;
parameter    ap_ST_fsm_pp0_stage37 = 85'd137438953472;
parameter    ap_ST_fsm_pp0_stage38 = 85'd274877906944;
parameter    ap_ST_fsm_pp0_stage39 = 85'd549755813888;
parameter    ap_ST_fsm_pp0_stage40 = 85'd1099511627776;
parameter    ap_ST_fsm_pp0_stage41 = 85'd2199023255552;
parameter    ap_ST_fsm_pp0_stage42 = 85'd4398046511104;
parameter    ap_ST_fsm_pp0_stage43 = 85'd8796093022208;
parameter    ap_ST_fsm_pp0_stage44 = 85'd17592186044416;
parameter    ap_ST_fsm_pp0_stage45 = 85'd35184372088832;
parameter    ap_ST_fsm_pp0_stage46 = 85'd70368744177664;
parameter    ap_ST_fsm_pp0_stage47 = 85'd140737488355328;
parameter    ap_ST_fsm_pp0_stage48 = 85'd281474976710656;
parameter    ap_ST_fsm_pp0_stage49 = 85'd562949953421312;
parameter    ap_ST_fsm_pp0_stage50 = 85'd1125899906842624;
parameter    ap_ST_fsm_pp0_stage51 = 85'd2251799813685248;
parameter    ap_ST_fsm_pp0_stage52 = 85'd4503599627370496;
parameter    ap_ST_fsm_pp0_stage53 = 85'd9007199254740992;
parameter    ap_ST_fsm_pp0_stage54 = 85'd18014398509481984;
parameter    ap_ST_fsm_pp0_stage55 = 85'd36028797018963968;
parameter    ap_ST_fsm_pp0_stage56 = 85'd72057594037927936;
parameter    ap_ST_fsm_pp0_stage57 = 85'd144115188075855872;
parameter    ap_ST_fsm_pp0_stage58 = 85'd288230376151711744;
parameter    ap_ST_fsm_pp0_stage59 = 85'd576460752303423488;
parameter    ap_ST_fsm_pp0_stage60 = 85'd1152921504606846976;
parameter    ap_ST_fsm_pp0_stage61 = 85'd2305843009213693952;
parameter    ap_ST_fsm_pp0_stage62 = 85'd4611686018427387904;
parameter    ap_ST_fsm_pp0_stage63 = 85'd9223372036854775808;
parameter    ap_ST_fsm_pp0_stage64 = 85'd18446744073709551616;
parameter    ap_ST_fsm_pp0_stage65 = 85'd36893488147419103232;
parameter    ap_ST_fsm_pp0_stage66 = 85'd73786976294838206464;
parameter    ap_ST_fsm_pp0_stage67 = 85'd147573952589676412928;
parameter    ap_ST_fsm_pp0_stage68 = 85'd295147905179352825856;
parameter    ap_ST_fsm_pp0_stage69 = 85'd590295810358705651712;
parameter    ap_ST_fsm_pp0_stage70 = 85'd1180591620717411303424;
parameter    ap_ST_fsm_pp0_stage71 = 85'd2361183241434822606848;
parameter    ap_ST_fsm_pp0_stage72 = 85'd4722366482869645213696;
parameter    ap_ST_fsm_pp0_stage73 = 85'd9444732965739290427392;
parameter    ap_ST_fsm_pp0_stage74 = 85'd18889465931478580854784;
parameter    ap_ST_fsm_pp0_stage75 = 85'd37778931862957161709568;
parameter    ap_ST_fsm_pp0_stage76 = 85'd75557863725914323419136;
parameter    ap_ST_fsm_pp0_stage77 = 85'd151115727451828646838272;
parameter    ap_ST_fsm_pp0_stage78 = 85'd302231454903657293676544;
parameter    ap_ST_fsm_pp0_stage79 = 85'd604462909807314587353088;
parameter    ap_ST_fsm_pp0_stage80 = 85'd1208925819614629174706176;
parameter    ap_ST_fsm_pp0_stage81 = 85'd2417851639229258349412352;
parameter    ap_ST_fsm_pp0_stage82 = 85'd4835703278458516698824704;
parameter    ap_ST_fsm_pp0_stage83 = 85'd9671406556917033397649408;
parameter    ap_ST_fsm_pp0_stage84 = 85'd19342813113834066795298816;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] xin1;
input  [31:0] xin2;
input  [30:0] rlt1_i;
output  [30:0] rlt1_o;
output   rlt1_o_ap_vld;
input  [15:0] al1_i;
output  [15:0] al1_o;
output   al1_o_ap_vld;
input  [30:0] rlt2_i;
output  [30:0] rlt2_o;
output   rlt2_o_ap_vld;
input  [14:0] al2_i;
output  [14:0] al2_o;
output   al2_o_ap_vld;
input  [14:0] detl_i;
output  [14:0] detl_o;
output   detl_o_ap_vld;
output  [5:0] il;
output   il_ap_vld;
input  [14:0] nbl_i;
output  [14:0] nbl_o;
output   nbl_o_ap_vld;
input  [31:0] plt1_i;
output  [31:0] plt1_o;
output   plt1_o_ap_vld;
input  [31:0] plt2_i;
output  [31:0] plt2_o;
output   plt2_o_ap_vld;
input  [30:0] rh1_i;
output  [30:0] rh1_o;
output   rh1_o_ap_vld;
input  [15:0] ah1_i;
output  [15:0] ah1_o;
output   ah1_o_ap_vld;
input  [30:0] rh2_i;
output  [30:0] rh2_o;
output   rh2_o_ap_vld;
input  [14:0] ah2_i;
output  [14:0] ah2_o;
output   ah2_o_ap_vld;
input  [14:0] deth_i;
output  [14:0] deth_o;
output   deth_o_ap_vld;
input  [14:0] nbh_i;
output  [14:0] nbh_o;
output   nbh_o_ap_vld;
input  [31:0] ph1_i;
output  [31:0] ph1_o;
output   ph1_o_ap_vld;
input  [31:0] ph2_i;
output  [31:0] ph2_o;
output   ph2_o_ap_vld;
output  [4:0] tqmf_address0;
output   tqmf_ce0;
output   tqmf_we0;
output  [31:0] tqmf_d0;
input  [31:0] tqmf_q0;
output  [4:0] tqmf_address1;
output   tqmf_ce1;
output   tqmf_we1;
output  [31:0] tqmf_d1;
input  [31:0] tqmf_q1;
output  [2:0] delay_bpl_address0;
output   delay_bpl_ce0;
output   delay_bpl_we0;
output  [31:0] delay_bpl_d0;
input  [31:0] delay_bpl_q0;
output  [2:0] delay_bpl_address1;
output   delay_bpl_ce1;
output   delay_bpl_we1;
output  [31:0] delay_bpl_d1;
input  [31:0] delay_bpl_q1;
output  [2:0] delay_dltx_address0;
output   delay_dltx_ce0;
output   delay_dltx_we0;
output  [15:0] delay_dltx_d0;
input  [15:0] delay_dltx_q0;
output  [2:0] delay_dltx_address1;
output   delay_dltx_ce1;
output   delay_dltx_we1;
output  [15:0] delay_dltx_d1;
input  [15:0] delay_dltx_q1;
output  [2:0] delay_bph_address0;
output   delay_bph_ce0;
output   delay_bph_we0;
output  [31:0] delay_bph_d0;
input  [31:0] delay_bph_q0;
output  [2:0] delay_bph_address1;
output   delay_bph_ce1;
output   delay_bph_we1;
output  [31:0] delay_bph_d1;
input  [31:0] delay_bph_q1;
output  [2:0] delay_dhx_address0;
output   delay_dhx_ce0;
output   delay_dhx_we0;
output  [13:0] delay_dhx_d0;
input  [13:0] delay_dhx_q0;
output  [2:0] delay_dhx_address1;
output   delay_dhx_ce1;
output   delay_dhx_we1;
output  [13:0] delay_dhx_d1;
input  [13:0] delay_dhx_q1;
output  [7:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[30:0] rlt1_o;
reg rlt1_o_ap_vld;
reg[15:0] al1_o;
reg al1_o_ap_vld;
reg[30:0] rlt2_o;
reg rlt2_o_ap_vld;
reg[14:0] al2_o;
reg al2_o_ap_vld;
reg[14:0] detl_o;
reg detl_o_ap_vld;
reg il_ap_vld;
reg[14:0] nbl_o;
reg nbl_o_ap_vld;
reg[31:0] plt1_o;
reg plt1_o_ap_vld;
reg[31:0] plt2_o;
reg plt2_o_ap_vld;
reg[30:0] rh1_o;
reg rh1_o_ap_vld;
reg[15:0] ah1_o;
reg ah1_o_ap_vld;
reg[30:0] rh2_o;
reg rh2_o_ap_vld;
reg[14:0] ah2_o;
reg ah2_o_ap_vld;
reg[14:0] deth_o;
reg deth_o_ap_vld;
reg[14:0] nbh_o;
reg nbh_o_ap_vld;
reg[31:0] ph1_o;
reg ph1_o_ap_vld;
reg[31:0] ph2_o;
reg ph2_o_ap_vld;
reg[4:0] tqmf_address0;
reg tqmf_ce0;
reg tqmf_we0;
reg[31:0] tqmf_d0;
reg[4:0] tqmf_address1;
reg tqmf_ce1;
reg tqmf_we1;
reg[31:0] tqmf_d1;
reg[2:0] delay_bpl_address0;
reg delay_bpl_ce0;
reg delay_bpl_we0;
reg[31:0] delay_bpl_d0;
reg[2:0] delay_bpl_address1;
reg delay_bpl_ce1;
reg delay_bpl_we1;
reg[31:0] delay_bpl_d1;
reg[2:0] delay_dltx_address0;
reg delay_dltx_ce0;
reg delay_dltx_we0;
reg[15:0] delay_dltx_d0;
reg[2:0] delay_dltx_address1;
reg delay_dltx_ce1;
reg delay_dltx_we1;
reg[15:0] delay_dltx_d1;
reg[2:0] delay_bph_address0;
reg delay_bph_ce0;
reg delay_bph_we0;
reg[31:0] delay_bph_d0;
reg[2:0] delay_bph_address1;
reg delay_bph_ce1;
reg delay_bph_we1;
reg[31:0] delay_bph_d1;
reg[2:0] delay_dhx_address0;
reg delay_dhx_ce0;
reg delay_dhx_we0;
reg[13:0] delay_dhx_d0;
reg[2:0] delay_dhx_address1;
reg delay_dhx_ce1;
reg delay_dhx_we1;
reg[13:0] delay_dhx_d1;

(* fsm_encoding = "none" *) reg   [84:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage84;
wire    ap_block_pp0_stage84_subdone;
wire   [4:0] quant26bt_pos_address0;
reg    quant26bt_pos_ce0;
wire   [5:0] quant26bt_pos_q0;
wire   [4:0] quant26bt_neg_address0;
reg    quant26bt_neg_ce0;
wire   [5:0] quant26bt_neg_q0;
wire   [3:0] qq4_code4_table_address0;
reg    qq4_code4_table_ce0;
wire   [15:0] qq4_code4_table_q0;
wire   [3:0] wl_code_table_address0;
reg    wl_code_table_ce0;
wire   [12:0] wl_code_table_q0;
reg   [4:0] ilb_table_address0;
reg    ilb_table_ce0;
wire   [11:0] ilb_table_q0;
reg   [31:0] storemerge29_reg_708;
reg   [5:0] ril_2_reg_842;
reg  signed [31:0] reg_954;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
reg  signed [31:0] reg_960;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg  signed [31:0] reg_965;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
reg  signed [31:0] reg_970;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
reg  signed [31:0] reg_976;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire   [46:0] grp_fu_882_p2;
reg   [46:0] reg_983;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
wire   [46:0] grp_fu_870_p2;
reg   [46:0] reg_987;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
reg  signed [31:0] reg_991;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire   [45:0] grp_fu_862_p2;
reg   [45:0] reg_998;
wire   [45:0] grp_fu_866_p2;
reg   [45:0] reg_1002;
wire   [42:0] grp_fu_925_p2;
reg   [42:0] reg_1006;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg  signed [31:0] reg_1010;
wire   [44:0] grp_fu_909_p2;
reg   [44:0] reg_1016;
reg   [31:0] reg_1020;
wire   [43:0] grp_fu_904_p2;
reg   [43:0] reg_1025;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire   [45:0] grp_fu_874_p2;
reg   [45:0] reg_1029;
wire   [45:0] grp_fu_878_p2;
reg   [45:0] reg_1033;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
reg   [11:0] reg_1037;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25_11001;
wire   [63:0] grp_fu_890_p2;
reg   [63:0] reg_1041;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30_11001;
wire   [45:0] grp_fu_1067_p2;
reg   [45:0] reg_1073;
reg  signed [15:0] ah1_load_reg_4395;
wire    ap_block_pp0_stage0_11001;
reg  signed [14:0] ah2_load_reg_4403;
wire  signed [46:0] sext_ln600_3_fu_1101_p1;
wire  signed [46:0] sext_ln600_4_fu_1106_p1;
wire  signed [46:0] sext_ln600_5_fu_1119_p1;
wire  signed [46:0] sext_ln604_3_fu_1124_p1;
reg   [14:0] deth_load_reg_4429;
reg  signed [15:0] delay_dltx_load_2_reg_4439;
reg  signed [31:0] delay_bph_load_reg_4446;
reg  signed [13:0] delay_dhx_load_reg_4453;
reg  signed [13:0] delay_dhx_load_2_reg_4460;
wire   [24:0] grp_fu_1137_p2;
reg   [24:0] mul_ln359_reg_4467;
wire  signed [46:0] sext_ln267_7_fu_1149_p1;
reg  signed [15:0] delay_dltx_load_reg_4482;
reg  signed [15:0] delay_dltx_load_4_reg_4489;
wire  signed [45:0] sext_ln587_5_fu_1159_p1;
wire  signed [45:0] sext_ln587_7_fu_1163_p1;
wire  signed [45:0] sext_ln589_25_fu_1171_p1;
wire  signed [45:0] sext_ln589_27_fu_1176_p1;
reg  signed [13:0] delay_dhx_load_4_reg_4516;
reg  signed [31:0] delay_bph_load_5_reg_4523;
reg  signed [13:0] delay_dhx_load_5_reg_4530;
reg   [31:0] wd3_10_reg_4536;
reg  signed [31:0] tqmf_load_12_reg_4542;
reg  signed [31:0] tqmf_load_13_reg_4548;
wire  signed [42:0] sext_ln267_10_fu_1204_p1;
reg  signed [15:0] delay_dltx_load_1_reg_4559;
reg  signed [15:0] delay_dltx_load_5_reg_4566;
reg   [14:0] detl_load_reg_4572;
reg  signed [13:0] delay_dhx_load_1_reg_4593;
reg  signed [31:0] delay_bph_load_3_reg_4600;
reg  signed [13:0] delay_dhx_load_3_reg_4607;
wire  signed [45:0] sext_ln589_33_fu_1227_p1;
wire  signed [45:0] sext_ln589_35_fu_1232_p1;
wire  signed [45:0] sext_ln589_37_fu_1236_p1;
wire  signed [45:0] sext_ln589_39_fu_1240_p1;
reg   [31:0] wd3_12_reg_4634;
reg  signed [31:0] tqmf_load_9_reg_4640;
wire  signed [46:0] sext_ln266_7_fu_1268_p1;
wire  signed [44:0] sext_ln267_8_fu_1272_p1;
reg  signed [15:0] delay_dltx_load_3_reg_4656;
reg   [8:0] decis_reg_4663;
wire  signed [45:0] sext_ln589_21_fu_1286_p1;
wire  signed [45:0] sext_ln589_23_fu_1291_p1;
wire  signed [45:0] sext_ln589_29_fu_1298_p1;
wire  signed [45:0] sext_ln589_31_fu_1302_p1;
reg   [31:0] wd3_11_reg_4688;
reg  signed [31:0] tqmf_load_5_reg_4694;
wire  signed [41:0] sext_ln267_6_fu_1329_p1;
reg   [31:0] trunc_ln605_1_reg_4710;
wire  signed [42:0] sext_ln267_3_fu_1338_p1;
reg  signed [31:0] tqmf_load_7_reg_4720;
wire   [46:0] grp_fu_914_p2;
reg   [46:0] mul_ln267_4_reg_4726;
wire   [44:0] grp_fu_936_p2;
reg   [44:0] mul_ln266_3_reg_4731;
wire  signed [43:0] sext_ln267_5_fu_1346_p1;
wire   [32:0] tmp_fu_1354_p2;
reg   [32:0] tmp_reg_4741;
reg  signed [31:0] delay_bpl_load_reg_4746;
reg  signed [31:0] delay_bpl_load_2_reg_4753;
wire   [45:0] grp_fu_1061_p2;
reg   [45:0] add_ln589_5_reg_4760;
wire  signed [44:0] sext_ln266_6_fu_1364_p1;
reg   [46:0] mul_ln266_2_reg_4770;
wire  signed [39:0] tmp_cast_fu_1369_p1;
wire   [32:0] tmp34_fu_1377_p2;
reg   [32:0] tmp34_reg_4780;
wire  signed [45:0] sext_ln587_1_fu_1383_p1;
wire  signed [45:0] sext_ln587_3_fu_1387_p1;
wire  signed [45:0] sext_ln589_5_fu_1391_p1;
wire  signed [45:0] sext_ln589_7_fu_1395_p1;
reg  signed [31:0] delay_bpl_load_4_reg_4805;
reg  signed [31:0] delay_bpl_load_5_reg_4812;
reg   [45:0] add_ln589_7_reg_4819;
wire   [41:0] grp_fu_919_p2;
reg   [41:0] mul_ln267_3_reg_4824;
wire   [43:0] grp_fu_931_p2;
reg   [43:0] mul_ln266_reg_4829;
wire  signed [43:0] sext_ln266_10_fu_1406_p1;
wire  signed [41:0] sext_ln267_12_fu_1411_p1;
wire  signed [39:0] tmp34_cast_fu_1416_p1;
wire   [46:0] add_ln270_1_fu_1420_p2;
reg   [46:0] add_ln270_1_reg_4849;
reg  signed [31:0] delay_bpl_load_1_reg_4854;
reg  signed [31:0] delay_bpl_load_3_reg_4861;
wire  signed [45:0] sext_ln589_13_fu_1425_p1;
wire  signed [45:0] sext_ln589_15_fu_1429_p1;
wire   [44:0] add_ln271_1_fu_1433_p2;
reg   [44:0] add_ln271_1_reg_4878;
wire   [45:0] add_ln589_6_fu_1439_p2;
reg   [45:0] add_ln589_6_reg_4883;
wire   [45:0] add_ln589_8_fu_1444_p2;
reg   [45:0] add_ln589_8_reg_4888;
reg   [31:0] tqmf_load_4_reg_4898;
wire  signed [45:0] sext_ln589_1_fu_1459_p1;
wire  signed [45:0] sext_ln589_3_fu_1463_p1;
wire  signed [45:0] sext_ln589_17_fu_1467_p1;
wire  signed [45:0] sext_ln589_19_fu_1471_p1;
reg   [31:0] trunc_ln591_1_reg_4930;
wire  signed [45:0] sext_ln589_9_fu_1489_p1;
wire  signed [45:0] sext_ln589_11_fu_1493_p1;
wire   [36:0] sub_ln271_fu_1521_p2;
reg   [36:0] sub_ln271_reg_4946;
reg  signed [14:0] al2_load_reg_4951;
wire  signed [46:0] sext_ln600_2_fu_1543_p1;
wire  signed [46:0] sext_ln604_1_fu_1548_p1;
reg   [31:0] tqmf_load_19_reg_4967;
wire   [39:0] grp_fu_941_p2;
reg   [39:0] tmp33_reg_4974;
wire   [43:0] add_ln271_4_fu_1560_p2;
reg   [43:0] add_ln271_4_reg_4979;
wire   [43:0] add_ln271_6_fu_1566_p2;
reg   [43:0] add_ln271_6_reg_4984;
reg  signed [15:0] al1_load_reg_4989;
wire  signed [46:0] sext_ln600_fu_1587_p1;
wire  signed [46:0] sext_ln600_1_fu_1592_p1;
wire   [38:0] sub_ln266_fu_1625_p2;
reg   [38:0] sub_ln266_reg_5007;
reg   [41:0] mul_ln267_7_reg_5012;
wire   [38:0] sub_ln267_fu_1665_p2;
reg   [38:0] sub_ln267_reg_5017;
reg   [39:0] tmp35_reg_5022;
wire   [44:0] add_ln271_2_fu_1671_p2;
reg   [44:0] add_ln271_2_reg_5027;
wire   [46:0] add_ln271_7_fu_1679_p2;
reg   [46:0] add_ln271_7_reg_5032;
wire   [36:0] xa_fu_1708_p2;
reg   [36:0] xa_reg_5037;
wire   [40:0] grp_fu_894_p2;
reg   [40:0] mul_ln267_reg_5042;
wire   [40:0] grp_fu_899_p2;
reg   [40:0] mul_ln266_5_reg_5047;
wire   [46:0] add_ln270_2_fu_1739_p2;
reg   [46:0] add_ln270_2_reg_5052;
wire   [39:0] add_ln270_4_fu_1744_p2;
reg   [39:0] add_ln270_4_reg_5057;
wire   [41:0] add_ln270_6_fu_1750_p2;
reg   [41:0] add_ln270_6_reg_5062;
reg   [45:0] mul_ln589_reg_5067;
wire   [39:0] add_ln271_fu_1755_p2;
reg   [39:0] add_ln271_reg_5072;
wire   [41:0] add_ln270_fu_1769_p2;
reg   [41:0] add_ln270_reg_5077;
wire   [39:0] add_ln270_5_fu_1774_p2;
reg   [39:0] add_ln270_5_reg_5082;
wire   [44:0] add_ln270_7_fu_1782_p2;
reg   [44:0] add_ln270_7_reg_5087;
wire   [45:0] add_ln589_1_fu_1788_p2;
reg   [45:0] add_ln589_1_reg_5092;
wire   [44:0] add_ln271_3_fu_1796_p2;
reg   [44:0] add_ln271_3_reg_5097;
wire   [43:0] add_ln271_5_fu_1801_p2;
reg   [43:0] add_ln271_5_reg_5102;
wire   [46:0] add_ln270_3_fu_1809_p2;
reg   [46:0] add_ln270_3_reg_5107;
wire   [44:0] add_ln270_8_fu_1817_p2;
reg   [44:0] add_ln270_8_reg_5112;
wire   [45:0] add_ln589_3_fu_1822_p2;
reg   [45:0] add_ln589_3_reg_5117;
wire   [46:0] add_ln271_8_fu_1831_p2;
reg   [46:0] add_ln271_8_reg_5122;
wire   [46:0] xa_2_fu_1839_p2;
reg   [46:0] xa_2_reg_5127;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
wire   [46:0] xb_fu_1851_p2;
reg   [46:0] xb_reg_5133;
reg   [31:0] trunc_ln2_reg_5139;
reg   [31:0] trunc_ln3_reg_5145;
reg   [31:0] trunc_ln_reg_5150;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
reg   [31:0] trunc_ln1_reg_5155;
wire   [31:0] add_ln295_fu_1894_p2;
reg   [31:0] add_ln295_reg_5160;
wire   [30:0] trunc_ln296_fu_1898_p1;
reg   [30:0] trunc_ln296_reg_5165;
wire   [31:0] add_ln345_fu_1902_p2;
reg   [31:0] add_ln345_reg_5170;
wire   [30:0] trunc_ln347_fu_1906_p1;
reg   [30:0] trunc_ln347_reg_5175;
wire   [31:0] sub_ln296_fu_1910_p2;
reg   [31:0] sub_ln296_reg_5180;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
reg   [0:0] tmp_3_reg_5186;
wire   [31:0] sub_ln347_fu_1922_p2;
reg   [31:0] sub_ln347_reg_5191;
reg   [0:0] tmp_17_reg_5197;
wire   [31:0] m_4_fu_1939_p3;
reg   [31:0] m_4_reg_5203;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_11001;
wire   [31:0] m_2_fu_1945_p2;
reg   [31:0] m_2_reg_5237;
wire   [0:0] icmp_ln621_fu_1953_p2;
reg   [0:0] icmp_ln621_reg_5242;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21_11001;
reg   [9:0] decis_1_reg_5246;
wire   [0:0] icmp_ln360_fu_2014_p2;
reg   [0:0] icmp_ln360_reg_5251;
wire   [22:0] sub_ln759_fu_2040_p2;
reg   [22:0] sub_ln759_reg_5256;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22_11001;
wire   [0:0] icmp_ln621_1_fu_2052_p2;
reg   [0:0] icmp_ln621_1_reg_5266;
wire   [1:0] add_ln364_fu_2077_p2;
reg   [1:0] add_ln364_reg_5270;
wire   [13:0] tmp_1_fu_2083_p6;
reg  signed [13:0] tmp_1_reg_5275;
wire  signed [16:0] add_ln760_fu_2128_p2;
reg  signed [16:0] add_ln760_reg_5280;
reg   [9:0] decis_2_reg_5286;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23_11001;
reg   [4:0] wd1_1_reg_5301;
reg   [3:0] trunc_ln653_1_reg_5306;
wire   [25:0] zext_ln620_5_fu_2218_p1;
reg   [25:0] zext_ln620_5_reg_5311;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24_11001;
wire   [0:0] icmp_ln621_2_fu_2224_p2;
reg   [0:0] icmp_ln621_2_reg_5318;
reg  signed [13:0] trunc_ln8_reg_5322;
reg   [10:0] decis_3_reg_5336;
wire   [3:0] sub_ln656_1_fu_2290_p2;
reg   [3:0] sub_ln656_1_reg_5371;
wire  signed [31:0] add_ln373_fu_2295_p2;
reg  signed [31:0] add_ln373_reg_5376;
wire   [0:0] icmp_ln668_1_fu_2300_p2;
reg   [0:0] icmp_ln668_1_reg_5382;
reg   [31:0] wd3_9_reg_5386;
reg   [31:0] wd3_14_reg_5392;
wire  signed [27:0] sext_ln679_6_fu_2352_p1;
wire   [0:0] icmp_ln621_3_fu_2405_p2;
reg   [0:0] icmp_ln621_3_reg_5408;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26_11001;
reg   [31:0] wd3_13_reg_5412;
wire   [27:0] grp_fu_2355_p2;
reg   [27:0] mul_ln679_6_reg_5418;
wire   [27:0] grp_fu_2361_p2;
reg   [27:0] mul_ln679_7_reg_5423;
wire   [27:0] grp_fu_2367_p2;
reg   [27:0] mul_ln679_8_reg_5428;
wire   [27:0] grp_fu_2373_p2;
reg   [27:0] mul_ln679_9_reg_5433;
wire   [27:0] grp_fu_2379_p2;
reg   [27:0] mul_ln679_10_reg_5438;
wire   [27:0] grp_fu_2385_p2;
reg   [27:0] mul_ln679_11_reg_5443;
wire  signed [63:0] sext_ln705_2_fu_2472_p1;
wire  signed [63:0] sext_ln705_3_fu_2477_p1;
wire  signed [63:0] sext_ln708_1_fu_2482_p1;
reg   [10:0] decis_4_reg_5464;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27_11001;
wire   [31:0] add_ln684_6_fu_2527_p2;
reg   [31:0] add_ln684_6_reg_5469;
wire   [31:0] add_ln684_7_fu_2551_p2;
reg   [31:0] add_ln684_7_reg_5474;
wire   [31:0] add_ln684_8_fu_2575_p2;
reg   [31:0] add_ln684_8_reg_5479;
wire   [31:0] add_ln684_9_fu_2599_p2;
reg   [31:0] add_ln684_9_reg_5484;
wire   [31:0] add_ln684_11_fu_2623_p2;
reg   [31:0] add_ln684_11_reg_5489;
wire   [0:0] icmp_ln621_4_fu_2631_p2;
reg   [0:0] icmp_ln621_4_reg_5494;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28_11001;
wire   [31:0] add_ln684_10_fu_2660_p2;
reg   [31:0] add_ln684_10_reg_5498;
reg   [10:0] decis_5_reg_5503;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29_11001;
wire   [26:0] zext_ln620_3_fu_2675_p1;
reg   [26:0] zext_ln620_3_reg_5508;
wire   [0:0] icmp_ln621_5_fu_2681_p2;
reg   [0:0] icmp_ln621_5_reg_5517;
reg   [0:0] tmp_25_reg_5521;
wire   [22:0] sub_ln716_1_fu_2706_p2;
reg   [22:0] sub_ln716_1_reg_5527;
reg   [11:0] decis_6_reg_5532;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_pp0_stage31_11001;
wire   [18:0] sub_ln706_1_fu_2733_p2;
reg   [18:0] sub_ln706_1_reg_5537;
wire   [16:0] add_ln716_2_fu_2768_p2;
reg   [16:0] add_ln716_2_reg_5542;
wire   [0:0] icmp_ln621_6_fu_2777_p2;
reg   [0:0] icmp_ln621_6_reg_5547;
wire    ap_CS_fsm_pp0_stage32;
wire    ap_block_pp0_stage32_11001;
wire   [16:0] apl2_3_fu_2820_p2;
reg   [16:0] apl2_3_reg_5551;
reg   [11:0] decis_7_reg_5557;
wire    ap_CS_fsm_pp0_stage33;
wire    ap_block_pp0_stage33_11001;
wire   [0:0] icmp_ln719_1_fu_2835_p2;
reg   [0:0] icmp_ln719_1_reg_5562;
wire   [0:0] icmp_ln621_7_fu_2843_p2;
reg   [0:0] icmp_ln621_7_reg_5567;
wire    ap_CS_fsm_pp0_stage34;
wire    ap_block_pp0_stage34_11001;
wire   [14:0] apl2_5_fu_2872_p3;
reg   [14:0] apl2_5_reg_5571;
wire   [24:0] sub_ln734_1_fu_2897_p2;
reg   [24:0] sub_ln734_1_reg_5576;
reg   [11:0] decis_8_reg_5581;
wire    ap_CS_fsm_pp0_stage35;
wire    ap_block_pp0_stage35_11001;
wire   [17:0] apl1_4_fu_2933_p2;
reg   [17:0] apl1_4_reg_5586;
wire   [14:0] wd3_15_fu_2939_p2;
reg   [14:0] wd3_15_reg_5592;
wire   [0:0] icmp_ln621_8_fu_2947_p2;
reg   [0:0] icmp_ln621_8_reg_5598;
wire    ap_CS_fsm_pp0_stage36;
wire    ap_block_pp0_stage36_11001;
wire   [17:0] apl1_5_fu_2968_p3;
reg   [17:0] apl1_5_reg_5602;
wire   [15:0] trunc_ln733_1_fu_2975_p1;
reg   [15:0] trunc_ln733_1_reg_5607;
wire  signed [15:0] apl1_6_fu_2979_p2;
reg  signed [15:0] apl1_6_reg_5612;
reg   [11:0] decis_9_reg_5618;
wire    ap_CS_fsm_pp0_stage37;
wire    ap_block_pp0_stage37_11001;
wire   [0:0] icmp_ln621_9_fu_3018_p2;
reg   [0:0] icmp_ln621_9_reg_5623;
wire    ap_CS_fsm_pp0_stage38;
wire    ap_block_pp0_stage38_11001;
reg   [11:0] decis_s_reg_5627;
wire    ap_CS_fsm_pp0_stage39;
wire    ap_block_pp0_stage39_11001;
wire   [27:0] zext_ln620_2_fu_3038_p1;
reg   [27:0] zext_ln620_2_reg_5632;
wire    ap_CS_fsm_pp0_stage40;
wire    ap_block_pp0_stage40_11001;
wire   [0:0] icmp_ln621_10_fu_3044_p2;
reg   [0:0] icmp_ln621_10_reg_5643;
reg   [12:0] decis_10_reg_5647;
wire    ap_CS_fsm_pp0_stage41;
wire    ap_block_pp0_stage41_11001;
wire   [0:0] icmp_ln621_11_fu_3068_p2;
reg   [0:0] icmp_ln621_11_reg_5652;
wire    ap_CS_fsm_pp0_stage42;
wire    ap_block_pp0_stage42_11001;
reg   [12:0] decis_11_reg_5656;
wire    ap_CS_fsm_pp0_stage43;
wire    ap_block_pp0_stage43_11001;
wire   [0:0] icmp_ln621_12_fu_3091_p2;
reg   [0:0] icmp_ln621_12_reg_5661;
wire    ap_CS_fsm_pp0_stage44;
wire    ap_block_pp0_stage44_11001;
reg   [12:0] decis_12_reg_5665;
wire    ap_CS_fsm_pp0_stage45;
wire    ap_block_pp0_stage45_11001;
wire   [0:0] icmp_ln621_13_fu_3114_p2;
reg   [0:0] icmp_ln621_13_reg_5670;
wire    ap_CS_fsm_pp0_stage46;
wire    ap_block_pp0_stage46_11001;
reg   [12:0] decis_13_reg_5674;
wire    ap_CS_fsm_pp0_stage47;
wire    ap_block_pp0_stage47_11001;
wire   [0:0] icmp_ln621_14_fu_3137_p2;
reg   [0:0] icmp_ln621_14_reg_5679;
wire    ap_CS_fsm_pp0_stage48;
wire    ap_block_pp0_stage48_11001;
reg   [12:0] decis_14_reg_5683;
wire    ap_CS_fsm_pp0_stage49;
wire    ap_block_pp0_stage49_11001;
wire   [0:0] icmp_ln621_15_fu_3160_p2;
reg   [0:0] icmp_ln621_15_reg_5688;
wire    ap_CS_fsm_pp0_stage50;
wire    ap_block_pp0_stage50_11001;
reg   [12:0] decis_15_reg_5692;
wire    ap_CS_fsm_pp0_stage51;
wire    ap_block_pp0_stage51_11001;
wire   [0:0] icmp_ln621_16_fu_3183_p2;
reg   [0:0] icmp_ln621_16_reg_5697;
wire    ap_CS_fsm_pp0_stage52;
wire    ap_block_pp0_stage52_11001;
reg   [12:0] decis_16_reg_5701;
wire    ap_CS_fsm_pp0_stage53;
wire    ap_block_pp0_stage53_11001;
wire   [0:0] icmp_ln621_17_fu_3206_p2;
reg   [0:0] icmp_ln621_17_reg_5706;
wire    ap_CS_fsm_pp0_stage54;
wire    ap_block_pp0_stage54_11001;
reg   [13:0] decis_17_reg_5710;
wire   [28:0] zext_ln620_1_fu_3249_p1;
reg   [28:0] zext_ln620_1_reg_5715;
wire    ap_CS_fsm_pp0_stage55;
wire    ap_block_pp0_stage55_11001;
wire   [0:0] icmp_ln621_18_fu_3255_p2;
reg   [0:0] icmp_ln621_18_reg_5726;
reg   [13:0] decis_18_reg_5730;
wire    ap_CS_fsm_pp0_stage56;
wire    ap_block_pp0_stage56_11001;
wire   [0:0] icmp_ln621_19_fu_3279_p2;
reg   [0:0] icmp_ln621_19_reg_5735;
wire    ap_CS_fsm_pp0_stage57;
wire    ap_block_pp0_stage57_11001;
reg   [13:0] decis_19_reg_5739;
wire    ap_CS_fsm_pp0_stage58;
wire    ap_block_pp0_stage58_11001;
wire   [0:0] icmp_ln621_20_fu_3302_p2;
reg   [0:0] icmp_ln621_20_reg_5744;
wire    ap_CS_fsm_pp0_stage59;
wire    ap_block_pp0_stage59_11001;
reg   [13:0] decis_20_reg_5748;
wire    ap_CS_fsm_pp0_stage60;
wire    ap_block_pp0_stage60_11001;
wire   [0:0] icmp_ln621_21_fu_3325_p2;
reg   [0:0] icmp_ln621_21_reg_5753;
wire    ap_CS_fsm_pp0_stage61;
wire    ap_block_pp0_stage61_11001;
reg   [13:0] decis_21_reg_5757;
wire    ap_CS_fsm_pp0_stage62;
wire    ap_block_pp0_stage62_11001;
wire   [0:0] icmp_ln621_22_fu_3348_p2;
reg   [0:0] icmp_ln621_22_reg_5762;
wire    ap_CS_fsm_pp0_stage63;
wire    ap_block_pp0_stage63_11001;
reg   [13:0] decis_22_reg_5766;
wire    ap_CS_fsm_pp0_stage64;
wire    ap_block_pp0_stage64_11001;
wire   [0:0] icmp_ln621_23_fu_3371_p2;
reg   [0:0] icmp_ln621_23_reg_5771;
wire    ap_CS_fsm_pp0_stage65;
wire    ap_block_pp0_stage65_11001;
reg   [13:0] decis_23_reg_5775;
wire    ap_CS_fsm_pp0_stage66;
wire    ap_block_pp0_stage66_11001;
wire   [0:0] icmp_ln621_24_fu_3394_p2;
reg   [0:0] icmp_ln621_24_reg_5780;
wire    ap_CS_fsm_pp0_stage67;
wire    ap_block_pp0_stage67_11001;
reg   [13:0] decis_24_reg_5784;
wire    ap_CS_fsm_pp0_stage68;
wire    ap_block_pp0_stage68_11001;
wire   [29:0] zext_ln620_fu_3414_p1;
reg   [29:0] zext_ln620_reg_5789;
wire    ap_CS_fsm_pp0_stage69;
wire    ap_block_pp0_stage69_11001;
wire   [0:0] icmp_ln621_25_fu_3420_p2;
reg   [0:0] icmp_ln621_25_reg_5796;
reg   [14:0] decis_25_reg_5800;
wire    ap_CS_fsm_pp0_stage70;
wire    ap_block_pp0_stage70_11001;
wire   [0:0] icmp_ln621_26_fu_3444_p2;
reg   [0:0] icmp_ln621_26_reg_5805;
wire    ap_CS_fsm_pp0_stage71;
wire    ap_block_pp0_stage71_11001;
reg   [14:0] decis_26_reg_5809;
wire    ap_CS_fsm_pp0_stage72;
wire    ap_block_pp0_stage72_11001;
wire   [0:0] icmp_ln621_27_fu_3467_p2;
reg   [0:0] icmp_ln621_27_reg_5814;
wire    ap_CS_fsm_pp0_stage73;
wire    ap_block_pp0_stage73_11001;
reg   [14:0] decis_27_reg_5818;
wire    ap_CS_fsm_pp0_stage74;
wire    ap_block_pp0_stage74_11001;
wire   [30:0] zext_ln620_4_fu_3487_p1;
reg   [30:0] zext_ln620_4_reg_5823;
wire    ap_CS_fsm_pp0_stage75;
wire    ap_block_pp0_stage75_11001;
wire   [0:0] icmp_ln621_28_fu_3493_p2;
reg   [0:0] icmp_ln621_28_reg_5828;
reg   [15:0] decis_28_reg_5832;
wire   [4:0] select_ln621_fu_3533_p3;
reg   [4:0] select_ln621_reg_5837;
wire    ap_CS_fsm_pp0_stage76;
wire    ap_block_pp0_stage76_11001;
wire    ap_CS_fsm_pp0_stage78;
wire    ap_block_pp0_stage78_11001;
reg   [5:0] ril_reg_5852;
wire    ap_CS_fsm_pp0_stage79;
wire    ap_block_pp0_stage79_11001;
reg   [5:0] ril_1_reg_5857;
wire    ap_CS_fsm_pp0_stage81;
wire    ap_block_pp0_stage81_11001;
reg  signed [15:0] qq4_code4_table_load_reg_5872;
wire    ap_CS_fsm_pp0_stage82;
wire    ap_block_pp0_stage82_11001;
reg   [15:0] trunc_ln7_reg_5877;
reg   [12:0] wl_code_table_load_reg_5882;
wire    ap_CS_fsm_pp0_stage83;
wire    ap_block_pp0_stage83_11001;
wire  signed [16:0] add_ln640_fu_3619_p2;
reg  signed [16:0] add_ln640_reg_5892;
reg  signed [15:0] trunc_ln6_reg_5898;
wire    ap_block_pp0_stage84_11001;
reg   [4:0] wd1_reg_5906;
reg   [3:0] trunc_ln9_reg_5911;
wire  signed [31:0] sext_ln303_1_fu_3721_p1;
wire  signed [31:0] add_ln313_fu_3731_p2;
reg  signed [31:0] add_ln313_reg_5961;
wire   [0:0] icmp_ln668_fu_3736_p2;
reg   [0:0] icmp_ln668_reg_5967;
reg   [31:0] wd3_1_reg_5971;
reg   [31:0] wd3_3_reg_5977;
wire   [3:0] sub_ln656_fu_3846_p2;
reg   [3:0] sub_ln656_reg_5983;
reg   [31:0] wd3_2_reg_5988;
reg   [31:0] wd3_4_reg_5994;
reg   [31:0] wd3_5_reg_6000;
reg   [31:0] wd3_6_reg_6006;
wire   [31:0] grp_fu_3787_p2;
reg   [31:0] mul_ln679_reg_6012;
wire   [31:0] grp_fu_3793_p2;
reg   [31:0] mul_ln679_1_reg_6017;
wire   [31:0] grp_fu_3799_p2;
reg   [31:0] mul_ln679_2_reg_6022;
wire   [31:0] grp_fu_3805_p2;
reg   [31:0] mul_ln679_3_reg_6027;
wire   [31:0] grp_fu_3811_p2;
reg   [31:0] mul_ln679_4_reg_6032;
wire   [31:0] grp_fu_3817_p2;
reg   [31:0] mul_ln679_5_reg_6037;
wire  signed [63:0] sext_ln705_fu_3951_p1;
wire  signed [63:0] sext_ln705_1_fu_3956_p1;
wire  signed [63:0] sext_ln708_fu_3961_p1;
wire   [31:0] add_ln684_fu_4019_p2;
reg   [31:0] add_ln684_reg_6058;
wire   [31:0] add_ln684_1_fu_4043_p2;
reg   [31:0] add_ln684_1_reg_6063;
wire   [31:0] add_ln684_2_fu_4067_p2;
reg   [31:0] add_ln684_2_reg_6068;
wire   [31:0] add_ln684_3_fu_4091_p2;
reg   [31:0] add_ln684_3_reg_6073;
wire   [31:0] add_ln684_4_fu_4115_p2;
reg   [31:0] add_ln684_4_reg_6078;
wire   [31:0] add_ln684_5_fu_4139_p2;
reg   [31:0] add_ln684_5_reg_6083;
reg   [0:0] tmp_15_reg_6088;
wire   [22:0] sub_ln716_fu_4158_p2;
reg   [22:0] sub_ln716_reg_6094;
wire   [18:0] sub_ln706_fu_4175_p2;
reg   [18:0] sub_ln706_reg_6099;
wire   [16:0] add_ln716_fu_4210_p2;
reg   [16:0] add_ln716_reg_6104;
wire   [16:0] apl2_fu_4249_p2;
reg   [16:0] apl2_reg_6109;
wire   [0:0] icmp_ln719_fu_4254_p2;
reg   [0:0] icmp_ln719_reg_6115;
wire   [14:0] apl2_2_fu_4278_p3;
reg   [14:0] apl2_2_reg_6120;
wire   [24:0] sub_ln734_fu_4303_p2;
reg   [24:0] sub_ln734_reg_6125;
wire   [17:0] apl1_fu_4329_p2;
reg   [17:0] apl1_reg_6130;
wire   [14:0] wd3_7_fu_4335_p2;
reg   [14:0] wd3_7_reg_6136;
wire   [17:0] apl1_1_fu_4351_p3;
reg   [17:0] apl1_1_reg_6142;
wire   [15:0] trunc_ln733_fu_4358_p1;
reg   [15:0] trunc_ln733_reg_6147;
wire  signed [15:0] apl1_2_fu_4362_p2;
reg  signed [15:0] apl1_2_reg_6152;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage12_subdone;
reg   [31:0] ap_port_reg_xin1;
reg   [31:0] ap_port_reg_xin2;
reg   [31:0] ap_phi_reg_pp0_iter0_storemerge29_reg_708;
reg   [4:0] ap_phi_reg_pp0_iter0_mil_02_i_reg_719;
wire    ap_CS_fsm_pp0_stage77;
wire    ap_block_pp0_stage77_11001;
reg    ap_predicate_pred1990_state78;
reg   [5:0] ap_phi_reg_pp0_iter0_ril_2_reg_842;
wire    ap_CS_fsm_pp0_stage80;
wire    ap_block_pp0_stage80_11001;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_852;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_852;
wire   [63:0] zext_ln656_1_fu_2245_p1;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln628_fu_3541_p1;
wire    ap_block_pp0_stage78;
wire   [63:0] zext_ln303_fu_3563_p1;
wire    ap_block_pp0_stage81;
wire   [63:0] zext_ln656_fu_3727_p1;
wire    ap_block_pp0_stage0;
wire   [30:0] add_ln330_fu_3823_p2;
wire    ap_block_pp0_stage12;
wire   [15:0] apl1_3_fu_4376_p3;
reg   [15:0] ap_sig_allocacmp_al1_load;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage9;
wire   [14:0] shl_ln6_fu_3986_p3;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire   [14:0] select_ln643_fu_3663_p3;
wire    ap_block_pp0_stage84;
wire    ap_block_pp0_stage82;
wire    ap_block_pp0_stage1;
wire   [30:0] add_ln388_fu_2391_p2;
wire    ap_block_pp0_stage25;
wire   [15:0] apl1_7_fu_3003_p3;
wire    ap_block_pp0_stage37;
wire    ap_block_pp0_stage34;
wire   [14:0] shl_ln657_1_fu_2427_p3;
wire    ap_block_pp0_stage26;
wire   [14:0] select_ln763_fu_2184_p3;
wire    ap_block_pp0_stage23;
wire    ap_block_pp0_stage21;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage19;
wire    ap_block_pp0_stage27;
wire    ap_block_pp0_stage28;
wire    ap_block_pp0_stage29;
wire    ap_block_pp0_stage30;
reg  signed [13:0] grp_fu_862_p0;
reg  signed [31:0] grp_fu_862_p1;
reg  signed [13:0] grp_fu_866_p0;
reg  signed [31:0] grp_fu_866_p1;
reg  signed [14:0] grp_fu_870_p0;
reg  signed [31:0] grp_fu_870_p1;
reg  signed [15:0] grp_fu_874_p0;
reg  signed [31:0] grp_fu_874_p1;
reg  signed [15:0] grp_fu_878_p0;
reg  signed [31:0] grp_fu_878_p1;
reg  signed [15:0] grp_fu_882_p0;
reg  signed [31:0] grp_fu_882_p1;
reg  signed [31:0] grp_fu_886_p0;
reg  signed [31:0] grp_fu_886_p1;
reg  signed [31:0] grp_fu_890_p0;
reg  signed [31:0] grp_fu_890_p1;
wire   [8:0] grp_fu_894_p1;
wire   [8:0] grp_fu_899_p1;
reg  signed [31:0] grp_fu_904_p0;
wire   [11:0] grp_fu_904_p1;
reg  signed [31:0] grp_fu_909_p0;
wire   [12:0] grp_fu_909_p1;
reg  signed [31:0] grp_fu_914_p0;
wire   [14:0] grp_fu_914_p1;
reg  signed [31:0] grp_fu_919_p0;
reg  signed [10:0] grp_fu_919_p1;
reg  signed [31:0] grp_fu_925_p0;
reg  signed [10:0] grp_fu_925_p1;
wire  signed [12:0] grp_fu_931_p1;
wire  signed [12:0] grp_fu_936_p1;
reg  signed [32:0] grp_fu_941_p0;
wire  signed [6:0] grp_fu_941_p1;
wire   [63:0] grp_fu_886_p2;
wire   [46:0] grp_fu_1045_p2;
wire   [31:0] pl_2_fu_1093_p3;
wire  signed [15:0] sext_ln600_4_fu_1106_p0;
wire   [31:0] pl2_1_fu_1111_p3;
wire  signed [14:0] sext_ln604_3_fu_1124_p0;
wire   [14:0] grp_fu_1137_p0;
wire   [10:0] grp_fu_1137_p1;
wire   [39:0] shl_ln672_8_fu_1180_p3;
wire  signed [39:0] sext_ln589_24_fu_1167_p1;
wire   [39:0] sub_ln672_8_fu_1188_p2;
wire   [14:0] grp_fu_1217_p0;
wire   [9:0] grp_fu_1217_p1;
wire   [39:0] shl_ln672_s_fu_1244_p3;
wire  signed [39:0] sext_ln589_32_fu_1223_p1;
wire   [39:0] sub_ln672_10_fu_1252_p2;
wire   [23:0] grp_fu_1217_p2;
wire   [39:0] shl_ln672_9_fu_1306_p3;
wire  signed [39:0] sext_ln589_28_fu_1295_p1;
wire   [39:0] sub_ln672_9_fu_1313_p2;
wire  signed [32:0] tqmf_load_21_cast_fu_1350_p1;
wire  signed [32:0] sext_ln266_fu_1342_p1;
wire  signed [32:0] tqmf_load_22_cast_fu_1373_p1;
wire  signed [32:0] sext_ln267_fu_1360_p1;
wire  signed [46:0] sext_ln267_9_fu_1399_p1;
wire  signed [44:0] sext_ln266_9_fu_1402_p1;
wire   [45:0] zl_3_fu_1475_p2;
wire   [35:0] shl_ln3_fu_1497_p3;
wire   [33:0] shl_ln271_1_fu_1509_p3;
wire  signed [36:0] sext_ln271_fu_1505_p1;
wire  signed [36:0] sext_ln271_1_fu_1517_p1;
wire   [31:0] pl2_fu_1535_p3;
wire  signed [14:0] sext_ln604_1_fu_1548_p0;
wire  signed [43:0] sext_ln266_4_fu_1553_p1;
wire  signed [43:0] sext_ln271_2_fu_1557_p1;
wire   [31:0] pl_fu_1579_p3;
wire  signed [15:0] sext_ln600_1_fu_1592_p0;
wire   [37:0] shl_ln1_fu_1603_p3;
wire   [35:0] shl_ln266_1_fu_1614_p3;
wire  signed [38:0] sext_ln266_2_fu_1610_p1;
wire  signed [38:0] sext_ln266_3_fu_1621_p1;
wire   [31:0] shl_ln2_fu_1631_p1;
wire   [38:0] shl_ln2_fu_1631_p3;
wire   [37:0] shl_ln267_1_fu_1643_p3;
wire   [35:0] shl_ln267_2_fu_1654_p3;
wire  signed [38:0] sext_ln267_13_fu_1650_p1;
wire  signed [38:0] sext_ln267_14_fu_1661_p1;
wire  signed [44:0] sext_ln266_11_fu_1639_p1;
wire  signed [46:0] sext_ln271_6_fu_1676_p1;
wire   [31:0] shl_ln_fu_1684_p1;
wire   [35:0] shl_ln_fu_1684_p3;
wire   [31:0] shl_ln261_1_fu_1696_p1;
wire   [33:0] shl_ln261_1_fu_1696_p3;
wire  signed [36:0] sext_ln261_fu_1692_p1;
wire  signed [36:0] sext_ln261_1_fu_1704_p1;
wire   [38:0] shl_ln266_2_fu_1717_p3;
wire  signed [46:0] sext_ln267_11_fu_1729_p1;
wire  signed [39:0] sext_ln267_2_fu_1714_p1;
wire  signed [39:0] sext_ln267_4_fu_1725_p1;
wire  signed [41:0] sext_ln270_fu_1736_p1;
wire  signed [39:0] sext_ln266_12_fu_1733_p1;
wire  signed [41:0] sext_ln267_15_fu_1766_p1;
wire  signed [39:0] sext_ln255_fu_1760_p1;
wire  signed [44:0] sext_ln270_3_fu_1779_p1;
wire  signed [44:0] sext_ln271_3_fu_1793_p1;
wire  signed [43:0] sext_ln266_1_fu_1763_p1;
wire  signed [46:0] sext_ln270_1_fu_1806_p1;
wire  signed [44:0] sext_ln270_2_fu_1814_p1;
wire  signed [46:0] sext_ln271_5_fu_1828_p1;
wire  signed [46:0] sext_ln270_4_fu_1836_p1;
wire  signed [46:0] sext_ln271_4_fu_1848_p1;
wire   [45:0] zl_1_fu_1844_p2;
wire   [46:0] add_ln281_fu_1866_p2;
wire   [46:0] sub_ln282_fu_1870_p2;
wire    ap_block_pp0_stage20;
wire   [31:0] m_fu_1934_p2;
wire   [31:0] zext_ln613_fu_1950_p1;
wire   [23:0] shl_ln4_fu_1958_p3;
wire   [20:0] shl_ln620_1_fu_1969_p3;
wire   [24:0] zext_ln620_8_fu_1965_p1;
wire   [24:0] zext_ln620_9_fu_1976_p1;
wire   [24:0] add_ln620_fu_1980_p2;
wire   [12:0] decis_29_fu_1996_p4;
wire   [31:0] m_3_fu_2009_p3;
wire   [31:0] zext_ln359_2_fu_2005_p1;
wire   [21:0] shl_ln10_fu_2028_p3;
wire   [22:0] zext_ln759_1_fu_2036_p1;
wire   [22:0] zext_ln759_fu_2024_p1;
wire    ap_block_pp0_stage22;
wire   [31:0] zext_ln613_1_fu_2049_p1;
wire   [14:0] grp_fu_2057_p0;
wire   [10:0] grp_fu_2057_p1;
wire   [1:0] select_ln360_fu_2070_p3;
wire   [1:0] select_ln351_fu_2063_p3;
wire   [15:0] wd_1_fu_2097_p4;
wire   [10:0] tmp_2_fu_2110_p6;
wire  signed [16:0] sext_ln758_fu_2106_p1;
wire  signed [16:0] sext_ln760_fu_2124_p1;
wire   [24:0] grp_fu_2057_p2;
wire   [14:0] grp_fu_2150_p1;
wire  signed [31:0] sext_ln756_fu_2156_p1;
wire   [0:0] tmp_18_fu_2159_p3;
wire   [16:0] select_ln761_fu_2167_p3;
wire   [0:0] icmp_ln763_fu_2178_p2;
wire   [14:0] trunc_ln756_fu_2174_p1;
wire   [31:0] zext_ln613_2_fu_2221_p1;
wire   [14:0] grp_fu_2229_p0;
wire   [11:0] grp_fu_2229_p1;
wire   [28:0] grp_fu_2150_p2;
wire   [25:0] grp_fu_2229_p2;
wire  signed [31:0] sext_ln364_1_fu_2284_p1;
wire   [39:0] shl_ln672_6_fu_2305_p3;
wire  signed [39:0] sext_ln587_4_fu_2259_p1;
wire   [39:0] sub_ln672_6_fu_2312_p2;
wire   [39:0] shl_ln672_7_fu_2328_p3;
wire  signed [39:0] sext_ln589_20_fu_2265_p1;
wire   [39:0] sub_ln672_7_fu_2336_p2;
wire  signed [13:0] grp_fu_2355_p0;
wire  signed [13:0] grp_fu_2361_p0;
wire  signed [13:0] grp_fu_2367_p0;
wire  signed [13:0] grp_fu_2373_p0;
wire  signed [13:0] grp_fu_2379_p0;
wire  signed [13:0] grp_fu_2385_p0;
wire  signed [30:0] sext_ln759_fu_2287_p1;
wire   [31:0] zext_ln613_3_fu_2402_p1;
wire   [14:0] grp_fu_2410_p0;
wire   [11:0] grp_fu_2410_p1;
wire   [11:0] sub_ln656_1cast_fu_2418_p1;
wire   [11:0] wd3_8_fu_2421_p2;
wire   [39:0] shl_ln672_10_fu_2441_p3;
wire  signed [39:0] sext_ln589_36_fu_2415_p1;
wire   [39:0] sub_ln672_11_fu_2448_p2;
wire  signed [31:0] sext_ln705_3_fu_2477_p0;
wire  signed [31:0] sext_ln708_1_fu_2482_p0;
wire   [25:0] grp_fu_2410_p2;
wire  signed [63:0] sext_ln679_7_fu_2508_p1;
wire   [0:0] tmp_19_fu_2511_p3;
wire   [31:0] select_ln666_6_fu_2519_p3;
wire  signed [63:0] sext_ln679_8_fu_2532_p1;
wire   [0:0] tmp_20_fu_2535_p3;
wire   [31:0] select_ln666_7_fu_2543_p3;
wire  signed [63:0] sext_ln679_9_fu_2556_p1;
wire   [0:0] tmp_21_fu_2559_p3;
wire   [31:0] select_ln666_8_fu_2567_p3;
wire  signed [63:0] sext_ln679_10_fu_2580_p1;
wire   [0:0] tmp_22_fu_2583_p3;
wire   [31:0] select_ln666_9_fu_2591_p3;
wire  signed [63:0] sext_ln679_12_fu_2604_p1;
wire   [0:0] tmp_24_fu_2607_p3;
wire   [31:0] select_ln666_11_fu_2615_p3;
wire   [31:0] zext_ln613_4_fu_2628_p1;
wire   [14:0] grp_fu_2636_p0;
wire   [11:0] grp_fu_2636_p1;
wire  signed [63:0] sext_ln679_11_fu_2641_p1;
wire   [0:0] tmp_23_fu_2644_p3;
wire   [31:0] select_ln666_10_fu_2652_p3;
wire   [25:0] grp_fu_2636_p2;
wire   [31:0] zext_ln613_5_fu_2678_p1;
wire   [14:0] grp_fu_2686_p0;
wire   [12:0] grp_fu_2686_p1;
wire   [21:0] shl_ln716_1_fu_2695_p3;
wire  signed [22:0] sext_ln716_2_fu_2702_p1;
wire  signed [22:0] sext_ln604_2_fu_2692_p1;
wire   [26:0] grp_fu_2686_p2;
wire    ap_block_pp0_stage31;
wire   [17:0] wd2_1_fu_2722_p3;
wire  signed [18:0] sext_ln702_1_fu_2729_p1;
wire   [15:0] trunc_ln716_1_fu_2747_p4;
wire   [0:0] tmp_26_fu_2739_p3;
wire  signed [16:0] sext_ln716_3_fu_2756_p1;
wire   [16:0] select_ln716_1_fu_2760_p3;
wire    ap_block_pp0_stage32;
wire   [31:0] zext_ln613_6_fu_2774_p1;
wire   [14:0] grp_fu_2782_p0;
wire   [12:0] grp_fu_2782_p1;
wire   [10:0] tmp_7_fu_2787_p4;
wire  signed [11:0] sext_ln707_1_fu_2796_p1;
wire   [11:0] tmp_8_fu_2800_p4;
wire   [11:0] select_ln705_1_fu_2809_p3;
wire  signed [16:0] sext_ln708_3_fu_2816_p1;
wire   [26:0] grp_fu_2782_p2;
wire    ap_block_pp0_stage33;
wire   [31:0] zext_ln613_7_fu_2840_p1;
wire   [14:0] grp_fu_2848_p0;
wire   [12:0] grp_fu_2848_p1;
wire   [16:0] apl2_4_fu_2856_p3;
wire   [0:0] icmp_ln721_1_fu_2866_p2;
wire   [14:0] trunc_ln703_1_fu_2862_p1;
wire   [23:0] shl_ln734_1_fu_2886_p3;
wire  signed [24:0] sext_ln734_1_fu_2893_p1;
wire  signed [24:0] sext_ln602_1_fu_2853_p1;
wire   [26:0] grp_fu_2848_p2;
wire    ap_block_pp0_stage35;
wire   [16:0] trunc_ln734_1_fu_2913_p4;
wire   [17:0] select_ln735_1_fu_2926_p3;
wire  signed [17:0] sext_ln735_1_fu_2922_p1;
wire    ap_block_pp0_stage36;
wire   [31:0] zext_ln613_8_fu_2944_p1;
wire   [14:0] grp_fu_2952_p0;
wire   [12:0] grp_fu_2952_p1;
wire   [17:0] zext_ln733_2_fu_2957_p1;
wire   [0:0] icmp_ln745_1_fu_2963_p2;
wire   [15:0] zext_ln733_3_fu_2960_p1;
wire   [26:0] grp_fu_2952_p2;
wire  signed [17:0] sext_ln747_1_fu_2995_p1;
wire   [0:0] icmp_ln747_1_fu_2998_p2;
wire    ap_block_pp0_stage38;
wire   [31:0] zext_ln613_9_fu_3015_p1;
wire   [14:0] grp_fu_3023_p0;
wire   [12:0] grp_fu_3023_p1;
wire   [26:0] grp_fu_3023_p2;
wire    ap_block_pp0_stage39;
wire    ap_block_pp0_stage40;
wire   [31:0] zext_ln613_10_fu_3041_p1;
wire   [14:0] grp_fu_3049_p0;
wire   [13:0] grp_fu_3049_p1;
wire   [27:0] grp_fu_3049_p2;
wire    ap_block_pp0_stage41;
wire    ap_block_pp0_stage42;
wire   [31:0] zext_ln613_11_fu_3065_p1;
wire   [14:0] grp_fu_3073_p0;
wire   [13:0] grp_fu_3073_p1;
wire   [27:0] grp_fu_3073_p2;
wire    ap_block_pp0_stage43;
wire    ap_block_pp0_stage44;
wire   [31:0] zext_ln613_12_fu_3088_p1;
wire   [14:0] grp_fu_3096_p0;
wire   [13:0] grp_fu_3096_p1;
wire   [27:0] grp_fu_3096_p2;
wire    ap_block_pp0_stage45;
wire    ap_block_pp0_stage46;
wire   [31:0] zext_ln613_13_fu_3111_p1;
wire   [14:0] grp_fu_3119_p0;
wire   [13:0] grp_fu_3119_p1;
wire   [27:0] grp_fu_3119_p2;
wire    ap_block_pp0_stage47;
wire    ap_block_pp0_stage48;
wire   [31:0] zext_ln613_14_fu_3134_p1;
wire   [14:0] grp_fu_3142_p0;
wire   [13:0] grp_fu_3142_p1;
wire   [27:0] grp_fu_3142_p2;
wire    ap_block_pp0_stage49;
wire    ap_block_pp0_stage50;
wire   [31:0] zext_ln613_15_fu_3157_p1;
wire   [14:0] grp_fu_3165_p0;
wire   [13:0] grp_fu_3165_p1;
wire   [27:0] grp_fu_3165_p2;
wire    ap_block_pp0_stage51;
wire    ap_block_pp0_stage52;
wire   [31:0] zext_ln613_16_fu_3180_p1;
wire   [14:0] grp_fu_3188_p0;
wire   [13:0] grp_fu_3188_p1;
wire   [27:0] grp_fu_3188_p2;
wire    ap_block_pp0_stage53;
wire    ap_block_pp0_stage54;
wire   [31:0] zext_ln613_17_fu_3203_p1;
wire   [27:0] shl_ln620_2_fu_3211_p3;
wire   [17:0] shl_ln620_3_fu_3222_p3;
wire   [28:0] zext_ln620_10_fu_3218_p1;
wire   [28:0] zext_ln620_11_fu_3229_p1;
wire   [28:0] sub_ln620_fu_3233_p2;
wire    ap_block_pp0_stage55;
wire  signed [31:0] sext_ln613_fu_3252_p1;
wire   [14:0] grp_fu_3260_p0;
wire   [14:0] grp_fu_3260_p1;
wire   [28:0] grp_fu_3260_p2;
wire    ap_block_pp0_stage56;
wire    ap_block_pp0_stage57;
wire   [31:0] zext_ln613_18_fu_3276_p1;
wire   [14:0] grp_fu_3284_p0;
wire   [14:0] grp_fu_3284_p1;
wire   [28:0] grp_fu_3284_p2;
wire    ap_block_pp0_stage58;
wire    ap_block_pp0_stage59;
wire   [31:0] zext_ln613_19_fu_3299_p1;
wire   [14:0] grp_fu_3307_p0;
wire   [14:0] grp_fu_3307_p1;
wire   [28:0] grp_fu_3307_p2;
wire    ap_block_pp0_stage60;
wire    ap_block_pp0_stage61;
wire   [31:0] zext_ln613_20_fu_3322_p1;
wire   [14:0] grp_fu_3330_p0;
wire   [14:0] grp_fu_3330_p1;
wire   [28:0] grp_fu_3330_p2;
wire    ap_block_pp0_stage62;
wire    ap_block_pp0_stage63;
wire   [31:0] zext_ln613_21_fu_3345_p1;
wire   [14:0] grp_fu_3353_p0;
wire   [14:0] grp_fu_3353_p1;
wire   [28:0] grp_fu_3353_p2;
wire    ap_block_pp0_stage64;
wire    ap_block_pp0_stage65;
wire   [31:0] zext_ln613_22_fu_3368_p1;
wire   [14:0] grp_fu_3376_p0;
wire   [14:0] grp_fu_3376_p1;
wire   [28:0] grp_fu_3376_p2;
wire    ap_block_pp0_stage66;
wire    ap_block_pp0_stage67;
wire   [31:0] zext_ln613_23_fu_3391_p1;
wire   [14:0] grp_fu_3399_p0;
wire   [14:0] grp_fu_3399_p1;
wire   [28:0] grp_fu_3399_p2;
wire    ap_block_pp0_stage68;
wire    ap_block_pp0_stage69;
wire   [31:0] zext_ln613_24_fu_3417_p1;
wire   [14:0] grp_fu_3425_p0;
wire   [15:0] grp_fu_3425_p1;
wire   [29:0] grp_fu_3425_p2;
wire    ap_block_pp0_stage70;
wire    ap_block_pp0_stage71;
wire   [31:0] zext_ln613_25_fu_3441_p1;
wire   [14:0] grp_fu_3449_p0;
wire   [15:0] grp_fu_3449_p1;
wire   [29:0] grp_fu_3449_p2;
wire    ap_block_pp0_stage72;
wire    ap_block_pp0_stage73;
wire   [31:0] zext_ln613_26_fu_3464_p1;
wire   [14:0] grp_fu_3472_p0;
wire   [15:0] grp_fu_3472_p1;
wire   [29:0] grp_fu_3472_p2;
wire    ap_block_pp0_stage74;
wire    ap_block_pp0_stage75;
wire   [31:0] zext_ln613_27_fu_3490_p1;
wire   [29:0] shl_ln620_4_fu_3498_p3;
wire   [30:0] zext_ln620_12_fu_3505_p1;
wire   [30:0] sub_ln620_1_fu_3509_p2;
wire    ap_block_pp0_stage76;
wire  signed [31:0] sext_ln613_1_fu_3525_p1;
wire   [0:0] icmp_ln621_29_fu_3528_p2;
wire   [3:0] lshr_ln_fu_3553_p4;
wire   [21:0] shl_ln5_fu_3577_p3;
wire   [22:0] zext_ln639_1_fu_3585_p1;
wire   [22:0] zext_ln639_fu_3573_p1;
wire   [22:0] sub_ln639_fu_3589_p2;
wire    ap_block_pp0_stage83;
wire   [14:0] grp_fu_3608_p1;
wire  signed [16:0] sext_ln640_1_fu_3616_p1;
wire  signed [16:0] sext_ln640_fu_3613_p1;
wire   [30:0] grp_fu_3608_p2;
wire  signed [31:0] sext_ln636_fu_3635_p1;
wire   [0:0] tmp_6_fu_3638_p3;
wire   [16:0] select_ln641_fu_3646_p3;
wire   [0:0] icmp_ln643_fu_3657_p2;
wire   [14:0] trunc_ln636_fu_3653_p1;
wire   [39:0] shl_ln7_fu_3741_p3;
wire  signed [39:0] sext_ln587_fu_3697_p1;
wire   [39:0] sub_ln672_fu_3748_p2;
wire   [39:0] shl_ln672_2_fu_3764_p3;
wire  signed [39:0] sext_ln589_4_fu_3706_p1;
wire   [39:0] sub_ln672_2_fu_3771_p2;
wire  signed [15:0] grp_fu_3787_p0;
wire  signed [15:0] grp_fu_3793_p0;
wire  signed [15:0] grp_fu_3799_p0;
wire  signed [15:0] grp_fu_3805_p0;
wire  signed [15:0] grp_fu_3811_p0;
wire  signed [15:0] grp_fu_3817_p0;
wire  signed [30:0] sext_ln639_fu_3724_p1;
wire   [39:0] shl_ln672_1_fu_3851_p3;
wire  signed [39:0] sext_ln589_fu_3834_p1;
wire   [39:0] sub_ln672_1_fu_3858_p2;
wire   [39:0] shl_ln672_3_fu_3874_p3;
wire  signed [39:0] sext_ln589_8_fu_3837_p1;
wire   [39:0] sub_ln672_3_fu_3881_p2;
wire   [39:0] shl_ln672_4_fu_3897_p3;
wire  signed [39:0] sext_ln589_12_fu_3840_p1;
wire   [39:0] sub_ln672_4_fu_3904_p2;
wire   [39:0] shl_ln672_5_fu_3920_p3;
wire  signed [39:0] sext_ln589_16_fu_3843_p1;
wire   [39:0] sub_ln672_5_fu_3927_p2;
wire  signed [31:0] sext_ln705_1_fu_3956_p0;
wire  signed [31:0] sext_ln708_fu_3961_p0;
wire   [11:0] sub_ln656cast_fu_3977_p1;
wire   [11:0] wd3_fu_3980_p2;
wire  signed [63:0] sext_ln679_fu_4000_p1;
wire   [0:0] tmp_9_fu_4003_p3;
wire   [31:0] select_ln666_fu_4011_p3;
wire  signed [63:0] sext_ln679_1_fu_4024_p1;
wire   [0:0] tmp_10_fu_4027_p3;
wire   [31:0] select_ln666_1_fu_4035_p3;
wire  signed [63:0] sext_ln679_2_fu_4048_p1;
wire   [0:0] tmp_11_fu_4051_p3;
wire   [31:0] select_ln666_2_fu_4059_p3;
wire  signed [63:0] sext_ln679_3_fu_4072_p1;
wire   [0:0] tmp_12_fu_4075_p3;
wire   [31:0] select_ln666_3_fu_4083_p3;
wire  signed [63:0] sext_ln679_4_fu_4096_p1;
wire   [0:0] tmp_13_fu_4099_p3;
wire   [31:0] select_ln666_4_fu_4107_p3;
wire  signed [63:0] sext_ln679_5_fu_4120_p1;
wire   [0:0] tmp_14_fu_4123_p3;
wire   [31:0] select_ln666_5_fu_4131_p3;
wire   [21:0] shl_ln8_fu_4147_p3;
wire  signed [22:0] sext_ln716_fu_4154_p1;
wire  signed [22:0] sext_ln604_fu_4144_p1;
wire   [17:0] wd2_fu_4164_p3;
wire  signed [18:0] sext_ln702_fu_4171_p1;
wire   [15:0] trunc_ln4_fu_4189_p4;
wire   [0:0] tmp_16_fu_4181_p3;
wire  signed [16:0] sext_ln716_1_fu_4198_p1;
wire   [16:0] select_ln716_fu_4202_p3;
wire   [10:0] tmp_4_fu_4216_p4;
wire  signed [11:0] sext_ln707_fu_4225_p1;
wire   [11:0] tmp_5_fu_4229_p4;
wire   [11:0] select_ln705_fu_4238_p3;
wire  signed [16:0] sext_ln708_2_fu_4245_p1;
wire   [16:0] apl2_1_fu_4262_p3;
wire   [0:0] icmp_ln721_fu_4272_p2;
wire   [14:0] trunc_ln703_fu_4268_p1;
wire   [23:0] shl_ln9_fu_4292_p3;
wire  signed [24:0] sext_ln734_fu_4299_p1;
wire  signed [24:0] sext_ln602_fu_4259_p1;
wire   [16:0] trunc_ln5_fu_4309_p4;
wire   [17:0] select_ln735_fu_4322_p3;
wire  signed [17:0] sext_ln735_fu_4318_p1;
wire   [17:0] zext_ln733_fu_4340_p1;
wire   [0:0] icmp_ln745_fu_4346_p2;
wire   [15:0] zext_ln733_1_fu_4343_p1;
wire  signed [17:0] sext_ln747_fu_4368_p1;
wire   [0:0] icmp_ln747_fu_4371_p2;
reg    ap_predicate_pred1791_state31;
reg    ap_predicate_pred1799_state33;
reg    ap_predicate_pred1807_state35;
reg    ap_predicate_pred1815_state37;
reg    ap_predicate_pred1823_state39;
reg    ap_predicate_pred1831_state41;
reg    ap_predicate_pred1839_state43;
reg    ap_predicate_pred1847_state45;
reg    ap_predicate_pred1855_state47;
reg    ap_predicate_pred1863_state49;
reg    ap_predicate_pred1871_state51;
reg    ap_predicate_pred1879_state53;
reg    ap_predicate_pred1887_state55;
reg    ap_predicate_pred1903_state58;
reg    ap_predicate_pred1911_state60;
reg    ap_predicate_pred1919_state62;
reg    ap_predicate_pred1927_state64;
reg    ap_predicate_pred1935_state66;
reg    ap_predicate_pred1943_state68;
reg    ap_predicate_pred1951_state70;
reg    ap_predicate_pred1959_state72;
reg    ap_predicate_pred1967_state74;
reg    ap_predicate_pred1975_state76;
reg   [84:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_block_pp0_stage31_subdone;
wire    ap_block_pp0_stage32_subdone;
wire    ap_block_pp0_stage33_subdone;
wire    ap_block_pp0_stage34_subdone;
wire    ap_block_pp0_stage35_subdone;
wire    ap_block_pp0_stage36_subdone;
wire    ap_block_pp0_stage37_subdone;
wire    ap_block_pp0_stage38_subdone;
wire    ap_block_pp0_stage39_subdone;
wire    ap_block_pp0_stage40_subdone;
wire    ap_block_pp0_stage41_subdone;
wire    ap_block_pp0_stage42_subdone;
wire    ap_block_pp0_stage43_subdone;
wire    ap_block_pp0_stage44_subdone;
wire    ap_block_pp0_stage45_subdone;
wire    ap_block_pp0_stage46_subdone;
wire    ap_block_pp0_stage47_subdone;
wire    ap_block_pp0_stage48_subdone;
wire    ap_block_pp0_stage49_subdone;
wire    ap_block_pp0_stage50_subdone;
wire    ap_block_pp0_stage51_subdone;
wire    ap_block_pp0_stage52_subdone;
wire    ap_block_pp0_stage53_subdone;
wire    ap_block_pp0_stage54_subdone;
wire    ap_block_pp0_stage55_subdone;
wire    ap_block_pp0_stage56_subdone;
wire    ap_block_pp0_stage57_subdone;
wire    ap_block_pp0_stage58_subdone;
wire    ap_block_pp0_stage59_subdone;
wire    ap_block_pp0_stage60_subdone;
wire    ap_block_pp0_stage61_subdone;
wire    ap_block_pp0_stage62_subdone;
wire    ap_block_pp0_stage63_subdone;
wire    ap_block_pp0_stage64_subdone;
wire    ap_block_pp0_stage65_subdone;
wire    ap_block_pp0_stage66_subdone;
wire    ap_block_pp0_stage67_subdone;
wire    ap_block_pp0_stage68_subdone;
wire    ap_block_pp0_stage69_subdone;
wire    ap_block_pp0_stage70_subdone;
wire    ap_block_pp0_stage71_subdone;
wire    ap_block_pp0_stage72_subdone;
wire    ap_block_pp0_stage73_subdone;
wire    ap_block_pp0_stage74_subdone;
wire    ap_block_pp0_stage75_subdone;
wire    ap_block_pp0_stage76_subdone;
wire    ap_block_pp0_stage77_subdone;
wire    ap_block_pp0_stage78_subdone;
wire    ap_block_pp0_stage79_subdone;
wire    ap_block_pp0_stage80_subdone;
wire    ap_block_pp0_stage81_subdone;
wire    ap_block_pp0_stage82_subdone;
wire    ap_block_pp0_stage83_subdone;
wire    ap_enable_pp0;
wire   [24:0] grp_fu_1137_p00;
wire   [23:0] grp_fu_1217_p00;
wire   [24:0] grp_fu_2057_p00;
wire   [28:0] grp_fu_2150_p10;
wire   [25:0] grp_fu_2229_p00;
wire   [26:0] grp_fu_2686_p00;
wire   [27:0] grp_fu_3049_p00;
wire   [28:0] grp_fu_3260_p00;
wire   [29:0] grp_fu_3425_p00;
reg    ap_condition_5191;
reg    ap_condition_5195;
reg    ap_condition_5200;
reg    ap_condition_5206;
reg    ap_condition_5213;
reg    ap_condition_5221;
reg    ap_condition_5227;
reg    ap_condition_5234;
reg    ap_condition_5242;
reg    ap_condition_5251;
reg    ap_condition_5261;
reg    ap_condition_5272;
reg    ap_condition_5284;
reg    ap_condition_5297;
reg    ap_condition_5311;
reg    ap_condition_5326;
reg    ap_condition_5342;
reg    ap_condition_5359;
reg    ap_condition_5377;
reg    ap_condition_5396;
reg    ap_condition_5416;
reg    ap_condition_5437;
reg    ap_condition_5459;
reg    ap_condition_5482;
reg    ap_condition_5506;
reg    ap_condition_5531;
reg    ap_condition_5557;
reg    ap_condition_5584;
reg    ap_condition_5612;
reg    ap_condition_5616;
reg    ap_condition_2005;
reg    ap_condition_5622;
reg    ap_condition_5626;
reg    ap_condition_5631;
reg    ap_condition_5635;
reg    ap_condition_5644;
reg    ap_condition_5648;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 85'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
quant26bt_pos_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(quant26bt_pos_address0),
    .ce0(quant26bt_pos_ce0),
    .q0(quant26bt_pos_q0)
);

adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
quant26bt_neg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(quant26bt_neg_address0),
    .ce0(quant26bt_neg_ce0),
    .q0(quant26bt_neg_q0)
);

adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
qq4_code4_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(qq4_code4_table_address0),
    .ce0(qq4_code4_table_ce0),
    .q0(qq4_code4_table_q0)
);

adpcm_main_encode_wl_code_table_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
wl_code_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wl_code_table_address0),
    .ce0(wl_code_table_ce0),
    .q0(wl_code_table_q0)
);

adpcm_main_encode_ilb_table_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ilb_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ilb_table_address0),
    .ce0(ilb_table_ce0),
    .q0(ilb_table_q0)
);

adpcm_main_mul_14s_32s_46_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_14s_32s_46_5_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_862_p0),
    .din1(grp_fu_862_p1),
    .ce(1'b1),
    .dout(grp_fu_862_p2)
);

adpcm_main_mul_14s_32s_46_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_14s_32s_46_5_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_866_p0),
    .din1(grp_fu_866_p1),
    .ce(1'b1),
    .dout(grp_fu_866_p2)
);

adpcm_main_mul_15s_32s_47_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_15s_32s_47_5_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_870_p0),
    .din1(grp_fu_870_p1),
    .ce(1'b1),
    .dout(grp_fu_870_p2)
);

adpcm_main_mul_16s_32s_46_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_16s_32s_46_5_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_874_p0),
    .din1(grp_fu_874_p1),
    .ce(1'b1),
    .dout(grp_fu_874_p2)
);

adpcm_main_mul_16s_32s_46_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_16s_32s_46_5_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_878_p0),
    .din1(grp_fu_878_p1),
    .ce(1'b1),
    .dout(grp_fu_878_p2)
);

adpcm_main_mul_16s_32s_47_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_16s_32s_47_5_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_882_p0),
    .din1(grp_fu_882_p1),
    .ce(1'b1),
    .dout(grp_fu_882_p2)
);

adpcm_main_mul_32s_32s_64_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_5_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_886_p0),
    .din1(grp_fu_886_p1),
    .ce(1'b1),
    .dout(grp_fu_886_p2)
);

adpcm_main_mul_32s_32s_64_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_5_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_890_p0),
    .din1(grp_fu_890_p1),
    .ce(1'b1),
    .dout(grp_fu_890_p2)
);

adpcm_main_mul_32s_9ns_41_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 41 ))
mul_32s_9ns_41_5_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_970),
    .din1(grp_fu_894_p1),
    .ce(1'b1),
    .dout(grp_fu_894_p2)
);

adpcm_main_mul_32s_9ns_41_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 41 ))
mul_32s_9ns_41_5_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_991),
    .din1(grp_fu_899_p1),
    .ce(1'b1),
    .dout(grp_fu_899_p2)
);

adpcm_main_mul_32s_12ns_44_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 44 ))
mul_32s_12ns_44_5_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_904_p0),
    .din1(grp_fu_904_p1),
    .ce(1'b1),
    .dout(grp_fu_904_p2)
);

adpcm_main_mul_32s_13ns_45_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
mul_32s_13ns_45_5_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_909_p0),
    .din1(grp_fu_909_p1),
    .ce(1'b1),
    .dout(grp_fu_909_p2)
);

adpcm_main_mul_32s_15ns_47_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 47 ))
mul_32s_15ns_47_5_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_914_p0),
    .din1(grp_fu_914_p1),
    .ce(1'b1),
    .dout(grp_fu_914_p2)
);

adpcm_main_mul_32s_11s_42_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 42 ))
mul_32s_11s_42_5_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_919_p0),
    .din1(grp_fu_919_p1),
    .ce(1'b1),
    .dout(grp_fu_919_p2)
);

adpcm_main_mul_32s_11s_43_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 43 ))
mul_32s_11s_43_5_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_925_p0),
    .din1(grp_fu_925_p1),
    .ce(1'b1),
    .dout(grp_fu_925_p2)
);

adpcm_main_mul_32s_13s_44_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 44 ))
mul_32s_13s_44_5_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tqmf_load_9_reg_4640),
    .din1(grp_fu_931_p1),
    .ce(1'b1),
    .dout(grp_fu_931_p2)
);

adpcm_main_mul_32s_13s_45_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
mul_32s_13s_45_5_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_960),
    .din1(grp_fu_936_p1),
    .ce(1'b1),
    .dout(grp_fu_936_p2)
);

adpcm_main_mul_33s_7s_40_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 40 ))
mul_33s_7s_40_5_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_941_p0),
    .din1(grp_fu_941_p1),
    .ce(1'b1),
    .dout(grp_fu_941_p2)
);

adpcm_main_mul_15ns_11ns_25_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 25 ))
mul_15ns_11ns_25_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1137_p0),
    .din1(grp_fu_1137_p1),
    .ce(1'b1),
    .dout(grp_fu_1137_p2)
);

adpcm_main_mul_15ns_10ns_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_15ns_10ns_24_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1217_p0),
    .din1(grp_fu_1217_p1),
    .ce(1'b1),
    .dout(grp_fu_1217_p2)
);

adpcm_main_mul_15ns_11ns_25_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 25 ))
mul_15ns_11ns_25_2_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2057_p0),
    .din1(grp_fu_2057_p1),
    .ce(1'b1),
    .dout(grp_fu_2057_p2)
);

adpcm_main_mux_4_2_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_4_2_14_1_1_U33(
    .din0(14'd8976),
    .din1(14'd14768),
    .din2(14'd7408),
    .din3(14'd1616),
    .din4(add_ln364_fu_2077_p2),
    .dout(tmp_1_fu_2083_p6)
);

adpcm_main_mux_4_2_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 11 ))
mux_4_2_11_1_1_U34(
    .din0(11'd798),
    .din1(11'd1834),
    .din2(11'd798),
    .din3(11'd1834),
    .din4(add_ln364_fu_2077_p2),
    .dout(tmp_2_fu_2110_p6)
);

adpcm_main_mul_14s_15ns_29_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_14s_15ns_29_2_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_1_reg_5275),
    .din1(grp_fu_2150_p1),
    .ce(1'b1),
    .dout(grp_fu_2150_p2)
);

adpcm_main_mul_15ns_12ns_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_2_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2229_p0),
    .din1(grp_fu_2229_p1),
    .ce(1'b1),
    .dout(grp_fu_2229_p2)
);

adpcm_main_mul_14s_14s_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_2_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2355_p0),
    .din1(delay_dhx_load_reg_4453),
    .ce(1'b1),
    .dout(grp_fu_2355_p2)
);

adpcm_main_mul_14s_14s_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_2_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2361_p0),
    .din1(delay_dhx_load_1_reg_4593),
    .ce(1'b1),
    .dout(grp_fu_2361_p2)
);

adpcm_main_mul_14s_14s_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_2_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2367_p0),
    .din1(delay_dhx_load_2_reg_4460),
    .ce(1'b1),
    .dout(grp_fu_2367_p2)
);

adpcm_main_mul_14s_14s_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_2_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2373_p0),
    .din1(delay_dhx_load_3_reg_4607),
    .ce(1'b1),
    .dout(grp_fu_2373_p2)
);

adpcm_main_mul_14s_14s_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_2_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2379_p0),
    .din1(delay_dhx_load_4_reg_4516),
    .ce(1'b1),
    .dout(grp_fu_2379_p2)
);

adpcm_main_mul_14s_14s_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_2_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2385_p0),
    .din1(delay_dhx_load_5_reg_4530),
    .ce(1'b1),
    .dout(grp_fu_2385_p2)
);

adpcm_main_mul_15ns_12ns_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_2_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2410_p0),
    .din1(grp_fu_2410_p1),
    .ce(1'b1),
    .dout(grp_fu_2410_p2)
);

adpcm_main_mul_15ns_12ns_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_2_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2636_p0),
    .din1(grp_fu_2636_p1),
    .ce(1'b1),
    .dout(grp_fu_2636_p2)
);

adpcm_main_mul_15ns_13ns_27_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_2_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2686_p0),
    .din1(grp_fu_2686_p1),
    .ce(1'b1),
    .dout(grp_fu_2686_p2)
);

adpcm_main_mul_15ns_13ns_27_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_2_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2782_p0),
    .din1(grp_fu_2782_p1),
    .ce(1'b1),
    .dout(grp_fu_2782_p2)
);

adpcm_main_mul_15ns_13ns_27_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_2_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2848_p0),
    .din1(grp_fu_2848_p1),
    .ce(1'b1),
    .dout(grp_fu_2848_p2)
);

adpcm_main_mul_15ns_13ns_27_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_2_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2952_p0),
    .din1(grp_fu_2952_p1),
    .ce(1'b1),
    .dout(grp_fu_2952_p2)
);

adpcm_main_mul_15ns_13ns_27_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_2_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3023_p0),
    .din1(grp_fu_3023_p1),
    .ce(1'b1),
    .dout(grp_fu_3023_p2)
);

adpcm_main_mul_15ns_14ns_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_2_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3049_p0),
    .din1(grp_fu_3049_p1),
    .ce(1'b1),
    .dout(grp_fu_3049_p2)
);

adpcm_main_mul_15ns_14ns_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_2_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3073_p0),
    .din1(grp_fu_3073_p1),
    .ce(1'b1),
    .dout(grp_fu_3073_p2)
);

adpcm_main_mul_15ns_14ns_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_2_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3096_p0),
    .din1(grp_fu_3096_p1),
    .ce(1'b1),
    .dout(grp_fu_3096_p2)
);

adpcm_main_mul_15ns_14ns_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_2_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3119_p0),
    .din1(grp_fu_3119_p1),
    .ce(1'b1),
    .dout(grp_fu_3119_p2)
);

adpcm_main_mul_15ns_14ns_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_2_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3142_p0),
    .din1(grp_fu_3142_p1),
    .ce(1'b1),
    .dout(grp_fu_3142_p2)
);

adpcm_main_mul_15ns_14ns_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_2_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3165_p0),
    .din1(grp_fu_3165_p1),
    .ce(1'b1),
    .dout(grp_fu_3165_p2)
);

adpcm_main_mul_15ns_14ns_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_2_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3188_p0),
    .din1(grp_fu_3188_p1),
    .ce(1'b1),
    .dout(grp_fu_3188_p2)
);

adpcm_main_mul_15ns_15ns_29_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_2_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3260_p0),
    .din1(grp_fu_3260_p1),
    .ce(1'b1),
    .dout(grp_fu_3260_p2)
);

adpcm_main_mul_15ns_15ns_29_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_2_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3284_p0),
    .din1(grp_fu_3284_p1),
    .ce(1'b1),
    .dout(grp_fu_3284_p2)
);

adpcm_main_mul_15ns_15ns_29_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_2_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3307_p0),
    .din1(grp_fu_3307_p1),
    .ce(1'b1),
    .dout(grp_fu_3307_p2)
);

adpcm_main_mul_15ns_15ns_29_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_2_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3330_p0),
    .din1(grp_fu_3330_p1),
    .ce(1'b1),
    .dout(grp_fu_3330_p2)
);

adpcm_main_mul_15ns_15ns_29_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_2_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3353_p0),
    .din1(grp_fu_3353_p1),
    .ce(1'b1),
    .dout(grp_fu_3353_p2)
);

adpcm_main_mul_15ns_15ns_29_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_2_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3376_p0),
    .din1(grp_fu_3376_p1),
    .ce(1'b1),
    .dout(grp_fu_3376_p2)
);

adpcm_main_mul_15ns_15ns_29_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_2_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3399_p0),
    .din1(grp_fu_3399_p1),
    .ce(1'b1),
    .dout(grp_fu_3399_p2)
);

adpcm_main_mul_15ns_16ns_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_15ns_16ns_30_2_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3425_p0),
    .din1(grp_fu_3425_p1),
    .ce(1'b1),
    .dout(grp_fu_3425_p2)
);

adpcm_main_mul_15ns_16ns_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_15ns_16ns_30_2_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3449_p0),
    .din1(grp_fu_3449_p1),
    .ce(1'b1),
    .dout(grp_fu_3449_p2)
);

adpcm_main_mul_15ns_16ns_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_15ns_16ns_30_2_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3472_p0),
    .din1(grp_fu_3472_p1),
    .ce(1'b1),
    .dout(grp_fu_3472_p2)
);

adpcm_main_mul_16s_15ns_31_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_2_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(qq4_code4_table_load_reg_5872),
    .din1(grp_fu_3608_p1),
    .ce(1'b1),
    .dout(grp_fu_3608_p2)
);

adpcm_main_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3787_p0),
    .din1(delay_dltx_load_reg_4482),
    .ce(1'b1),
    .dout(grp_fu_3787_p2)
);

adpcm_main_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3793_p0),
    .din1(delay_dltx_load_1_reg_4559),
    .ce(1'b1),
    .dout(grp_fu_3793_p2)
);

adpcm_main_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3799_p0),
    .din1(delay_dltx_load_2_reg_4439),
    .ce(1'b1),
    .dout(grp_fu_3799_p2)
);

adpcm_main_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3805_p0),
    .din1(delay_dltx_load_3_reg_4656),
    .ce(1'b1),
    .dout(grp_fu_3805_p2)
);

adpcm_main_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3811_p0),
    .din1(delay_dltx_load_4_reg_4489),
    .ce(1'b1),
    .dout(grp_fu_3811_p2)
);

adpcm_main_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3817_p0),
    .din1(delay_dltx_load_5_reg_4566),
    .ce(1'b1),
    .dout(grp_fu_3817_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_5616)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= select_ln621_reg_5837;
        end else if ((1'b1 == ap_condition_5612)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd28;
        end else if ((1'b1 == ap_condition_5584)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd27;
        end else if ((1'b1 == ap_condition_5557)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd26;
        end else if ((1'b1 == ap_condition_5531)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd25;
        end else if ((1'b1 == ap_condition_5506)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd24;
        end else if ((1'b1 == ap_condition_5482)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd23;
        end else if ((1'b1 == ap_condition_5459)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd22;
        end else if ((1'b1 == ap_condition_5437)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd21;
        end else if ((1'b1 == ap_condition_5416)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd20;
        end else if ((1'b1 == ap_condition_5396)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd19;
        end else if ((1'b1 == ap_condition_5377)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd18;
        end else if ((1'b1 == ap_condition_5359)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd17;
        end else if ((1'b1 == ap_condition_5342)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd16;
        end else if ((1'b1 == ap_condition_5326)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd15;
        end else if ((1'b1 == ap_condition_5311)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd14;
        end else if ((1'b1 == ap_condition_5297)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd13;
        end else if ((1'b1 == ap_condition_5284)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd12;
        end else if ((1'b1 == ap_condition_5272)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd11;
        end else if ((1'b1 == ap_condition_5261)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd10;
        end else if ((1'b1 == ap_condition_5251)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd9;
        end else if ((1'b1 == ap_condition_5242)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd8;
        end else if ((1'b1 == ap_condition_5234)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd7;
        end else if ((1'b1 == ap_condition_5227)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd6;
        end else if ((1'b1 == ap_condition_5221)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd5;
        end else if ((1'b1 == ap_condition_5213)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd4;
        end else if ((1'b1 == ap_condition_5206)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd3;
        end else if ((1'b1 == ap_condition_5200)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd2;
        end else if ((1'b1 == ap_condition_5195)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd1;
        end else if ((1'b1 == ap_condition_5191)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_719 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2005)) begin
        if ((tmp_3_reg_5186 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_ril_2_reg_842 <= ril_1_reg_5857;
        end else if ((tmp_3_reg_5186 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_ril_2_reg_842 <= ril_reg_5852;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_5626)) begin
            ap_phi_reg_pp0_iter0_storemerge29_reg_708 <= wd3_13_reg_5412;
        end else if ((1'b1 == ap_condition_5622)) begin
            ap_phi_reg_pp0_iter0_storemerge29_reg_708 <= add_ln684_11_reg_5489;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln668_reg_5967 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_852 <= wd3_6_reg_6006;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln668_reg_5967 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_852 <= add_ln684_5_reg_6083;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_852 <= ap_phi_reg_pp0_iter0_storemerge_reg_852;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
            reg_1010 <= tqmf_q0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
            reg_1010 <= tqmf_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_965 <= delay_bph_q1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        reg_965 <= delay_bph_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_976 <= tqmf_q1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        reg_976 <= tqmf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        reg_991 <= tqmf_q1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_991 <= tqmf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        add_ln270_1_reg_4849 <= add_ln270_1_fu_1420_p2;
        add_ln271_1_reg_4878 <= add_ln271_1_fu_1433_p2;
        add_ln589_6_reg_4883 <= add_ln589_6_fu_1439_p2;
        add_ln589_8_reg_4888 <= add_ln589_8_fu_1444_p2;
        apl2_2_reg_6120 <= apl2_2_fu_4278_p3;
        mul_ln266_reg_4829 <= grp_fu_931_p2;
        sub_ln734_reg_6125 <= sub_ln734_fu_4303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        add_ln270_2_reg_5052 <= add_ln270_2_fu_1739_p2;
        add_ln270_4_reg_5057[39 : 4] <= add_ln270_4_fu_1744_p2[39 : 4];
        add_ln270_6_reg_5062 <= add_ln270_6_fu_1750_p2;
        add_ln271_reg_5072 <= add_ln271_fu_1755_p2;
        mul_ln266_5_reg_5047 <= grp_fu_899_p2;
        mul_ln267_reg_5042 <= grp_fu_894_p2;
        xa_reg_5037[36 : 2] <= xa_fu_1708_p2[36 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        add_ln270_3_reg_5107 <= add_ln270_3_fu_1809_p2;
        add_ln270_8_reg_5112 <= add_ln270_8_fu_1817_p2;
        add_ln271_8_reg_5122 <= add_ln271_8_fu_1831_p2;
        add_ln589_3_reg_5117 <= add_ln589_3_fu_1822_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        add_ln270_5_reg_5082[39 : 2] <= add_ln270_5_fu_1774_p2[39 : 2];
        add_ln270_7_reg_5087 <= add_ln270_7_fu_1782_p2;
        add_ln270_reg_5077 <= add_ln270_fu_1769_p2;
        add_ln271_3_reg_5097 <= add_ln271_3_fu_1796_p2;
        add_ln271_5_reg_5102 <= add_ln271_5_fu_1801_p2;
        add_ln589_1_reg_5092 <= add_ln589_1_fu_1788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        add_ln271_2_reg_5027 <= add_ln271_2_fu_1671_p2;
        add_ln271_7_reg_5032 <= add_ln271_7_fu_1679_p2;
        sub_ln266_reg_5007[38 : 4] <= sub_ln266_fu_1625_p2[38 : 4];
        sub_ln267_reg_5017[38 : 4] <= sub_ln267_fu_1665_p2[38 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        add_ln271_4_reg_4979 <= add_ln271_4_fu_1560_p2;
        add_ln271_6_reg_4984 <= add_ln271_6_fu_1566_p2;
        al1_load_reg_4989 <= ap_sig_allocacmp_al1_load;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        add_ln295_reg_5160 <= add_ln295_fu_1894_p2;
        add_ln345_reg_5170 <= add_ln345_fu_1902_p2;
        trunc_ln1_reg_5155 <= {{sub_ln282_fu_1870_p2[46:15]}};
        trunc_ln296_reg_5165 <= trunc_ln296_fu_1898_p1;
        trunc_ln347_reg_5175 <= trunc_ln347_fu_1906_p1;
        trunc_ln_reg_5150 <= {{add_ln281_fu_1866_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln313_reg_5961 <= add_ln313_fu_3731_p2;
        ah1_load_reg_4395 <= ah1_i;
        ah2_load_reg_4403 <= ah2_i;
        deth_load_reg_4429 <= deth_i;
        icmp_ln668_reg_5967 <= icmp_ln668_fu_3736_p2;
        wd3_1_reg_5971 <= {{sub_ln672_fu_3748_p2[39:8]}};
        wd3_3_reg_5977 <= {{sub_ln672_2_fu_3771_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        add_ln364_reg_5270 <= add_ln364_fu_2077_p2;
        add_ln760_reg_5280 <= add_ln760_fu_2128_p2;
        icmp_ln621_1_reg_5266 <= icmp_ln621_1_fu_2052_p2;
        tmp_1_reg_5275 <= tmp_1_fu_2083_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        add_ln373_reg_5376 <= add_ln373_fu_2295_p2;
        decis_3_reg_5336 <= {{grp_fu_2229_p2[25:15]}};
        icmp_ln668_1_reg_5382 <= icmp_ln668_1_fu_2300_p2;
        sub_ln656_1_reg_5371 <= sub_ln656_1_fu_2290_p2;
        wd3_14_reg_5392 <= {{sub_ln672_7_fu_2336_p2[39:8]}};
        wd3_9_reg_5386 <= {{sub_ln672_6_fu_2312_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln589_5_reg_4760 <= grp_fu_1061_p2;
        delay_bpl_load_2_reg_4753 <= delay_bpl_q1;
        delay_bpl_load_reg_4746 <= delay_bpl_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln589_7_reg_4819 <= grp_fu_1061_p2;
        delay_bpl_load_4_reg_4805 <= delay_bpl_q0;
        delay_bpl_load_5_reg_4812 <= delay_bpl_q1;
        mul_ln266_2_reg_4770 <= grp_fu_914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage83) & (1'b0 == ap_block_pp0_stage83_11001))) begin
        add_ln640_reg_5892 <= add_ln640_fu_3619_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001))) begin
        add_ln684_10_reg_5498 <= add_ln684_10_fu_2660_p2;
        icmp_ln621_4_reg_5494 <= icmp_ln621_4_fu_2631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001))) begin
        add_ln684_11_reg_5489 <= add_ln684_11_fu_2623_p2;
        add_ln684_6_reg_5469 <= add_ln684_6_fu_2527_p2;
        add_ln684_7_reg_5474 <= add_ln684_7_fu_2551_p2;
        add_ln684_8_reg_5479 <= add_ln684_8_fu_2575_p2;
        add_ln684_9_reg_5484 <= add_ln684_9_fu_2599_p2;
        decis_4_reg_5464 <= {{grp_fu_2410_p2[25:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln684_1_reg_6063 <= add_ln684_1_fu_4043_p2;
        add_ln684_2_reg_6068 <= add_ln684_2_fu_4067_p2;
        add_ln684_3_reg_6073 <= add_ln684_3_fu_4091_p2;
        add_ln684_4_reg_6078 <= add_ln684_4_fu_4115_p2;
        add_ln684_5_reg_6083 <= add_ln684_5_fu_4139_p2;
        add_ln684_reg_6058 <= add_ln684_fu_4019_p2;
        wd3_10_reg_4536 <= {{sub_ln672_8_fu_1188_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001))) begin
        add_ln716_2_reg_5542 <= add_ln716_2_fu_2768_p2;
        ap_predicate_pred1799_state33 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_6_reg_5532 <= {{grp_fu_2686_p2[26:15]}};
        sub_ln706_1_reg_5537[18 : 2] <= sub_ln706_1_fu_2733_p2[18 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        add_ln716_reg_6104 <= add_ln716_fu_4210_p2;
        mul_ln266_3_reg_4731 <= grp_fu_936_p2;
        sub_ln706_reg_6099[18 : 2] <= sub_ln706_fu_4175_p2[18 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        al2_load_reg_4951 <= al2_i;
        apl1_1_reg_6142 <= apl1_1_fu_4351_p3;
        apl1_2_reg_6152 <= apl1_2_fu_4362_p2;
        sub_ln271_reg_4946[36 : 2] <= sub_ln271_fu_1521_p2[36 : 2];
        trunc_ln733_reg_6147 <= trunc_ln733_fu_4358_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_port_reg_xin1 <= xin1;
        ap_port_reg_xin2 <= xin2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001))) begin
        ap_predicate_pred1791_state31 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1));
        decis_5_reg_5503 <= {{grp_fu_2636_p2[25:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33_11001))) begin
        ap_predicate_pred1807_state35 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_7_reg_5557 <= {{grp_fu_2782_p2[26:15]}};
        icmp_ln719_1_reg_5562 <= icmp_ln719_1_fu_2835_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_11001))) begin
        ap_predicate_pred1815_state37 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        apl1_4_reg_5586 <= apl1_4_fu_2933_p2;
        decis_8_reg_5581 <= {{grp_fu_2848_p2[26:15]}};
        wd3_15_reg_5592 <= wd3_15_fu_2939_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37_11001))) begin
        ap_predicate_pred1823_state39 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_9_reg_5618 <= {{grp_fu_2952_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_11001))) begin
        ap_predicate_pred1831_state41 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_s_reg_5627 <= {{grp_fu_3023_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001))) begin
        ap_predicate_pred1839_state43 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_10_reg_5647 <= {{grp_fu_3049_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001))) begin
        ap_predicate_pred1847_state45 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_11_reg_5656 <= {{grp_fu_3073_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001))) begin
        ap_predicate_pred1855_state47 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_12_reg_5665 <= {{grp_fu_3096_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001))) begin
        ap_predicate_pred1863_state49 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_13_reg_5674 <= {{grp_fu_3119_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001))) begin
        ap_predicate_pred1871_state51 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_14_reg_5683 <= {{grp_fu_3142_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001))) begin
        ap_predicate_pred1879_state53 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_15_reg_5692 <= {{grp_fu_3165_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001))) begin
        ap_predicate_pred1887_state55 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_16_reg_5701 <= {{grp_fu_3188_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001))) begin
        ap_predicate_pred1903_state58 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_18_reg_5730 <= {{grp_fu_3260_p2[28:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001))) begin
        ap_predicate_pred1911_state60 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_19_reg_5739 <= {{grp_fu_3284_p2[28:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        ap_predicate_pred1919_state62 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_20_reg_5748 <= {{grp_fu_3307_p2[28:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001))) begin
        ap_predicate_pred1927_state64 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_21_reg_5757 <= {{grp_fu_3330_p2[28:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001))) begin
        ap_predicate_pred1935_state66 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_22_reg_5766 <= {{grp_fu_3353_p2[28:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001))) begin
        ap_predicate_pred1943_state68 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_23_reg_5771 == 1'd1) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_23_reg_5775 <= {{grp_fu_3376_p2[28:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001))) begin
        ap_predicate_pred1951_state70 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_24_reg_5780 == 1'd1) & (icmp_ln621_23_reg_5771 == 1'd1) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_24_reg_5784 <= {{grp_fu_3399_p2[28:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001))) begin
        ap_predicate_pred1959_state72 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_25_reg_5796 == 1'd1) & (icmp_ln621_24_reg_5780 == 1'd1) & (icmp_ln621_23_reg_5771 == 1'd1) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_25_reg_5800 <= {{grp_fu_3425_p2[29:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001))) begin
        ap_predicate_pred1967_state74 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_26_reg_5805 == 1'd1) & (icmp_ln621_25_reg_5796 == 1'd1) & (icmp_ln621_24_reg_5780 == 1'd1) & (icmp_ln621_23_reg_5771 == 1'd1) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_26_reg_5809 <= {{grp_fu_3449_p2[29:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001))) begin
        ap_predicate_pred1975_state76 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_27_reg_5814 == 1'd1) & (icmp_ln621_26_reg_5805 == 1'd1) & (icmp_ln621_25_reg_5796 == 1'd1) & (icmp_ln621_24_reg_5780 == 1'd1) & (icmp_ln621_23_reg_5771 == 1'd1) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        decis_27_reg_5818 <= {{grp_fu_3472_p2[29:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001))) begin
        ap_predicate_pred1990_state78 <= ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (icmp_ln621_28_reg_5828 == 1'd1) & (icmp_ln621_27_reg_5814 == 1'd1) & (icmp_ln621_26_reg_5805 == 1'd1) & (icmp_ln621_25_reg_5796 == 1'd1) & (icmp_ln621_24_reg_5780 == 1'd1) & (icmp_ln621_23_reg_5771 == 1'd1) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
        select_ln621_reg_5837[1 : 0] <= select_ln621_fu_3533_p3[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36_11001))) begin
        apl1_5_reg_5602 <= apl1_5_fu_2968_p3;
        apl1_6_reg_5612 <= apl1_6_fu_2979_p2;
        icmp_ln621_8_reg_5598 <= icmp_ln621_8_fu_2947_p2;
        trunc_ln733_1_reg_5607 <= trunc_ln733_1_fu_2975_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        apl1_reg_6130 <= apl1_fu_4329_p2;
        trunc_ln591_1_reg_4930 <= {{zl_3_fu_1475_p2[45:14]}};
        wd3_7_reg_6136 <= wd3_7_fu_4335_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32_11001))) begin
        apl2_3_reg_5551 <= apl2_3_fu_2820_p2;
        icmp_ln621_6_reg_5547 <= icmp_ln621_6_fu_2777_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_11001))) begin
        apl2_5_reg_5571 <= apl2_5_fu_2872_p3;
        icmp_ln621_7_reg_5567 <= icmp_ln621_7_fu_2843_p2;
        sub_ln734_1_reg_5576 <= sub_ln734_1_fu_2897_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        apl2_reg_6109 <= apl2_fu_4249_p2;
        tmp_reg_4741 <= tmp_fu_1354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001))) begin
        decis_17_reg_5710 <= {{sub_ln620_fu_3233_p2[28:15]}};
        icmp_ln621_17_reg_5706 <= icmp_ln621_17_fu_3206_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        decis_1_reg_5246 <= {{add_ln620_fu_1980_p2[24:15]}};
        icmp_ln360_reg_5251 <= icmp_ln360_fu_2014_p2;
        icmp_ln621_reg_5242 <= icmp_ln621_fu_1953_p2;
        sub_ln759_reg_5256 <= sub_ln759_fu_2040_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001))) begin
        decis_28_reg_5832 <= {{sub_ln620_1_fu_3509_p2[30:15]}};
        icmp_ln621_28_reg_5828 <= icmp_ln621_28_fu_3493_p2;
        zext_ln620_4_reg_5823[14 : 0] <= zext_ln620_4_fu_3487_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        decis_2_reg_5286 <= {{grp_fu_2057_p2[24:15]}};
        trunc_ln653_1_reg_5306 <= {{select_ln763_fu_2184_p3[14:11]}};
        wd1_1_reg_5301 <= {{select_ln763_fu_2184_p3[10:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        decis_reg_4663 <= {{grp_fu_1217_p2[23:15]}};
        wd3_11_reg_4688 <= {{sub_ln672_9_fu_1313_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bph_load_3_reg_4600 <= delay_bph_q0;
        delay_dhx_load_1_reg_4593 <= delay_dhx_q0;
        delay_dhx_load_3_reg_4607 <= delay_dhx_q1;
        delay_dltx_load_1_reg_4559 <= delay_dltx_q1;
        delay_dltx_load_5_reg_4566 <= delay_dltx_q0;
        tqmf_load_12_reg_4542 <= tqmf_q1;
        tqmf_load_13_reg_4548 <= tqmf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bph_load_5_reg_4523 <= delay_bph_q0;
        delay_dhx_load_4_reg_4516 <= delay_dhx_q1;
        delay_dhx_load_5_reg_4530 <= delay_dhx_q0;
        delay_dltx_load_4_reg_4489 <= delay_dltx_q0;
        delay_dltx_load_reg_4482 <= delay_dltx_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bph_load_reg_4446 <= delay_bph_q1;
        delay_dhx_load_2_reg_4460 <= delay_dhx_q0;
        delay_dhx_load_reg_4453 <= delay_dhx_q1;
        delay_dltx_load_2_reg_4439 <= delay_dltx_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bpl_load_1_reg_4854 <= delay_bpl_q0;
        delay_bpl_load_3_reg_4861 <= delay_bpl_q1;
        mul_ln267_3_reg_4824 <= grp_fu_919_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dltx_load_3_reg_4656 <= delay_dltx_q0;
        tqmf_load_9_reg_4640 <= tqmf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        detl_load_reg_4572 <= detl_i;
        wd3_12_reg_4634 <= {{sub_ln672_10_fu_1252_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001))) begin
        icmp_ln621_10_reg_5643 <= icmp_ln621_10_fu_3044_p2;
        zext_ln620_2_reg_5632[14 : 0] <= zext_ln620_2_fu_3038_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001))) begin
        icmp_ln621_11_reg_5652 <= icmp_ln621_11_fu_3068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001))) begin
        icmp_ln621_12_reg_5661 <= icmp_ln621_12_fu_3091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001))) begin
        icmp_ln621_13_reg_5670 <= icmp_ln621_13_fu_3114_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001))) begin
        icmp_ln621_14_reg_5679 <= icmp_ln621_14_fu_3137_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001))) begin
        icmp_ln621_15_reg_5688 <= icmp_ln621_15_fu_3160_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001))) begin
        icmp_ln621_16_reg_5697 <= icmp_ln621_16_fu_3183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001))) begin
        icmp_ln621_18_reg_5726 <= icmp_ln621_18_fu_3255_p2;
        zext_ln620_1_reg_5715[14 : 0] <= zext_ln620_1_fu_3249_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001))) begin
        icmp_ln621_19_reg_5735 <= icmp_ln621_19_fu_3279_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001))) begin
        icmp_ln621_20_reg_5744 <= icmp_ln621_20_fu_3302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001))) begin
        icmp_ln621_21_reg_5753 <= icmp_ln621_21_fu_3325_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001))) begin
        icmp_ln621_22_reg_5762 <= icmp_ln621_22_fu_3348_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001))) begin
        icmp_ln621_23_reg_5771 <= icmp_ln621_23_fu_3371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage67) & (1'b0 == ap_block_pp0_stage67_11001))) begin
        icmp_ln621_24_reg_5780 <= icmp_ln621_24_fu_3394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001))) begin
        icmp_ln621_25_reg_5796 <= icmp_ln621_25_fu_3420_p2;
        zext_ln620_reg_5789[14 : 0] <= zext_ln620_fu_3414_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001))) begin
        icmp_ln621_26_reg_5805 <= icmp_ln621_26_fu_3444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001))) begin
        icmp_ln621_27_reg_5814 <= icmp_ln621_27_fu_3467_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        icmp_ln621_2_reg_5318 <= icmp_ln621_2_fu_2224_p2;
        trunc_ln8_reg_5322 <= {{grp_fu_2150_p2[28:15]}};
        zext_ln620_5_reg_5311[14 : 0] <= zext_ln620_5_fu_2218_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001))) begin
        icmp_ln621_3_reg_5408 <= icmp_ln621_3_fu_2405_p2;
        mul_ln679_10_reg_5438 <= grp_fu_2379_p2;
        mul_ln679_11_reg_5443 <= grp_fu_2385_p2;
        mul_ln679_6_reg_5418 <= grp_fu_2355_p2;
        mul_ln679_7_reg_5423 <= grp_fu_2361_p2;
        mul_ln679_8_reg_5428 <= grp_fu_2367_p2;
        mul_ln679_9_reg_5433 <= grp_fu_2373_p2;
        wd3_13_reg_5412 <= {{sub_ln672_11_fu_2448_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001))) begin
        icmp_ln621_5_reg_5517 <= icmp_ln621_5_fu_2681_p2;
        sub_ln716_1_reg_5527 <= sub_ln716_1_fu_2706_p2;
        zext_ln620_3_reg_5508[14 : 0] <= zext_ln620_3_fu_2675_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001))) begin
        icmp_ln621_9_reg_5623 <= icmp_ln621_9_fu_3018_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        icmp_ln719_reg_6115 <= icmp_ln719_fu_4254_p2;
        tmp34_reg_4780 <= tmp34_fu_1377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        m_2_reg_5237 <= m_2_fu_1945_p2;
        m_4_reg_5203 <= m_4_fu_1939_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_ln267_4_reg_4726 <= grp_fu_914_p2;
        tqmf_load_7_reg_4720 <= tqmf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_ln267_7_reg_5012 <= grp_fu_919_p2;
        tmp35_reg_5022 <= grp_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul_ln359_reg_4467 <= grp_fu_1137_p2;
        mul_ln679_1_reg_6017 <= grp_fu_3793_p2;
        mul_ln679_2_reg_6022 <= grp_fu_3799_p2;
        mul_ln679_3_reg_6027 <= grp_fu_3805_p2;
        mul_ln679_4_reg_6032 <= grp_fu_3811_p2;
        mul_ln679_5_reg_6037 <= grp_fu_3817_p2;
        mul_ln679_reg_6012 <= grp_fu_3787_p2;
        sub_ln656_reg_5983 <= sub_ln656_fu_3846_p2;
        wd3_2_reg_5988 <= {{sub_ln672_1_fu_3858_p2[39:8]}};
        wd3_4_reg_5994 <= {{sub_ln672_3_fu_3881_p2[39:8]}};
        wd3_5_reg_6000 <= {{sub_ln672_4_fu_3904_p2[39:8]}};
        wd3_6_reg_6006 <= {{sub_ln672_5_fu_3927_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_ln589_reg_5067 <= grp_fu_874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage82) & (1'b0 == ap_block_pp0_stage82_11001))) begin
        qq4_code4_table_load_reg_5872 <= qq4_code4_table_q0;
        trunc_ln7_reg_5877 <= {{sub_ln639_fu_3589_p2[22:7]}};
        wl_code_table_load_reg_5882 <= wl_code_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1002 <= grp_fu_866_p2;
        reg_998 <= grp_fu_862_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1006 <= grp_fu_925_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1016 <= grp_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1020 <= tqmf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1025 <= grp_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1029 <= grp_fu_874_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1033 <= grp_fu_878_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_1037 <= ilb_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_1041 <= grp_fu_890_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1073 <= grp_fu_1067_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_954 <= tqmf_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_960 <= tqmf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_970 <= tqmf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_983 <= grp_fu_882_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_987 <= grp_fu_870_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001))) begin
        ril_1_reg_5857 <= quant26bt_neg_q0;
        ril_reg_5852 <= quant26bt_pos_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ril_2_reg_842 <= ap_phi_reg_pp0_iter0_ril_2_reg_842;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        storemerge29_reg_708 <= ap_phi_reg_pp0_iter0_storemerge29_reg_708;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        sub_ln296_reg_5180 <= sub_ln296_fu_1910_p2;
        sub_ln347_reg_5191 <= sub_ln347_fu_1922_p2;
        tmp_17_reg_5197 <= sub_ln347_fu_1922_p2[32'd31];
        tmp_3_reg_5186 <= sub_ln296_fu_1910_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        sub_ln716_reg_6094 <= sub_ln716_fu_4158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tmp33_reg_4974 <= grp_fu_941_p2;
        tqmf_load_19_reg_4967 <= tqmf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_15_reg_6088 <= grp_fu_886_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tmp_25_reg_5521 <= grp_fu_886_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_load_4_reg_4898 <= tqmf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_load_5_reg_4694 <= tqmf_q1;
        trunc_ln605_1_reg_4710 <= {{grp_fu_1045_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        trunc_ln2_reg_5139 <= {{zl_1_fu_1844_p2[45:14]}};
        xa_2_reg_5127 <= xa_2_fu_1839_p2;
        xb_reg_5133 <= xb_fu_1851_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        trunc_ln3_reg_5145 <= {{grp_fu_1045_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001))) begin
        trunc_ln6_reg_5898 <= {{grp_fu_3608_p2[30:15]}};
        trunc_ln9_reg_5911 <= {{select_ln643_fu_3663_p3[14:11]}};
        wd1_reg_5906 <= {{select_ln643_fu_3663_p3[10:6]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ah1_o = apl1_7_fu_3003_p3;
    end else begin
        ah1_o = ah1_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ah1_o_ap_vld = 1'b1;
    end else begin
        ah1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ah2_o = apl2_5_fu_2872_p3;
    end else begin
        ah2_o = ah2_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ah2_o_ap_vld = 1'b1;
    end else begin
        ah2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        al1_o = apl1_3_fu_4376_p3;
    end else begin
        al1_o = al1_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        al1_o_ap_vld = 1'b1;
    end else begin
        al1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        al2_o = apl2_2_fu_4278_p3;
    end else begin
        al2_o = al2_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        al2_o_ap_vld = 1'b1;
    end else begin
        al2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_sig_allocacmp_al1_load = apl1_3_fu_4376_p3;
    end else begin
        ap_sig_allocacmp_al1_load = al1_i;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_bph_address0 = 3'd4;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_bph_address0 = 3'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_bph_address0 = 3'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bph_address0 = 3'd5;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_bph_address0 = 3'd2;
    end else begin
        delay_bph_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bph_address1 = 3'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bph_address1 = 3'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bph_address1 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bph_address1 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bph_address1 = 3'd4;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_bph_address1 = 3'd0;
    end else begin
        delay_bph_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_bph_ce0 = 1'b1;
    end else begin
        delay_bph_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_bph_ce1 = 1'b1;
    end else begin
        delay_bph_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30))) begin
            delay_bph_d0 = add_ln684_10_reg_5498;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29))) begin
            delay_bph_d0 = add_ln684_8_reg_5479;
        end else if ((1'b1 == ap_condition_5635)) begin
            delay_bph_d0 = wd3_12_reg_4634;
        end else if ((1'b1 == ap_condition_5631)) begin
            delay_bph_d0 = add_ln684_7_reg_5474;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27))) begin
            delay_bph_d0 = wd3_11_reg_4688;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26))) begin
            delay_bph_d0 = wd3_14_reg_5392;
        end else begin
            delay_bph_d0 = 'bx;
        end
    end else begin
        delay_bph_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30))) begin
            delay_bph_d1 = storemerge29_reg_708;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29))) begin
            delay_bph_d1 = add_ln684_9_reg_5484;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28))) begin
            delay_bph_d1 = add_ln684_6_reg_5469;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27))) begin
            delay_bph_d1 = wd3_10_reg_4536;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26))) begin
            delay_bph_d1 = wd3_9_reg_5386;
        end else begin
            delay_bph_d1 = 'bx;
        end
    end else begin
        delay_bph_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln668_1_reg_5382 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_bph_we0 = 1'b1;
    end else begin
        delay_bph_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln668_1_reg_5382 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_bph_we1 = 1'b1;
    end else begin
        delay_bph_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln668_reg_5967 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln668_reg_5967 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        delay_bpl_address0 = 3'd3;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        delay_bpl_address0 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bpl_address0 = 3'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        delay_bpl_address0 = 3'd4;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        delay_bpl_address0 = 3'd0;
    end else begin
        delay_bpl_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        delay_bpl_address1 = 3'd4;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        delay_bpl_address1 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        delay_bpl_address1 = 3'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bpl_address1 = 3'd3;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_bpl_address1 = 3'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_bpl_address1 = 3'd2;
    end else begin
        delay_bpl_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln668_reg_5967 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln668_reg_5967 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1)))) begin
        delay_bpl_ce0 = 1'b1;
    end else begin
        delay_bpl_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        delay_bpl_ce1 = 1'b1;
    end else begin
        delay_bpl_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            delay_bpl_d0 = add_ln684_2_reg_6068;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            delay_bpl_d0 = add_ln684_reg_6058;
        end else if ((1'b1 == ap_condition_5648)) begin
            delay_bpl_d0 = wd3_4_reg_5994;
        end else if ((1'b1 == ap_condition_5644)) begin
            delay_bpl_d0 = add_ln684_3_reg_6073;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            delay_bpl_d0 = wd3_5_reg_6000;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            delay_bpl_d0 = wd3_3_reg_5977;
        end else begin
            delay_bpl_d0 = 'bx;
        end
    end else begin
        delay_bpl_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            delay_bpl_d1 = add_ln684_4_reg_6078;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            delay_bpl_d1 = ap_phi_reg_pp0_iter1_storemerge_reg_852;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            delay_bpl_d1 = add_ln684_1_reg_6063;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            delay_bpl_d1 = wd3_2_reg_5988;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            delay_bpl_d1 = wd3_1_reg_5971;
        end else begin
            delay_bpl_d1 = 'bx;
        end
    end else begin
        delay_bpl_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln668_reg_5967 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln668_reg_5967 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln668_reg_5967 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln668_reg_5967 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln668_reg_5967 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln668_reg_5967 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        delay_bpl_we0 = 1'b1;
    end else begin
        delay_bpl_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln668_reg_5967 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln668_reg_5967 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln668_reg_5967 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln668_reg_5967 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        delay_bpl_we1 = 1'b1;
    end else begin
        delay_bpl_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dhx_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dhx_address0 = 3'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_dhx_address0 = 3'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dhx_address0 = 3'd2;
    end else begin
        delay_dhx_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dhx_address1 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dhx_address1 = 3'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dhx_address1 = 3'd4;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_dhx_address1 = 3'd0;
    end else begin
        delay_dhx_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_dhx_ce0 = 1'b1;
    end else begin
        delay_dhx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_dhx_ce1 = 1'b1;
    end else begin
        delay_dhx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            delay_dhx_d0 = delay_dhx_load_3_reg_4607;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            delay_dhx_d0 = delay_dhx_load_4_reg_4516;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            delay_dhx_d0 = delay_dhx_load_reg_4453;
        end else begin
            delay_dhx_d0 = 'bx;
        end
    end else begin
        delay_dhx_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25))) begin
            delay_dhx_d1 = trunc_ln8_reg_5322;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            delay_dhx_d1 = delay_dhx_load_1_reg_4593;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            delay_dhx_d1 = delay_dhx_load_2_reg_4460;
        end else begin
            delay_dhx_d1 = 'bx;
        end
    end else begin
        delay_dhx_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_dhx_we0 = 1'b1;
    end else begin
        delay_dhx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_dhx_we1 = 1'b1;
    end else begin
        delay_dhx_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        delay_dltx_address0 = 3'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dltx_address0 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dltx_address0 = 3'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dltx_address0 = 3'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dltx_address0 = 3'd4;
    end else begin
        delay_dltx_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dltx_address1 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dltx_address1 = 3'd5;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_dltx_address1 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dltx_address1 = 3'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dltx_address1 = 3'd2;
    end else begin
        delay_dltx_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_dltx_ce0 = 1'b1;
    end else begin
        delay_dltx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_dltx_ce1 = 1'b1;
    end else begin
        delay_dltx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        delay_dltx_d0 = trunc_ln6_reg_5898;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dltx_d0 = delay_dltx_load_1_reg_4559;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        delay_dltx_d0 = delay_dltx_load_2_reg_4439;
    end else begin
        delay_dltx_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            delay_dltx_d1 = delay_dltx_load_3_reg_4656;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            delay_dltx_d1 = delay_dltx_load_reg_4482;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            delay_dltx_d1 = delay_dltx_load_4_reg_4489;
        end else begin
            delay_dltx_d1 = 'bx;
        end
    end else begin
        delay_dltx_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_dltx_we0 = 1'b1;
    end else begin
        delay_dltx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        delay_dltx_we1 = 1'b1;
    end else begin
        delay_dltx_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        deth_o = shl_ln657_1_fu_2427_p3;
    end else begin
        deth_o = deth_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        deth_o_ap_vld = 1'b1;
    end else begin
        deth_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        detl_o = shl_ln6_fu_3986_p3;
    end else begin
        detl_o = detl_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        detl_o_ap_vld = 1'b1;
    end else begin
        detl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_fu_862_p0 = sext_ln589_23_fu_1291_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_862_p0 = sext_ln589_35_fu_1232_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_862_p0 = sext_ln587_7_fu_1163_p1;
        end else begin
            grp_fu_862_p0 = 'bx;
        end
    end else begin
        grp_fu_862_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_fu_862_p1 = sext_ln589_21_fu_1286_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_862_p1 = sext_ln589_33_fu_1227_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_862_p1 = sext_ln587_5_fu_1159_p1;
        end else begin
            grp_fu_862_p1 = 'bx;
        end
    end else begin
        grp_fu_862_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_fu_866_p0 = sext_ln589_31_fu_1302_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_866_p0 = sext_ln589_39_fu_1240_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_866_p0 = sext_ln589_27_fu_1176_p1;
        end else begin
            grp_fu_866_p0 = 'bx;
        end
    end else begin
        grp_fu_866_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_fu_866_p1 = sext_ln589_29_fu_1298_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_866_p1 = sext_ln589_37_fu_1236_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_866_p1 = sext_ln589_25_fu_1171_p1;
        end else begin
            grp_fu_866_p1 = 'bx;
        end
    end else begin
        grp_fu_866_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            grp_fu_870_p0 = sext_ln604_1_fu_1548_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_870_p0 = sext_ln604_3_fu_1124_p1;
        end else begin
            grp_fu_870_p0 = 'bx;
        end
    end else begin
        grp_fu_870_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            grp_fu_870_p1 = sext_ln600_2_fu_1543_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_870_p1 = sext_ln600_5_fu_1119_p1;
        end else begin
            grp_fu_870_p1 = 'bx;
        end
    end else begin
        grp_fu_870_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            grp_fu_874_p0 = sext_ln589_11_fu_1493_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            grp_fu_874_p0 = sext_ln589_3_fu_1463_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            grp_fu_874_p0 = sext_ln589_15_fu_1429_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            grp_fu_874_p0 = sext_ln587_3_fu_1387_p1;
        end else begin
            grp_fu_874_p0 = 'bx;
        end
    end else begin
        grp_fu_874_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            grp_fu_874_p1 = sext_ln589_9_fu_1489_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            grp_fu_874_p1 = sext_ln589_1_fu_1459_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            grp_fu_874_p1 = sext_ln589_13_fu_1425_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            grp_fu_874_p1 = sext_ln587_1_fu_1383_p1;
        end else begin
            grp_fu_874_p1 = 'bx;
        end
    end else begin
        grp_fu_874_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            grp_fu_878_p0 = sext_ln589_19_fu_1471_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            grp_fu_878_p0 = sext_ln589_7_fu_1395_p1;
        end else begin
            grp_fu_878_p0 = 'bx;
        end
    end else begin
        grp_fu_878_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            grp_fu_878_p1 = sext_ln589_17_fu_1467_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            grp_fu_878_p1 = sext_ln589_5_fu_1391_p1;
        end else begin
            grp_fu_878_p1 = 'bx;
        end
    end else begin
        grp_fu_878_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            grp_fu_882_p0 = sext_ln600_1_fu_1592_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_882_p0 = sext_ln600_4_fu_1106_p1;
        end else begin
            grp_fu_882_p0 = 'bx;
        end
    end else begin
        grp_fu_882_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            grp_fu_882_p1 = sext_ln600_fu_1587_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_882_p1 = sext_ln600_3_fu_1101_p1;
        end else begin
            grp_fu_882_p1 = 'bx;
        end
    end else begin
        grp_fu_882_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_886_p0 = sext_ln705_1_fu_3956_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_886_p0 = sext_ln705_3_fu_2477_p1;
    end else begin
        grp_fu_886_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_886_p1 = sext_ln705_fu_3951_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_886_p1 = sext_ln705_2_fu_2472_p1;
    end else begin
        grp_fu_886_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_890_p0 = sext_ln708_fu_3961_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_890_p0 = sext_ln708_1_fu_2482_p1;
    end else begin
        grp_fu_890_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_890_p1 = sext_ln705_fu_3951_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_890_p1 = sext_ln705_2_fu_2472_p1;
    end else begin
        grp_fu_890_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            grp_fu_904_p0 = sext_ln266_10_fu_1406_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            grp_fu_904_p0 = sext_ln267_5_fu_1346_p1;
        end else begin
            grp_fu_904_p0 = 'bx;
        end
    end else begin
        grp_fu_904_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            grp_fu_909_p0 = sext_ln266_6_fu_1364_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_fu_909_p0 = sext_ln267_8_fu_1272_p1;
        end else begin
            grp_fu_909_p0 = 'bx;
        end
    end else begin
        grp_fu_909_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_fu_914_p0 = sext_ln266_7_fu_1268_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_914_p0 = sext_ln267_7_fu_1149_p1;
        end else begin
            grp_fu_914_p0 = 'bx;
        end
    end else begin
        grp_fu_914_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            grp_fu_919_p0 = sext_ln267_12_fu_1411_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            grp_fu_919_p0 = sext_ln267_6_fu_1329_p1;
        end else begin
            grp_fu_919_p0 = 'bx;
        end
    end else begin
        grp_fu_919_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            grp_fu_919_p1 = 42'd4398046510480;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            grp_fu_919_p1 = 42'd4398046510264;
        end else begin
            grp_fu_919_p1 = 'bx;
        end
    end else begin
        grp_fu_919_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            grp_fu_925_p0 = sext_ln267_3_fu_1338_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_925_p0 = sext_ln267_10_fu_1204_p1;
        end else begin
            grp_fu_925_p0 = 'bx;
        end
    end else begin
        grp_fu_925_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            grp_fu_925_p1 = 43'd8796093021584;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_925_p1 = 43'd8796093021368;
        end else begin
            grp_fu_925_p1 = 'bx;
        end
    end else begin
        grp_fu_925_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            grp_fu_941_p0 = tmp34_cast_fu_1416_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            grp_fu_941_p0 = tmp_cast_fu_1369_p1;
        end else begin
            grp_fu_941_p0 = 'bx;
        end
    end else begin
        grp_fu_941_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        il_ap_vld = 1'b1;
    end else begin
        il_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ilb_table_address0 = zext_ln656_fu_3727_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ilb_table_address0 = zext_ln656_1_fu_2245_p1;
    end else begin
        ilb_table_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ilb_table_ce0 = 1'b1;
    end else begin
        ilb_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        nbh_o = select_ln763_fu_2184_p3;
    end else begin
        nbh_o = nbh_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        nbh_o_ap_vld = 1'b1;
    end else begin
        nbh_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        nbl_o = select_ln643_fu_3663_p3;
    end else begin
        nbl_o = nbl_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        nbl_o_ap_vld = 1'b1;
    end else begin
        nbl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ph1_o = add_ln373_reg_5376;
    end else begin
        ph1_o = ph1_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ph1_o_ap_vld = 1'b1;
    end else begin
        ph1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ph2_o = ph1_i;
    end else begin
        ph2_o = ph2_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ph2_o_ap_vld = 1'b1;
    end else begin
        ph2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        plt1_o = add_ln313_reg_5961;
    end else begin
        plt1_o = plt1_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        plt1_o_ap_vld = 1'b1;
    end else begin
        plt1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        plt2_o = plt1_i;
    end else begin
        plt2_o = plt2_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        plt2_o_ap_vld = 1'b1;
    end else begin
        plt2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        qq4_code4_table_ce0 = 1'b1;
    end else begin
        qq4_code4_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        quant26bt_neg_ce0 = 1'b1;
    end else begin
        quant26bt_neg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        quant26bt_pos_ce0 = 1'b1;
    end else begin
        quant26bt_pos_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        rh1_o = add_ln388_fu_2391_p2;
    end else begin
        rh1_o = rh1_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        rh1_o_ap_vld = 1'b1;
    end else begin
        rh1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        rh2_o = rh1_i;
    end else begin
        rh2_o = rh2_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        rh2_o_ap_vld = 1'b1;
    end else begin
        rh2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rlt1_o = add_ln330_fu_3823_p2;
    end else begin
        rlt1_o = rlt1_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rlt1_o_ap_vld = 1'b1;
    end else begin
        rlt1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        rlt2_o = rlt1_i;
    end else begin
        rlt2_o = rlt2_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        rlt2_o_ap_vld = 1'b1;
    end else begin
        rlt2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd19;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd20;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd9;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd22;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd17;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd23;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd18;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd10;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_address0 = 5'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd8;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address0 = 5'd13;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_address0 = 5'd21;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_address0 = 5'd14;
    end else begin
        tqmf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address1 = 5'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address1 = 5'd18;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address1 = 5'd8;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address1 = 5'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address1 = 5'd19;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address1 = 5'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address1 = 5'd4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address1 = 5'd20;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address1 = 5'd16;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address1 = 5'd22;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address1 = 5'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_address1 = 5'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_address1 = 5'd9;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_address1 = 5'd12;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_address1 = 5'd15;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_address1 = 5'd11;
    end else begin
        tqmf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage16) 
    & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1)))) begin
        tqmf_ce0 = 1'b1;
    end else begin
        tqmf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) 
    & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_ce1 = 1'b1;
    end else begin
        tqmf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d0 = reg_1010;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d0 = tqmf_load_5_reg_4694;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d0 = tqmf_load_7_reg_4720;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d0 = tqmf_load_12_reg_4542;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d0 = tqmf_load_19_reg_4967;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_d0 = reg_991;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d0 = reg_970;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_d0 = reg_976;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_d0 = reg_954;
    end else begin
        tqmf_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d1 = tqmf_load_4_reg_4898;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d1 = tqmf_load_9_reg_4640;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d1 = reg_976;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d1 = reg_970;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d1 = reg_1020;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d1 = tqmf_load_13_reg_4548;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d1 = reg_954;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d1 = ap_port_reg_xin2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d1 = reg_991;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_d1 = reg_960;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tqmf_d1 = ap_port_reg_xin1;
    end else begin
        tqmf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage9) 
    & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_we0 = 1'b1;
    end else begin
        tqmf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage16) 
    & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        tqmf_we1 = 1'b1;
    end else begin
        tqmf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        wl_code_table_ce0 = 1'b1;
    end else begin
        wl_code_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage12_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        ap_ST_fsm_pp0_stage36 : begin
            if ((1'b0 == ap_block_pp0_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end
        end
        ap_ST_fsm_pp0_stage37 : begin
            if ((1'b0 == ap_block_pp0_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end
        end
        ap_ST_fsm_pp0_stage38 : begin
            if ((1'b0 == ap_block_pp0_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end
        end
        ap_ST_fsm_pp0_stage39 : begin
            if ((1'b0 == ap_block_pp0_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end
        end
        ap_ST_fsm_pp0_stage40 : begin
            if ((1'b0 == ap_block_pp0_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end
        end
        ap_ST_fsm_pp0_stage41 : begin
            if ((1'b0 == ap_block_pp0_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end
        end
        ap_ST_fsm_pp0_stage42 : begin
            if ((1'b0 == ap_block_pp0_stage42_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end
        end
        ap_ST_fsm_pp0_stage43 : begin
            if ((1'b0 == ap_block_pp0_stage43_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end
        end
        ap_ST_fsm_pp0_stage44 : begin
            if ((1'b0 == ap_block_pp0_stage44_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end
        end
        ap_ST_fsm_pp0_stage45 : begin
            if ((1'b0 == ap_block_pp0_stage45_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end
        end
        ap_ST_fsm_pp0_stage46 : begin
            if ((1'b0 == ap_block_pp0_stage46_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end
        end
        ap_ST_fsm_pp0_stage47 : begin
            if ((1'b0 == ap_block_pp0_stage47_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end
        end
        ap_ST_fsm_pp0_stage48 : begin
            if ((1'b0 == ap_block_pp0_stage48_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end
        end
        ap_ST_fsm_pp0_stage49 : begin
            if ((1'b0 == ap_block_pp0_stage49_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end
        end
        ap_ST_fsm_pp0_stage50 : begin
            if ((1'b0 == ap_block_pp0_stage50_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end
        end
        ap_ST_fsm_pp0_stage51 : begin
            if ((1'b0 == ap_block_pp0_stage51_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end
        end
        ap_ST_fsm_pp0_stage52 : begin
            if ((1'b0 == ap_block_pp0_stage52_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end
        end
        ap_ST_fsm_pp0_stage53 : begin
            if ((1'b0 == ap_block_pp0_stage53_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage53;
            end
        end
        ap_ST_fsm_pp0_stage54 : begin
            if ((1'b0 == ap_block_pp0_stage54_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage54;
            end
        end
        ap_ST_fsm_pp0_stage55 : begin
            if ((1'b0 == ap_block_pp0_stage55_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage55;
            end
        end
        ap_ST_fsm_pp0_stage56 : begin
            if ((1'b0 == ap_block_pp0_stage56_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage56;
            end
        end
        ap_ST_fsm_pp0_stage57 : begin
            if ((1'b0 == ap_block_pp0_stage57_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage57;
            end
        end
        ap_ST_fsm_pp0_stage58 : begin
            if ((1'b0 == ap_block_pp0_stage58_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage58;
            end
        end
        ap_ST_fsm_pp0_stage59 : begin
            if ((1'b0 == ap_block_pp0_stage59_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage59;
            end
        end
        ap_ST_fsm_pp0_stage60 : begin
            if ((1'b0 == ap_block_pp0_stage60_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage60;
            end
        end
        ap_ST_fsm_pp0_stage61 : begin
            if ((1'b0 == ap_block_pp0_stage61_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage61;
            end
        end
        ap_ST_fsm_pp0_stage62 : begin
            if ((1'b0 == ap_block_pp0_stage62_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage62;
            end
        end
        ap_ST_fsm_pp0_stage63 : begin
            if ((1'b0 == ap_block_pp0_stage63_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage63;
            end
        end
        ap_ST_fsm_pp0_stage64 : begin
            if ((1'b0 == ap_block_pp0_stage64_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage64;
            end
        end
        ap_ST_fsm_pp0_stage65 : begin
            if ((1'b0 == ap_block_pp0_stage65_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage65;
            end
        end
        ap_ST_fsm_pp0_stage66 : begin
            if ((1'b0 == ap_block_pp0_stage66_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage66;
            end
        end
        ap_ST_fsm_pp0_stage67 : begin
            if ((1'b0 == ap_block_pp0_stage67_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage67;
            end
        end
        ap_ST_fsm_pp0_stage68 : begin
            if ((1'b0 == ap_block_pp0_stage68_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage68;
            end
        end
        ap_ST_fsm_pp0_stage69 : begin
            if ((1'b0 == ap_block_pp0_stage69_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage69;
            end
        end
        ap_ST_fsm_pp0_stage70 : begin
            if ((1'b0 == ap_block_pp0_stage70_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage70;
            end
        end
        ap_ST_fsm_pp0_stage71 : begin
            if ((1'b0 == ap_block_pp0_stage71_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage71;
            end
        end
        ap_ST_fsm_pp0_stage72 : begin
            if ((1'b0 == ap_block_pp0_stage72_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage72;
            end
        end
        ap_ST_fsm_pp0_stage73 : begin
            if ((1'b0 == ap_block_pp0_stage73_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage73;
            end
        end
        ap_ST_fsm_pp0_stage74 : begin
            if ((1'b0 == ap_block_pp0_stage74_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage74;
            end
        end
        ap_ST_fsm_pp0_stage75 : begin
            if ((1'b0 == ap_block_pp0_stage75_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage75;
            end
        end
        ap_ST_fsm_pp0_stage76 : begin
            if ((1'b0 == ap_block_pp0_stage76_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage76;
            end
        end
        ap_ST_fsm_pp0_stage77 : begin
            if ((1'b0 == ap_block_pp0_stage77_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage77;
            end
        end
        ap_ST_fsm_pp0_stage78 : begin
            if ((1'b0 == ap_block_pp0_stage78_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage78;
            end
        end
        ap_ST_fsm_pp0_stage79 : begin
            if ((1'b0 == ap_block_pp0_stage79_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage79;
            end
        end
        ap_ST_fsm_pp0_stage80 : begin
            if ((1'b0 == ap_block_pp0_stage80_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage80;
            end
        end
        ap_ST_fsm_pp0_stage81 : begin
            if ((1'b0 == ap_block_pp0_stage81_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage81;
            end
        end
        ap_ST_fsm_pp0_stage82 : begin
            if ((1'b0 == ap_block_pp0_stage82_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage82;
            end
        end
        ap_ST_fsm_pp0_stage83 : begin
            if ((1'b0 == ap_block_pp0_stage83_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage83;
            end
        end
        ap_ST_fsm_pp0_stage84 : begin
            if ((1'b0 == ap_block_pp0_stage84_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage84;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln270_1_fu_1420_p2 = ($signed(sext_ln267_9_fu_1399_p1) + $signed(mul_ln266_2_reg_4770));

assign add_ln270_2_fu_1739_p2 = ($signed(add_ln270_1_reg_4849) + $signed(sext_ln267_11_fu_1729_p1));

assign add_ln270_3_fu_1809_p2 = ($signed(add_ln270_2_reg_5052) + $signed(sext_ln270_1_fu_1806_p1));

assign add_ln270_4_fu_1744_p2 = ($signed(sext_ln267_2_fu_1714_p1) + $signed(sext_ln267_4_fu_1725_p1));

assign add_ln270_5_fu_1774_p2 = ($signed(add_ln270_4_reg_5057) + $signed(sext_ln255_fu_1760_p1));

assign add_ln270_6_fu_1750_p2 = ($signed(mul_ln267_3_reg_4824) + $signed(sext_ln270_fu_1736_p1));

assign add_ln270_7_fu_1782_p2 = ($signed(sext_ln270_3_fu_1779_p1) + $signed(reg_1016));

assign add_ln270_8_fu_1817_p2 = ($signed(add_ln270_7_reg_5087) + $signed(sext_ln270_2_fu_1814_p1));

assign add_ln270_fu_1769_p2 = ($signed(mul_ln267_7_reg_5012) + $signed(sext_ln267_15_fu_1766_p1));

assign add_ln271_1_fu_1433_p2 = ($signed(sext_ln266_9_fu_1402_p1) + $signed(reg_1016));

assign add_ln271_2_fu_1671_p2 = ($signed(add_ln271_1_reg_4878) + $signed(sext_ln266_11_fu_1639_p1));

assign add_ln271_3_fu_1796_p2 = ($signed(add_ln271_2_reg_5027) + $signed(sext_ln271_3_fu_1793_p1));

assign add_ln271_4_fu_1560_p2 = ($signed(sext_ln266_4_fu_1553_p1) + $signed(reg_1025));

assign add_ln271_5_fu_1801_p2 = ($signed(add_ln271_4_reg_4979) + $signed(sext_ln266_1_fu_1763_p1));

assign add_ln271_6_fu_1566_p2 = ($signed(mul_ln266_reg_4829) + $signed(sext_ln271_2_fu_1557_p1));

assign add_ln271_7_fu_1679_p2 = ($signed(sext_ln271_6_fu_1676_p1) + $signed(mul_ln267_4_reg_4726));

assign add_ln271_8_fu_1831_p2 = ($signed(add_ln271_7_reg_5032) + $signed(sext_ln271_5_fu_1828_p1));

assign add_ln271_fu_1755_p2 = ($signed(sext_ln266_12_fu_1733_p1) + $signed(tmp33_reg_4974));

assign add_ln281_fu_1866_p2 = (xb_reg_5133 + xa_2_reg_5127);

assign add_ln295_fu_1894_p2 = (trunc_ln3_reg_5145 + trunc_ln2_reg_5139);

assign add_ln313_fu_3731_p2 = ($signed(sext_ln303_1_fu_3721_p1) + $signed(trunc_ln2_reg_5139));

assign add_ln330_fu_3823_p2 = ($signed(sext_ln639_fu_3724_p1) + $signed(trunc_ln296_reg_5165));

assign add_ln345_fu_1902_p2 = (trunc_ln605_1_reg_4710 + trunc_ln591_1_reg_4930);

assign add_ln364_fu_2077_p2 = (select_ln360_fu_2070_p3 + select_ln351_fu_2063_p3);

assign add_ln373_fu_2295_p2 = ($signed(sext_ln364_1_fu_2284_p1) + $signed(trunc_ln591_1_reg_4930));

assign add_ln388_fu_2391_p2 = ($signed(trunc_ln347_reg_5175) + $signed(sext_ln759_fu_2287_p1));

assign add_ln589_1_fu_1788_p2 = (reg_1073 + mul_ln589_reg_5067);

assign add_ln589_3_fu_1822_p2 = (reg_1073 + reg_1029);

assign add_ln589_6_fu_1439_p2 = (add_ln589_5_reg_4760 + reg_998);

assign add_ln589_8_fu_1444_p2 = (add_ln589_7_reg_4819 + reg_1002);

assign add_ln620_fu_1980_p2 = (zext_ln620_8_fu_1965_p1 + zext_ln620_9_fu_1976_p1);

assign add_ln640_fu_3619_p2 = ($signed(sext_ln640_1_fu_3616_p1) + $signed(sext_ln640_fu_3613_p1));

assign add_ln684_10_fu_2660_p2 = (select_ln666_10_fu_2652_p3 + wd3_12_reg_4634);

assign add_ln684_11_fu_2623_p2 = (select_ln666_11_fu_2615_p3 + wd3_13_reg_5412);

assign add_ln684_1_fu_4043_p2 = (select_ln666_1_fu_4035_p3 + wd3_2_reg_5988);

assign add_ln684_2_fu_4067_p2 = (select_ln666_2_fu_4059_p3 + wd3_3_reg_5977);

assign add_ln684_3_fu_4091_p2 = (select_ln666_3_fu_4083_p3 + wd3_4_reg_5994);

assign add_ln684_4_fu_4115_p2 = (select_ln666_4_fu_4107_p3 + wd3_5_reg_6000);

assign add_ln684_5_fu_4139_p2 = (select_ln666_5_fu_4131_p3 + wd3_6_reg_6006);

assign add_ln684_6_fu_2527_p2 = (select_ln666_6_fu_2519_p3 + wd3_9_reg_5386);

assign add_ln684_7_fu_2551_p2 = (select_ln666_7_fu_2543_p3 + wd3_14_reg_5392);

assign add_ln684_8_fu_2575_p2 = (select_ln666_8_fu_2567_p3 + wd3_10_reg_4536);

assign add_ln684_9_fu_2599_p2 = (select_ln666_9_fu_2591_p3 + wd3_11_reg_4688);

assign add_ln684_fu_4019_p2 = (select_ln666_fu_4011_p3 + wd3_1_reg_5971);

assign add_ln716_2_fu_2768_p2 = ($signed(sext_ln716_3_fu_2756_p1) + $signed(select_ln716_1_fu_2760_p3));

assign add_ln716_fu_4210_p2 = ($signed(sext_ln716_1_fu_4198_p1) + $signed(select_ln716_fu_4202_p3));

assign add_ln760_fu_2128_p2 = ($signed(sext_ln758_fu_2106_p1) + $signed(sext_ln760_fu_2124_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage32 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage34 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp0_stage35 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp0_stage36 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp0_stage37 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp0_stage38 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp0_stage39 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage40 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp0_stage41 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp0_stage42 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp0_stage43 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp0_stage44 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp0_stage45 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp0_stage46 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_pp0_stage47 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_pp0_stage48 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_pp0_stage49 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage50 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_pp0_stage51 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_pp0_stage52 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_pp0_stage53 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_pp0_stage54 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_pp0_stage55 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_pp0_stage56 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp0_stage57 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp0_stage58 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp0_stage59 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage60 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_pp0_stage61 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_pp0_stage62 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_pp0_stage63 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_pp0_stage64 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_pp0_stage65 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_pp0_stage66 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_pp0_stage67 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_pp0_stage68 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_pp0_stage69 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage70 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_pp0_stage71 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_pp0_stage72 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_pp0_stage73 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_pp0_stage74 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_pp0_stage75 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_pp0_stage76 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_pp0_stage77 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_pp0_stage78 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_pp0_stage79 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage80 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_pp0_stage81 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_pp0_stage82 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_pp0_stage83 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_pp0_stage84 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage51 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage51_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage51_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage52 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage52_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage52_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage57 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage57_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage57_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage58 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage58_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage58_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage59 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage59_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage59_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage62 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage62_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage62_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage63 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage63_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage63_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage64 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage64_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage64_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage65 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage65_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage65_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage66 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage66_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage66_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage67 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage67_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage67_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage68 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage68_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage68_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage69 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage69_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage69_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage70 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage70_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage70_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage71 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage71_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage71_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage72 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage72_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage72_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage73 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage73_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage73_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage74 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage74_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage74_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage75 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage75_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage75_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage76 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage76_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage76_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage77_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage77_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage78 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage78_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage78_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage79_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage79_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage80_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage80_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage81 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage81_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage81_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage82 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage82_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage82_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage83 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage83_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage83_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage84 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage84_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage84_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2005 = ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_5191 = ((icmp_ln621_reg_5242 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001));
end

always @ (*) begin
    ap_condition_5195 = ((icmp_ln621_1_reg_5266 == 1'd0) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001));
end

always @ (*) begin
    ap_condition_5200 = ((icmp_ln621_2_reg_5318 == 1'd0) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001));
end

always @ (*) begin
    ap_condition_5206 = ((icmp_ln621_3_reg_5408 == 1'd0) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001));
end

always @ (*) begin
    ap_condition_5213 = ((icmp_ln621_4_reg_5494 == 1'd0) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001));
end

always @ (*) begin
    ap_condition_5221 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001) & (icmp_ln621_5_reg_5517 == 1'd0));
end

always @ (*) begin
    ap_condition_5227 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33_11001) & (icmp_ln621_6_reg_5547 == 1'd0) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5234 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_11001) & (icmp_ln621_7_reg_5567 == 1'd0) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5242 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37_11001) & (icmp_ln621_8_reg_5598 == 1'd0) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5251 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_11001) & (icmp_ln621_9_reg_5623 == 1'd0) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5261 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001) & (icmp_ln621_10_reg_5643 == 1'd0) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5272 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001) & (icmp_ln621_11_reg_5652 == 1'd0) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5284 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001) & (icmp_ln621_12_reg_5661 == 1'd0) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5297 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage47) & (icmp_ln621_13_reg_5670 == 1'd0) & (1'b0 == ap_block_pp0_stage47_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5311 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage49) & (icmp_ln621_14_reg_5679 == 1'd0) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage49_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5326 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage51) & (icmp_ln621_15_reg_5688 == 1'd0) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage51_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5342 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage53) & (icmp_ln621_16_reg_5697 == 1'd0) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage53_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5359 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage55) & (icmp_ln621_17_reg_5706 == 1'd0) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage55_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5377 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage56) & (icmp_ln621_18_reg_5726 == 1'd0) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage56_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5396 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage58) & (icmp_ln621_19_reg_5735 == 1'd0) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage58_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5416 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (icmp_ln621_20_reg_5744 == 1'd0) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage60_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5437 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage62) & (icmp_ln621_21_reg_5753 == 1'd0) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage62_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5459 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage64) & (icmp_ln621_22_reg_5762 == 1'd0) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage64_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5482 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage66) & (icmp_ln621_23_reg_5771 == 1'd0) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage66_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5506 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage68) & (icmp_ln621_24_reg_5780 == 1'd0) & (icmp_ln621_23_reg_5771 == 1'd1) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage68_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5531 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage70) & (icmp_ln621_25_reg_5796 == 1'd0) & (icmp_ln621_24_reg_5780 == 1'd1) & (icmp_ln621_23_reg_5771 == 1'd1) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage70_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5557 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage72) & (icmp_ln621_26_reg_5805 == 1'd0) & (icmp_ln621_25_reg_5796 == 1'd1) & (icmp_ln621_24_reg_5780 == 1'd1) & (icmp_ln621_23_reg_5771 == 1'd1) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage72_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5584 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage74) & (icmp_ln621_27_reg_5814 == 1'd0) & (icmp_ln621_26_reg_5805 == 1'd1) & (icmp_ln621_25_reg_5796 == 1'd1) & (icmp_ln621_24_reg_5780 == 1'd1) & (icmp_ln621_23_reg_5771 == 1'd1) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage74_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 == 1'd1) & (icmp_ln621_5_reg_5517 
    == 1'd1));
end

always @ (*) begin
    ap_condition_5612 = ((icmp_ln621_4_reg_5494 == 1'd1) & (icmp_ln621_3_reg_5408 == 1'd1) & (icmp_ln621_2_reg_5318 == 1'd1) & (icmp_ln621_1_reg_5266 == 1'd1) & (icmp_ln621_reg_5242 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage76) & (icmp_ln621_28_reg_5828 == 1'd0) & (icmp_ln621_27_reg_5814 == 1'd1) & (icmp_ln621_26_reg_5805 == 1'd1) & (icmp_ln621_25_reg_5796 == 1'd1) & (icmp_ln621_24_reg_5780 == 1'd1) & (icmp_ln621_23_reg_5771 == 1'd1) & (icmp_ln621_22_reg_5762 == 1'd1) & (icmp_ln621_21_reg_5753 == 1'd1) & (icmp_ln621_20_reg_5744 == 1'd1) & (icmp_ln621_19_reg_5735 == 1'd1) & (icmp_ln621_18_reg_5726 == 1'd1) & (icmp_ln621_17_reg_5706 == 1'd1) & (icmp_ln621_16_reg_5697 == 1'd1) & (icmp_ln621_15_reg_5688 == 1'd1) & (icmp_ln621_14_reg_5679 == 1'd1) & (icmp_ln621_13_reg_5670 == 1'd1) & (1'b0 == ap_block_pp0_stage76_11001) & (icmp_ln621_12_reg_5661 == 1'd1) & (icmp_ln621_11_reg_5652 == 1'd1) & (icmp_ln621_10_reg_5643 == 1'd1) & (icmp_ln621_9_reg_5623 == 1'd1) & (icmp_ln621_8_reg_5598 == 1'd1) & (icmp_ln621_7_reg_5567 == 1'd1) & (icmp_ln621_6_reg_5547 
    == 1'd1) & (icmp_ln621_5_reg_5517 == 1'd1));
end

always @ (*) begin
    ap_condition_5616 = ((1'b1 == ap_CS_fsm_pp0_stage77) & (ap_predicate_pred1990_state78 == 1'b1) & (1'b0 == ap_block_pp0_stage77_11001));
end

always @ (*) begin
    ap_condition_5622 = ((icmp_ln668_1_reg_5382 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001));
end

always @ (*) begin
    ap_condition_5626 = ((icmp_ln668_1_reg_5382 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001));
end

always @ (*) begin
    ap_condition_5631 = ((icmp_ln668_1_reg_5382 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28));
end

always @ (*) begin
    ap_condition_5635 = ((icmp_ln668_1_reg_5382 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28));
end

always @ (*) begin
    ap_condition_5644 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln668_reg_5967 == 1'd0) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5648 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln668_reg_5967 == 1'd1) & (1'b0 == ap_block_pp0_stage3));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_storemerge_reg_852 = 'bx;

assign ap_return = {{add_ln364_reg_5270}, {ril_2_reg_842}};

assign apl1_1_fu_4351_p3 = ((icmp_ln745_fu_4346_p2[0:0] == 1'b1) ? zext_ln733_fu_4340_p1 : apl1_reg_6130);

assign apl1_2_fu_4362_p2 = (16'd0 - zext_ln733_1_fu_4343_p1);

assign apl1_3_fu_4376_p3 = ((icmp_ln747_fu_4371_p2[0:0] == 1'b1) ? apl1_2_reg_6152 : trunc_ln733_reg_6147);

assign apl1_4_fu_2933_p2 = ($signed(select_ln735_1_fu_2926_p3) + $signed(sext_ln735_1_fu_2922_p1));

assign apl1_5_fu_2968_p3 = ((icmp_ln745_1_fu_2963_p2[0:0] == 1'b1) ? zext_ln733_2_fu_2957_p1 : apl1_4_reg_5586);

assign apl1_6_fu_2979_p2 = (16'd0 - zext_ln733_3_fu_2960_p1);

assign apl1_7_fu_3003_p3 = ((icmp_ln747_1_fu_2998_p2[0:0] == 1'b1) ? apl1_6_reg_5612 : trunc_ln733_1_reg_5607);

assign apl1_fu_4329_p2 = ($signed(select_ln735_fu_4322_p3) + $signed(sext_ln735_fu_4318_p1));

assign apl2_1_fu_4262_p3 = ((icmp_ln719_reg_6115[0:0] == 1'b1) ? 17'd12288 : apl2_reg_6109);

assign apl2_2_fu_4278_p3 = ((icmp_ln721_fu_4272_p2[0:0] == 1'b1) ? 15'd20480 : trunc_ln703_fu_4268_p1);

assign apl2_3_fu_2820_p2 = ($signed(add_ln716_2_reg_5542) + $signed(sext_ln708_3_fu_2816_p1));

assign apl2_4_fu_2856_p3 = ((icmp_ln719_1_reg_5562[0:0] == 1'b1) ? 17'd12288 : apl2_3_reg_5551);

assign apl2_5_fu_2872_p3 = ((icmp_ln721_1_fu_2866_p2[0:0] == 1'b1) ? 15'd20480 : trunc_ln703_1_fu_2862_p1);

assign apl2_fu_4249_p2 = ($signed(add_ln716_reg_6104) + $signed(sext_ln708_2_fu_4245_p1));

assign decis_29_fu_1996_p4 = {{mul_ln359_reg_4467[24:12]}};

assign grp_fu_1045_p2 = (reg_987 + reg_983);

assign grp_fu_1061_p2 = (reg_998 + reg_1002);

assign grp_fu_1067_p2 = (reg_1029 + reg_1033);

assign grp_fu_1137_p0 = grp_fu_1137_p00;

assign grp_fu_1137_p00 = deth_i;

assign grp_fu_1137_p1 = 25'd564;

assign grp_fu_1217_p0 = grp_fu_1217_p00;

assign grp_fu_1217_p00 = detl_i;

assign grp_fu_1217_p1 = 24'd280;

assign grp_fu_2057_p0 = grp_fu_2057_p00;

assign grp_fu_2057_p00 = detl_load_reg_4572;

assign grp_fu_2057_p1 = 25'd880;

assign grp_fu_2150_p1 = grp_fu_2150_p10;

assign grp_fu_2150_p10 = deth_load_reg_4429;

assign grp_fu_2229_p0 = grp_fu_2229_p00;

assign grp_fu_2229_p00 = detl_load_reg_4572;

assign grp_fu_2229_p1 = 26'd1200;

assign grp_fu_2355_p0 = sext_ln679_6_fu_2352_p1;

assign grp_fu_2361_p0 = sext_ln679_6_fu_2352_p1;

assign grp_fu_2367_p0 = sext_ln679_6_fu_2352_p1;

assign grp_fu_2373_p0 = sext_ln679_6_fu_2352_p1;

assign grp_fu_2379_p0 = sext_ln679_6_fu_2352_p1;

assign grp_fu_2385_p0 = sext_ln679_6_fu_2352_p1;

assign grp_fu_2410_p0 = zext_ln620_5_reg_5311;

assign grp_fu_2410_p1 = 26'd1520;

assign grp_fu_2636_p0 = zext_ln620_5_reg_5311;

assign grp_fu_2636_p1 = 26'd1864;

assign grp_fu_2686_p0 = grp_fu_2686_p00;

assign grp_fu_2686_p00 = detl_load_reg_4572;

assign grp_fu_2686_p1 = 27'd2208;

assign grp_fu_2782_p0 = zext_ln620_3_reg_5508;

assign grp_fu_2782_p1 = 27'd2584;

assign grp_fu_2848_p0 = zext_ln620_3_reg_5508;

assign grp_fu_2848_p1 = 27'd2960;

assign grp_fu_2952_p0 = zext_ln620_3_reg_5508;

assign grp_fu_2952_p1 = 27'd3376;

assign grp_fu_3023_p0 = zext_ln620_3_reg_5508;

assign grp_fu_3023_p1 = 27'd3784;

assign grp_fu_3049_p0 = grp_fu_3049_p00;

assign grp_fu_3049_p00 = detl_load_reg_4572;

assign grp_fu_3049_p1 = 28'd4240;

assign grp_fu_3073_p0 = zext_ln620_2_reg_5632;

assign grp_fu_3073_p1 = 28'd4696;

assign grp_fu_3096_p0 = zext_ln620_2_reg_5632;

assign grp_fu_3096_p1 = 28'd5200;

assign grp_fu_3119_p0 = zext_ln620_2_reg_5632;

assign grp_fu_3119_p1 = 28'd5712;

assign grp_fu_3142_p0 = zext_ln620_2_reg_5632;

assign grp_fu_3142_p1 = 28'd6288;

assign grp_fu_3165_p0 = zext_ln620_2_reg_5632;

assign grp_fu_3165_p1 = 28'd6864;

assign grp_fu_3188_p0 = zext_ln620_2_reg_5632;

assign grp_fu_3188_p1 = 28'd7520;

assign grp_fu_3260_p0 = grp_fu_3260_p00;

assign grp_fu_3260_p00 = detl_load_reg_4572;

assign grp_fu_3260_p1 = 29'd8968;

assign grp_fu_3284_p0 = zext_ln620_1_reg_5715;

assign grp_fu_3284_p1 = 29'd9752;

assign grp_fu_3307_p0 = zext_ln620_1_reg_5715;

assign grp_fu_3307_p1 = 29'd10712;

assign grp_fu_3330_p0 = zext_ln620_1_reg_5715;

assign grp_fu_3330_p1 = 29'd11664;

assign grp_fu_3353_p0 = zext_ln620_1_reg_5715;

assign grp_fu_3353_p1 = 29'd12896;

assign grp_fu_3376_p0 = zext_ln620_1_reg_5715;

assign grp_fu_3376_p1 = 29'd14120;

assign grp_fu_3399_p0 = zext_ln620_1_reg_5715;

assign grp_fu_3399_p1 = 29'd15840;

assign grp_fu_3425_p0 = grp_fu_3425_p00;

assign grp_fu_3425_p00 = detl_load_reg_4572;

assign grp_fu_3425_p1 = 30'd17560;

assign grp_fu_3449_p0 = zext_ln620_reg_5789;

assign grp_fu_3449_p1 = 30'd20456;

assign grp_fu_3472_p0 = zext_ln620_reg_5789;

assign grp_fu_3472_p1 = 30'd23352;

assign grp_fu_3608_p1 = zext_ln620_4_reg_5823;

assign grp_fu_3787_p0 = sext_ln303_1_fu_3721_p1;

assign grp_fu_3793_p0 = sext_ln303_1_fu_3721_p1;

assign grp_fu_3799_p0 = sext_ln303_1_fu_3721_p1;

assign grp_fu_3805_p0 = sext_ln303_1_fu_3721_p1;

assign grp_fu_3811_p0 = sext_ln303_1_fu_3721_p1;

assign grp_fu_3817_p0 = sext_ln303_1_fu_3721_p1;

assign grp_fu_894_p1 = 41'd212;

assign grp_fu_899_p1 = 41'd212;

assign grp_fu_904_p1 = 44'd1448;

assign grp_fu_909_p1 = 45'd3804;

assign grp_fu_914_p1 = 47'd15504;

assign grp_fu_931_p1 = 44'd17592186041196;

assign grp_fu_936_p1 = 45'd35184372085612;

assign grp_fu_941_p1 = 40'd1099511627732;

assign icmp_ln360_fu_2014_p2 = (($signed(m_3_fu_2009_p3) > $signed(zext_ln359_2_fu_2005_p1)) ? 1'b1 : 1'b0);

assign icmp_ln621_10_fu_3044_p2 = (($signed(zext_ln613_10_fu_3041_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_11_fu_3068_p2 = (($signed(zext_ln613_11_fu_3065_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_12_fu_3091_p2 = (($signed(zext_ln613_12_fu_3088_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_13_fu_3114_p2 = (($signed(zext_ln613_13_fu_3111_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_14_fu_3137_p2 = (($signed(zext_ln613_14_fu_3134_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_15_fu_3160_p2 = (($signed(zext_ln613_15_fu_3157_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_16_fu_3183_p2 = (($signed(zext_ln613_16_fu_3180_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_17_fu_3206_p2 = (($signed(zext_ln613_17_fu_3203_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_18_fu_3255_p2 = (($signed(sext_ln613_fu_3252_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_19_fu_3279_p2 = (($signed(zext_ln613_18_fu_3276_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_1_fu_2052_p2 = (($signed(zext_ln613_1_fu_2049_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_20_fu_3302_p2 = (($signed(zext_ln613_19_fu_3299_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_21_fu_3325_p2 = (($signed(zext_ln613_20_fu_3322_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_22_fu_3348_p2 = (($signed(zext_ln613_21_fu_3345_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_23_fu_3371_p2 = (($signed(zext_ln613_22_fu_3368_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_24_fu_3394_p2 = (($signed(zext_ln613_23_fu_3391_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_25_fu_3420_p2 = (($signed(zext_ln613_24_fu_3417_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_26_fu_3444_p2 = (($signed(zext_ln613_25_fu_3441_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_27_fu_3467_p2 = (($signed(zext_ln613_26_fu_3464_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_28_fu_3493_p2 = (($signed(zext_ln613_27_fu_3490_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_29_fu_3528_p2 = (($signed(sext_ln613_1_fu_3525_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_2_fu_2224_p2 = (($signed(zext_ln613_2_fu_2221_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_3_fu_2405_p2 = (($signed(zext_ln613_3_fu_2402_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_4_fu_2631_p2 = (($signed(zext_ln613_4_fu_2628_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_5_fu_2681_p2 = (($signed(zext_ln613_5_fu_2678_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_6_fu_2777_p2 = (($signed(zext_ln613_6_fu_2774_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_7_fu_2843_p2 = (($signed(zext_ln613_7_fu_2840_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_8_fu_2947_p2 = (($signed(zext_ln613_8_fu_2944_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_9_fu_3018_p2 = (($signed(zext_ln613_9_fu_3015_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln621_fu_1953_p2 = (($signed(zext_ln613_fu_1950_p1) < $signed(m_4_reg_5203)) ? 1'b1 : 1'b0);

assign icmp_ln643_fu_3657_p2 = ((select_ln641_fu_3646_p3 > 17'd18432) ? 1'b1 : 1'b0);

assign icmp_ln668_1_fu_2300_p2 = ((trunc_ln8_reg_5322 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln668_fu_3736_p2 = ((trunc_ln6_reg_5898 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln719_1_fu_2835_p2 = (($signed(apl2_3_reg_5551) > $signed(17'd12288)) ? 1'b1 : 1'b0);

assign icmp_ln719_fu_4254_p2 = (($signed(apl2_reg_6109) > $signed(17'd12288)) ? 1'b1 : 1'b0);

assign icmp_ln721_1_fu_2866_p2 = (($signed(apl2_4_fu_2856_p3) < $signed(17'd118784)) ? 1'b1 : 1'b0);

assign icmp_ln721_fu_4272_p2 = (($signed(apl2_1_fu_4262_p3) < $signed(17'd118784)) ? 1'b1 : 1'b0);

assign icmp_ln745_1_fu_2963_p2 = (($signed(apl1_4_reg_5586) > $signed(zext_ln733_2_fu_2957_p1)) ? 1'b1 : 1'b0);

assign icmp_ln745_fu_4346_p2 = (($signed(apl1_reg_6130) > $signed(zext_ln733_fu_4340_p1)) ? 1'b1 : 1'b0);

assign icmp_ln747_1_fu_2998_p2 = (($signed(apl1_5_reg_5602) < $signed(sext_ln747_1_fu_2995_p1)) ? 1'b1 : 1'b0);

assign icmp_ln747_fu_4371_p2 = (($signed(apl1_1_reg_6142) < $signed(sext_ln747_fu_4368_p1)) ? 1'b1 : 1'b0);

assign icmp_ln763_fu_2178_p2 = ((select_ln761_fu_2167_p3 > 17'd22528) ? 1'b1 : 1'b0);

assign il = ap_phi_reg_pp0_iter0_ril_2_reg_842;

assign lshr_ln_fu_3553_p4 = {{ap_phi_reg_pp0_iter0_ril_2_reg_842[5:2]}};

assign m_2_fu_1945_p2 = (32'd0 - sub_ln347_reg_5191);

assign m_3_fu_2009_p3 = ((tmp_17_reg_5197[0:0] == 1'b1) ? m_2_reg_5237 : sub_ln347_reg_5191);

assign m_4_fu_1939_p3 = ((tmp_3_reg_5186[0:0] == 1'b1) ? m_fu_1934_p2 : sub_ln296_reg_5180);

assign m_fu_1934_p2 = (32'd0 - sub_ln296_reg_5180);

assign pl2_1_fu_1111_p3 = {{rh2_i}, {1'd0}};

assign pl2_fu_1535_p3 = {{rlt2_i}, {1'd0}};

assign pl_2_fu_1093_p3 = {{rh1_i}, {1'd0}};

assign pl_fu_1579_p3 = {{rlt1_i}, {1'd0}};

assign qq4_code4_table_address0 = zext_ln303_fu_3563_p1;

assign quant26bt_neg_address0 = zext_ln628_fu_3541_p1;

assign quant26bt_pos_address0 = zext_ln628_fu_3541_p1;

assign select_ln351_fu_2063_p3 = ((tmp_17_reg_5197[0:0] == 1'b1) ? 2'd2 : 2'd0);

assign select_ln360_fu_2070_p3 = ((icmp_ln360_reg_5251[0:0] == 1'b1) ? 2'd2 : 2'd3);

assign select_ln621_fu_3533_p3 = ((icmp_ln621_29_fu_3528_p2[0:0] == 1'b1) ? 5'd30 : 5'd29);

assign select_ln641_fu_3646_p3 = ((tmp_6_fu_3638_p3[0:0] == 1'b1) ? 17'd0 : add_ln640_reg_5892);

assign select_ln643_fu_3663_p3 = ((icmp_ln643_fu_3657_p2[0:0] == 1'b1) ? 15'd18432 : trunc_ln636_fu_3653_p1);

assign select_ln666_10_fu_2652_p3 = ((tmp_23_fu_2644_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_11_fu_2615_p3 = ((tmp_24_fu_2607_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_1_fu_4035_p3 = ((tmp_10_fu_4027_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_2_fu_4059_p3 = ((tmp_11_fu_4051_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_3_fu_4083_p3 = ((tmp_12_fu_4075_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_4_fu_4107_p3 = ((tmp_13_fu_4099_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_5_fu_4131_p3 = ((tmp_14_fu_4123_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_6_fu_2519_p3 = ((tmp_19_fu_2511_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_7_fu_2543_p3 = ((tmp_20_fu_2535_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_8_fu_2567_p3 = ((tmp_21_fu_2559_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_9_fu_2591_p3 = ((tmp_22_fu_2583_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_fu_4011_p3 = ((tmp_9_fu_4003_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln705_1_fu_2809_p3 = ((tmp_25_reg_5521[0:0] == 1'b1) ? sext_ln707_1_fu_2796_p1 : tmp_8_fu_2800_p4);

assign select_ln705_fu_4238_p3 = ((tmp_15_reg_6088[0:0] == 1'b1) ? sext_ln707_fu_4225_p1 : tmp_5_fu_4229_p4);

assign select_ln716_1_fu_2760_p3 = ((tmp_26_fu_2739_p3[0:0] == 1'b1) ? 17'd130944 : 17'd128);

assign select_ln716_fu_4202_p3 = ((tmp_16_fu_4181_p3[0:0] == 1'b1) ? 17'd130944 : 17'd128);

assign select_ln735_1_fu_2926_p3 = ((tmp_25_reg_5521[0:0] == 1'b1) ? 18'd261952 : 18'd192);

assign select_ln735_fu_4322_p3 = ((tmp_15_reg_6088[0:0] == 1'b1) ? 18'd261952 : 18'd192);

assign select_ln761_fu_2167_p3 = ((tmp_18_fu_2159_p3[0:0] == 1'b1) ? 17'd0 : add_ln760_reg_5280);

assign select_ln763_fu_2184_p3 = ((icmp_ln763_fu_2178_p2[0:0] == 1'b1) ? 15'd22528 : trunc_ln756_fu_2174_p1);

assign sext_ln255_fu_1760_p1 = $signed(xa_reg_5037);

assign sext_ln261_1_fu_1704_p1 = $signed(shl_ln261_1_fu_1696_p3);

assign sext_ln261_fu_1692_p1 = $signed(shl_ln_fu_1684_p3);

assign sext_ln266_10_fu_1406_p1 = reg_976;

assign sext_ln266_11_fu_1639_p1 = $signed(shl_ln2_fu_1631_p3);

assign sext_ln266_12_fu_1733_p1 = $signed(sub_ln267_reg_5017);

assign sext_ln266_1_fu_1763_p1 = $signed(mul_ln267_reg_5042);

assign sext_ln266_2_fu_1610_p1 = $signed(shl_ln1_fu_1603_p3);

assign sext_ln266_3_fu_1621_p1 = $signed(shl_ln266_1_fu_1614_p3);

assign sext_ln266_4_fu_1553_p1 = $signed(reg_1006);

assign sext_ln266_6_fu_1364_p1 = reg_960;

assign sext_ln266_7_fu_1268_p1 = tqmf_load_12_reg_4542;

assign sext_ln266_9_fu_1402_p1 = $signed(reg_1006);

assign sext_ln266_fu_1342_p1 = reg_976;

assign sext_ln267_10_fu_1204_p1 = reg_954;

assign sext_ln267_11_fu_1729_p1 = $signed(reg_1025);

assign sext_ln267_12_fu_1411_p1 = reg_1010;

assign sext_ln267_13_fu_1650_p1 = $signed(shl_ln267_1_fu_1643_p3);

assign sext_ln267_14_fu_1661_p1 = $signed(shl_ln267_2_fu_1654_p3);

assign sext_ln267_15_fu_1766_p1 = $signed(mul_ln266_5_reg_5047);

assign sext_ln267_2_fu_1714_p1 = $signed(sub_ln266_reg_5007);

assign sext_ln267_3_fu_1338_p1 = tqmf_load_5_reg_4694;

assign sext_ln267_4_fu_1725_p1 = $signed(shl_ln266_2_fu_1717_p3);

assign sext_ln267_5_fu_1346_p1 = tqmf_load_7_reg_4720;

assign sext_ln267_6_fu_1329_p1 = reg_976;

assign sext_ln267_7_fu_1149_p1 = reg_954;

assign sext_ln267_8_fu_1272_p1 = tqmf_load_13_reg_4548;

assign sext_ln267_9_fu_1399_p1 = $signed(mul_ln266_3_reg_4731);

assign sext_ln267_fu_1360_p1 = reg_991;

assign sext_ln270_1_fu_1806_p1 = $signed(add_ln270_reg_5077);

assign sext_ln270_2_fu_1814_p1 = $signed(add_ln270_5_reg_5082);

assign sext_ln270_3_fu_1779_p1 = $signed(add_ln270_6_reg_5062);

assign sext_ln270_4_fu_1836_p1 = $signed(add_ln270_8_reg_5112);

assign sext_ln270_fu_1736_p1 = $signed(tmp35_reg_5022);

assign sext_ln271_1_fu_1517_p1 = $signed(shl_ln271_1_fu_1509_p3);

assign sext_ln271_2_fu_1557_p1 = $signed(sub_ln271_reg_4946);

assign sext_ln271_3_fu_1793_p1 = $signed(add_ln271_reg_5072);

assign sext_ln271_4_fu_1848_p1 = $signed(add_ln271_3_reg_5097);

assign sext_ln271_5_fu_1828_p1 = $signed(add_ln271_5_reg_5102);

assign sext_ln271_6_fu_1676_p1 = $signed(add_ln271_6_reg_4984);

assign sext_ln271_fu_1505_p1 = $signed(shl_ln3_fu_1497_p3);

assign sext_ln303_1_fu_3721_p1 = trunc_ln6_reg_5898;

assign sext_ln364_1_fu_2284_p1 = trunc_ln8_reg_5322;

assign sext_ln587_1_fu_1383_p1 = delay_bpl_load_reg_4746;

assign sext_ln587_3_fu_1387_p1 = delay_dltx_load_reg_4482;

assign sext_ln587_4_fu_2259_p1 = delay_bph_load_reg_4446;

assign sext_ln587_5_fu_1159_p1 = delay_bph_load_reg_4446;

assign sext_ln587_7_fu_1163_p1 = delay_dhx_load_reg_4453;

assign sext_ln587_fu_3697_p1 = delay_bpl_load_reg_4746;

assign sext_ln589_11_fu_1493_p1 = delay_dltx_load_3_reg_4656;

assign sext_ln589_12_fu_3840_p1 = delay_bpl_load_4_reg_4805;

assign sext_ln589_13_fu_1425_p1 = delay_bpl_load_4_reg_4805;

assign sext_ln589_15_fu_1429_p1 = delay_dltx_load_4_reg_4489;

assign sext_ln589_16_fu_3843_p1 = delay_bpl_load_5_reg_4812;

assign sext_ln589_17_fu_1467_p1 = delay_bpl_load_5_reg_4812;

assign sext_ln589_19_fu_1471_p1 = delay_dltx_load_5_reg_4566;

assign sext_ln589_1_fu_1459_p1 = delay_bpl_load_1_reg_4854;

assign sext_ln589_20_fu_2265_p1 = reg_965;

assign sext_ln589_21_fu_1286_p1 = reg_965;

assign sext_ln589_23_fu_1291_p1 = delay_dhx_load_1_reg_4593;

assign sext_ln589_24_fu_1167_p1 = reg_965;

assign sext_ln589_25_fu_1171_p1 = reg_965;

assign sext_ln589_27_fu_1176_p1 = delay_dhx_load_2_reg_4460;

assign sext_ln589_28_fu_1295_p1 = delay_bph_load_3_reg_4600;

assign sext_ln589_29_fu_1298_p1 = delay_bph_load_3_reg_4600;

assign sext_ln589_31_fu_1302_p1 = delay_dhx_load_3_reg_4607;

assign sext_ln589_32_fu_1223_p1 = reg_965;

assign sext_ln589_33_fu_1227_p1 = reg_965;

assign sext_ln589_35_fu_1232_p1 = delay_dhx_load_4_reg_4516;

assign sext_ln589_36_fu_2415_p1 = delay_bph_load_5_reg_4523;

assign sext_ln589_37_fu_1236_p1 = delay_bph_load_5_reg_4523;

assign sext_ln589_39_fu_1240_p1 = delay_dhx_load_5_reg_4530;

assign sext_ln589_3_fu_1463_p1 = delay_dltx_load_1_reg_4559;

assign sext_ln589_4_fu_3706_p1 = delay_bpl_load_2_reg_4753;

assign sext_ln589_5_fu_1391_p1 = delay_bpl_load_2_reg_4753;

assign sext_ln589_7_fu_1395_p1 = delay_dltx_load_2_reg_4439;

assign sext_ln589_8_fu_3837_p1 = delay_bpl_load_3_reg_4861;

assign sext_ln589_9_fu_1489_p1 = delay_bpl_load_3_reg_4861;

assign sext_ln589_fu_3834_p1 = delay_bpl_load_1_reg_4854;

assign sext_ln600_1_fu_1592_p0 = ap_sig_allocacmp_al1_load;

assign sext_ln600_1_fu_1592_p1 = sext_ln600_1_fu_1592_p0;

assign sext_ln600_2_fu_1543_p1 = $signed(pl2_fu_1535_p3);

assign sext_ln600_3_fu_1101_p1 = $signed(pl_2_fu_1093_p3);

assign sext_ln600_4_fu_1106_p0 = ah1_i;

assign sext_ln600_4_fu_1106_p1 = sext_ln600_4_fu_1106_p0;

assign sext_ln600_5_fu_1119_p1 = $signed(pl2_1_fu_1111_p3);

assign sext_ln600_fu_1587_p1 = $signed(pl_fu_1579_p3);

assign sext_ln602_1_fu_2853_p1 = ah1_load_reg_4395;

assign sext_ln602_fu_4259_p1 = al1_load_reg_4989;

assign sext_ln604_1_fu_1548_p0 = al2_i;

assign sext_ln604_1_fu_1548_p1 = sext_ln604_1_fu_1548_p0;

assign sext_ln604_2_fu_2692_p1 = ah2_load_reg_4403;

assign sext_ln604_3_fu_1124_p0 = ah2_i;

assign sext_ln604_3_fu_1124_p1 = sext_ln604_3_fu_1124_p0;

assign sext_ln604_fu_4144_p1 = al2_load_reg_4951;

assign sext_ln613_1_fu_3525_p1 = $signed(decis_28_reg_5832);

assign sext_ln613_fu_3252_p1 = $signed(decis_17_reg_5710);

assign sext_ln636_fu_3635_p1 = add_ln640_reg_5892;

assign sext_ln639_fu_3724_p1 = trunc_ln6_reg_5898;

assign sext_ln640_1_fu_3616_p1 = $signed(wl_code_table_load_reg_5882);

assign sext_ln640_fu_3613_p1 = $signed(trunc_ln7_reg_5877);

assign sext_ln679_10_fu_2580_p1 = $signed(mul_ln679_9_reg_5433);

assign sext_ln679_11_fu_2641_p1 = $signed(mul_ln679_10_reg_5438);

assign sext_ln679_12_fu_2604_p1 = $signed(mul_ln679_11_reg_5443);

assign sext_ln679_1_fu_4024_p1 = $signed(mul_ln679_1_reg_6017);

assign sext_ln679_2_fu_4048_p1 = $signed(mul_ln679_2_reg_6022);

assign sext_ln679_3_fu_4072_p1 = $signed(mul_ln679_3_reg_6027);

assign sext_ln679_4_fu_4096_p1 = $signed(mul_ln679_4_reg_6032);

assign sext_ln679_5_fu_4120_p1 = $signed(mul_ln679_5_reg_6037);

assign sext_ln679_6_fu_2352_p1 = trunc_ln8_reg_5322;

assign sext_ln679_7_fu_2508_p1 = $signed(mul_ln679_6_reg_5418);

assign sext_ln679_8_fu_2532_p1 = $signed(mul_ln679_7_reg_5423);

assign sext_ln679_9_fu_2556_p1 = $signed(mul_ln679_8_reg_5428);

assign sext_ln679_fu_4000_p1 = $signed(mul_ln679_reg_6012);

assign sext_ln702_1_fu_2729_p1 = $signed(wd2_1_fu_2722_p3);

assign sext_ln702_fu_4171_p1 = $signed(wd2_fu_4164_p3);

assign sext_ln705_1_fu_3956_p0 = plt1_i;

assign sext_ln705_1_fu_3956_p1 = sext_ln705_1_fu_3956_p0;

assign sext_ln705_2_fu_2472_p1 = add_ln373_reg_5376;

assign sext_ln705_3_fu_2477_p0 = ph1_i;

assign sext_ln705_3_fu_2477_p1 = sext_ln705_3_fu_2477_p0;

assign sext_ln705_fu_3951_p1 = add_ln313_reg_5961;

assign sext_ln707_1_fu_2796_p1 = $signed(tmp_7_fu_2787_p4);

assign sext_ln707_fu_4225_p1 = $signed(tmp_4_fu_4216_p4);

assign sext_ln708_1_fu_2482_p0 = ph2_i;

assign sext_ln708_1_fu_2482_p1 = sext_ln708_1_fu_2482_p0;

assign sext_ln708_2_fu_4245_p1 = $signed(select_ln705_fu_4238_p3);

assign sext_ln708_3_fu_2816_p1 = $signed(select_ln705_1_fu_2809_p3);

assign sext_ln708_fu_3961_p0 = plt2_i;

assign sext_ln708_fu_3961_p1 = sext_ln708_fu_3961_p0;

assign sext_ln716_1_fu_4198_p1 = $signed(trunc_ln4_fu_4189_p4);

assign sext_ln716_2_fu_2702_p1 = $signed(shl_ln716_1_fu_2695_p3);

assign sext_ln716_3_fu_2756_p1 = $signed(trunc_ln716_1_fu_2747_p4);

assign sext_ln716_fu_4154_p1 = $signed(shl_ln8_fu_4147_p3);

assign sext_ln734_1_fu_2893_p1 = $signed(shl_ln734_1_fu_2886_p3);

assign sext_ln734_fu_4299_p1 = $signed(shl_ln9_fu_4292_p3);

assign sext_ln735_1_fu_2922_p1 = $signed(trunc_ln734_1_fu_2913_p4);

assign sext_ln735_fu_4318_p1 = $signed(trunc_ln5_fu_4309_p4);

assign sext_ln747_1_fu_2995_p1 = apl1_6_reg_5612;

assign sext_ln747_fu_4368_p1 = apl1_2_reg_6152;

assign sext_ln756_fu_2156_p1 = add_ln760_reg_5280;

assign sext_ln758_fu_2106_p1 = $signed(wd_1_fu_2097_p4);

assign sext_ln759_fu_2287_p1 = trunc_ln8_reg_5322;

assign sext_ln760_fu_2124_p1 = $signed(tmp_2_fu_2110_p6);

assign shl_ln10_fu_2028_p3 = {{nbh_i}, {7'd0}};

assign shl_ln1_fu_1603_p3 = {{tqmf_load_4_reg_4898}, {6'd0}};

assign shl_ln261_1_fu_1696_p1 = reg_954;

assign shl_ln261_1_fu_1696_p3 = {{shl_ln261_1_fu_1696_p1}, {2'd0}};

assign shl_ln266_1_fu_1614_p3 = {{tqmf_load_4_reg_4898}, {4'd0}};

assign shl_ln266_2_fu_1717_p3 = {{reg_1020}, {7'd0}};

assign shl_ln267_1_fu_1643_p3 = {{tqmf_load_19_reg_4967}, {6'd0}};

assign shl_ln267_2_fu_1654_p3 = {{tqmf_load_19_reg_4967}, {4'd0}};

assign shl_ln271_1_fu_1509_p3 = {{reg_1020}, {2'd0}};

assign shl_ln2_fu_1631_p1 = reg_991;

assign shl_ln2_fu_1631_p3 = {{shl_ln2_fu_1631_p1}, {7'd0}};

assign shl_ln3_fu_1497_p3 = {{reg_1020}, {4'd0}};

assign shl_ln4_fu_1958_p3 = {{detl_load_reg_4572}, {9'd0}};

assign shl_ln5_fu_3577_p3 = {{nbl_i}, {7'd0}};

assign shl_ln620_1_fu_1969_p3 = {{detl_load_reg_4572}, {6'd0}};

assign shl_ln620_2_fu_3211_p3 = {{detl_load_reg_4572}, {13'd0}};

assign shl_ln620_3_fu_3222_p3 = {{detl_load_reg_4572}, {3'd0}};

assign shl_ln620_4_fu_3498_p3 = {{detl_load_reg_4572}, {15'd0}};

assign shl_ln657_1_fu_2427_p3 = {{wd3_8_fu_2421_p2}, {3'd0}};

assign shl_ln672_10_fu_2441_p3 = {{delay_bph_load_5_reg_4523}, {8'd0}};

assign shl_ln672_1_fu_3851_p3 = {{delay_bpl_load_1_reg_4854}, {8'd0}};

assign shl_ln672_2_fu_3764_p3 = {{delay_bpl_load_2_reg_4753}, {8'd0}};

assign shl_ln672_3_fu_3874_p3 = {{delay_bpl_load_3_reg_4861}, {8'd0}};

assign shl_ln672_4_fu_3897_p3 = {{delay_bpl_load_4_reg_4805}, {8'd0}};

assign shl_ln672_5_fu_3920_p3 = {{delay_bpl_load_5_reg_4812}, {8'd0}};

assign shl_ln672_6_fu_2305_p3 = {{delay_bph_load_reg_4446}, {8'd0}};

assign shl_ln672_7_fu_2328_p3 = {{reg_965}, {8'd0}};

assign shl_ln672_8_fu_1180_p3 = {{reg_965}, {8'd0}};

assign shl_ln672_9_fu_1306_p3 = {{delay_bph_load_3_reg_4600}, {8'd0}};

assign shl_ln672_s_fu_1244_p3 = {{reg_965}, {8'd0}};

assign shl_ln6_fu_3986_p3 = {{wd3_fu_3980_p2}, {3'd0}};

assign shl_ln716_1_fu_2695_p3 = {{ah2_load_reg_4403}, {7'd0}};

assign shl_ln734_1_fu_2886_p3 = {{ah1_load_reg_4395}, {8'd0}};

assign shl_ln7_fu_3741_p3 = {{delay_bpl_load_reg_4746}, {8'd0}};

assign shl_ln8_fu_4147_p3 = {{al2_load_reg_4951}, {7'd0}};

assign shl_ln9_fu_4292_p3 = {{al1_load_reg_4989}, {8'd0}};

assign shl_ln_fu_1684_p1 = reg_954;

assign shl_ln_fu_1684_p3 = {{shl_ln_fu_1684_p1}, {4'd0}};

assign sub_ln266_fu_1625_p2 = ($signed(sext_ln266_2_fu_1610_p1) - $signed(sext_ln266_3_fu_1621_p1));

assign sub_ln267_fu_1665_p2 = ($signed(sext_ln267_13_fu_1650_p1) - $signed(sext_ln267_14_fu_1661_p1));

assign sub_ln271_fu_1521_p2 = ($signed(sext_ln271_fu_1505_p1) - $signed(sext_ln271_1_fu_1517_p1));

assign sub_ln282_fu_1870_p2 = (xa_2_reg_5127 - xb_reg_5133);

assign sub_ln296_fu_1910_p2 = (trunc_ln_reg_5150 - add_ln295_reg_5160);

assign sub_ln347_fu_1922_p2 = (trunc_ln1_reg_5155 - add_ln345_reg_5170);

assign sub_ln620_1_fu_3509_p2 = (zext_ln620_12_fu_3505_p1 - zext_ln620_4_fu_3487_p1);

assign sub_ln620_fu_3233_p2 = (zext_ln620_10_fu_3218_p1 - zext_ln620_11_fu_3229_p1);

assign sub_ln639_fu_3589_p2 = (zext_ln639_1_fu_3585_p1 - zext_ln639_fu_3573_p1);

assign sub_ln656_1_fu_2290_p2 = ($signed(4'd11) - $signed(trunc_ln653_1_reg_5306));

assign sub_ln656_1cast_fu_2418_p1 = sub_ln656_1_reg_5371;

assign sub_ln656_fu_3846_p2 = ($signed(4'd9) - $signed(trunc_ln9_reg_5911));

assign sub_ln656cast_fu_3977_p1 = sub_ln656_reg_5983;

assign sub_ln672_10_fu_1252_p2 = ($signed(shl_ln672_s_fu_1244_p3) - $signed(sext_ln589_32_fu_1223_p1));

assign sub_ln672_11_fu_2448_p2 = ($signed(shl_ln672_10_fu_2441_p3) - $signed(sext_ln589_36_fu_2415_p1));

assign sub_ln672_1_fu_3858_p2 = ($signed(shl_ln672_1_fu_3851_p3) - $signed(sext_ln589_fu_3834_p1));

assign sub_ln672_2_fu_3771_p2 = ($signed(shl_ln672_2_fu_3764_p3) - $signed(sext_ln589_4_fu_3706_p1));

assign sub_ln672_3_fu_3881_p2 = ($signed(shl_ln672_3_fu_3874_p3) - $signed(sext_ln589_8_fu_3837_p1));

assign sub_ln672_4_fu_3904_p2 = ($signed(shl_ln672_4_fu_3897_p3) - $signed(sext_ln589_12_fu_3840_p1));

assign sub_ln672_5_fu_3927_p2 = ($signed(shl_ln672_5_fu_3920_p3) - $signed(sext_ln589_16_fu_3843_p1));

assign sub_ln672_6_fu_2312_p2 = ($signed(shl_ln672_6_fu_2305_p3) - $signed(sext_ln587_4_fu_2259_p1));

assign sub_ln672_7_fu_2336_p2 = ($signed(shl_ln672_7_fu_2328_p3) - $signed(sext_ln589_20_fu_2265_p1));

assign sub_ln672_8_fu_1188_p2 = ($signed(shl_ln672_8_fu_1180_p3) - $signed(sext_ln589_24_fu_1167_p1));

assign sub_ln672_9_fu_1313_p2 = ($signed(shl_ln672_9_fu_1306_p3) - $signed(sext_ln589_28_fu_1295_p1));

assign sub_ln672_fu_3748_p2 = ($signed(shl_ln7_fu_3741_p3) - $signed(sext_ln587_fu_3697_p1));

assign sub_ln706_1_fu_2733_p2 = ($signed(19'd0) - $signed(sext_ln702_1_fu_2729_p1));

assign sub_ln706_fu_4175_p2 = ($signed(19'd0) - $signed(sext_ln702_fu_4171_p1));

assign sub_ln716_1_fu_2706_p2 = ($signed(sext_ln716_2_fu_2702_p1) - $signed(sext_ln604_2_fu_2692_p1));

assign sub_ln716_fu_4158_p2 = ($signed(sext_ln716_fu_4154_p1) - $signed(sext_ln604_fu_4144_p1));

assign sub_ln734_1_fu_2897_p2 = ($signed(sext_ln734_1_fu_2893_p1) - $signed(sext_ln602_1_fu_2853_p1));

assign sub_ln734_fu_4303_p2 = ($signed(sext_ln734_fu_4299_p1) - $signed(sext_ln602_fu_4259_p1));

assign sub_ln759_fu_2040_p2 = (zext_ln759_1_fu_2036_p1 - zext_ln759_fu_2024_p1);

assign tmp34_cast_fu_1416_p1 = $signed(tmp34_reg_4780);

assign tmp34_fu_1377_p2 = ($signed(tqmf_load_22_cast_fu_1373_p1) + $signed(sext_ln267_fu_1360_p1));

assign tmp_10_fu_4027_p3 = sext_ln679_1_fu_4024_p1[32'd63];

assign tmp_11_fu_4051_p3 = sext_ln679_2_fu_4048_p1[32'd63];

assign tmp_12_fu_4075_p3 = sext_ln679_3_fu_4072_p1[32'd63];

assign tmp_13_fu_4099_p3 = sext_ln679_4_fu_4096_p1[32'd63];

assign tmp_14_fu_4123_p3 = sext_ln679_5_fu_4120_p1[32'd63];

assign tmp_16_fu_4181_p3 = reg_1041[32'd63];

assign tmp_18_fu_2159_p3 = sext_ln756_fu_2156_p1[32'd31];

assign tmp_19_fu_2511_p3 = sext_ln679_7_fu_2508_p1[32'd63];

assign tmp_20_fu_2535_p3 = sext_ln679_8_fu_2532_p1[32'd63];

assign tmp_21_fu_2559_p3 = sext_ln679_9_fu_2556_p1[32'd63];

assign tmp_22_fu_2583_p3 = sext_ln679_10_fu_2580_p1[32'd63];

assign tmp_23_fu_2644_p3 = sext_ln679_11_fu_2641_p1[32'd63];

assign tmp_24_fu_2607_p3 = sext_ln679_12_fu_2604_p1[32'd63];

assign tmp_26_fu_2739_p3 = reg_1041[32'd63];

assign tmp_4_fu_4216_p4 = {{al1_load_reg_4989[15:5]}};

assign tmp_5_fu_4229_p4 = {{sub_ln706_reg_6099[18:7]}};

assign tmp_6_fu_3638_p3 = sext_ln636_fu_3635_p1[32'd31];

assign tmp_7_fu_2787_p4 = {{ah1_load_reg_4395[15:5]}};

assign tmp_8_fu_2800_p4 = {{sub_ln706_1_reg_5537[18:7]}};

assign tmp_9_fu_4003_p3 = sext_ln679_fu_4000_p1[32'd63];

assign tmp_cast_fu_1369_p1 = $signed(tmp_reg_4741);

assign tmp_fu_1354_p2 = ($signed(tqmf_load_21_cast_fu_1350_p1) + $signed(sext_ln266_fu_1342_p1));

assign tqmf_load_21_cast_fu_1350_p1 = reg_970;

assign tqmf_load_22_cast_fu_1373_p1 = reg_1010;

assign trunc_ln296_fu_1898_p1 = add_ln295_fu_1894_p2[30:0];

assign trunc_ln347_fu_1906_p1 = add_ln345_fu_1902_p2[30:0];

assign trunc_ln4_fu_4189_p4 = {{sub_ln716_reg_6094[22:7]}};

assign trunc_ln5_fu_4309_p4 = {{sub_ln734_reg_6125[24:8]}};

assign trunc_ln636_fu_3653_p1 = select_ln641_fu_3646_p3[14:0];

assign trunc_ln703_1_fu_2862_p1 = apl2_4_fu_2856_p3[14:0];

assign trunc_ln703_fu_4268_p1 = apl2_1_fu_4262_p3[14:0];

assign trunc_ln716_1_fu_2747_p4 = {{sub_ln716_1_reg_5527[22:7]}};

assign trunc_ln733_1_fu_2975_p1 = apl1_5_fu_2968_p3[15:0];

assign trunc_ln733_fu_4358_p1 = apl1_1_fu_4351_p3[15:0];

assign trunc_ln734_1_fu_2913_p4 = {{sub_ln734_1_reg_5576[24:8]}};

assign trunc_ln756_fu_2174_p1 = select_ln761_fu_2167_p3[14:0];

assign wd2_1_fu_2722_p3 = {{ah1_load_reg_4395}, {2'd0}};

assign wd2_fu_4164_p3 = {{al1_load_reg_4989}, {2'd0}};

assign wd3_15_fu_2939_p2 = (15'd15360 - apl2_5_reg_5571);

assign wd3_7_fu_4335_p2 = (15'd15360 - apl2_2_reg_6120);

assign wd3_8_fu_2421_p2 = reg_1037 >> sub_ln656_1cast_fu_2418_p1;

assign wd3_fu_3980_p2 = reg_1037 >> sub_ln656cast_fu_3977_p1;

assign wd_1_fu_2097_p4 = {{sub_ln759_reg_5256[22:7]}};

assign wl_code_table_address0 = zext_ln303_fu_3563_p1;

assign xa_2_fu_1839_p2 = ($signed(sext_ln270_4_fu_1836_p1) + $signed(add_ln270_3_reg_5107));

assign xa_fu_1708_p2 = ($signed(sext_ln261_fu_1692_p1) - $signed(sext_ln261_1_fu_1704_p1));

assign xb_fu_1851_p2 = ($signed(add_ln271_8_reg_5122) + $signed(sext_ln271_4_fu_1848_p1));

assign zext_ln303_fu_3563_p1 = lshr_ln_fu_3553_p4;

assign zext_ln359_2_fu_2005_p1 = decis_29_fu_1996_p4;

assign zext_ln613_10_fu_3041_p1 = decis_s_reg_5627;

assign zext_ln613_11_fu_3065_p1 = decis_10_reg_5647;

assign zext_ln613_12_fu_3088_p1 = decis_11_reg_5656;

assign zext_ln613_13_fu_3111_p1 = decis_12_reg_5665;

assign zext_ln613_14_fu_3134_p1 = decis_13_reg_5674;

assign zext_ln613_15_fu_3157_p1 = decis_14_reg_5683;

assign zext_ln613_16_fu_3180_p1 = decis_15_reg_5692;

assign zext_ln613_17_fu_3203_p1 = decis_16_reg_5701;

assign zext_ln613_18_fu_3276_p1 = decis_18_reg_5730;

assign zext_ln613_19_fu_3299_p1 = decis_19_reg_5739;

assign zext_ln613_1_fu_2049_p1 = decis_1_reg_5246;

assign zext_ln613_20_fu_3322_p1 = decis_20_reg_5748;

assign zext_ln613_21_fu_3345_p1 = decis_21_reg_5757;

assign zext_ln613_22_fu_3368_p1 = decis_22_reg_5766;

assign zext_ln613_23_fu_3391_p1 = decis_23_reg_5775;

assign zext_ln613_24_fu_3417_p1 = decis_24_reg_5784;

assign zext_ln613_25_fu_3441_p1 = decis_25_reg_5800;

assign zext_ln613_26_fu_3464_p1 = decis_26_reg_5809;

assign zext_ln613_27_fu_3490_p1 = decis_27_reg_5818;

assign zext_ln613_2_fu_2221_p1 = decis_2_reg_5286;

assign zext_ln613_3_fu_2402_p1 = decis_3_reg_5336;

assign zext_ln613_4_fu_2628_p1 = decis_4_reg_5464;

assign zext_ln613_5_fu_2678_p1 = decis_5_reg_5503;

assign zext_ln613_6_fu_2774_p1 = decis_6_reg_5532;

assign zext_ln613_7_fu_2840_p1 = decis_7_reg_5557;

assign zext_ln613_8_fu_2944_p1 = decis_8_reg_5581;

assign zext_ln613_9_fu_3015_p1 = decis_9_reg_5618;

assign zext_ln613_fu_1950_p1 = decis_reg_4663;

assign zext_ln620_10_fu_3218_p1 = shl_ln620_2_fu_3211_p3;

assign zext_ln620_11_fu_3229_p1 = shl_ln620_3_fu_3222_p3;

assign zext_ln620_12_fu_3505_p1 = shl_ln620_4_fu_3498_p3;

assign zext_ln620_1_fu_3249_p1 = detl_load_reg_4572;

assign zext_ln620_2_fu_3038_p1 = detl_load_reg_4572;

assign zext_ln620_3_fu_2675_p1 = detl_load_reg_4572;

assign zext_ln620_4_fu_3487_p1 = detl_load_reg_4572;

assign zext_ln620_5_fu_2218_p1 = detl_load_reg_4572;

assign zext_ln620_8_fu_1965_p1 = shl_ln4_fu_1958_p3;

assign zext_ln620_9_fu_1976_p1 = shl_ln620_1_fu_1969_p3;

assign zext_ln620_fu_3414_p1 = detl_load_reg_4572;

assign zext_ln628_fu_3541_p1 = ap_phi_reg_pp0_iter0_mil_02_i_reg_719;

assign zext_ln639_1_fu_3585_p1 = shl_ln5_fu_3577_p3;

assign zext_ln639_fu_3573_p1 = nbl_i;

assign zext_ln656_1_fu_2245_p1 = wd1_1_reg_5301;

assign zext_ln656_fu_3727_p1 = wd1_reg_5906;

assign zext_ln733_1_fu_4343_p1 = wd3_7_reg_6136;

assign zext_ln733_2_fu_2957_p1 = wd3_15_reg_5592;

assign zext_ln733_3_fu_2960_p1 = wd3_15_reg_5592;

assign zext_ln733_fu_4340_p1 = wd3_7_reg_6136;

assign zext_ln759_1_fu_2036_p1 = shl_ln10_fu_2028_p3;

assign zext_ln759_fu_2024_p1 = nbh_i;

assign zl_1_fu_1844_p2 = (add_ln589_3_reg_5117 + add_ln589_1_reg_5092);

assign zl_3_fu_1475_p2 = (add_ln589_8_reg_4888 + add_ln589_6_reg_4883);

always @ (posedge ap_clk) begin
    sub_ln271_reg_4946[1:0] <= 2'b00;
    sub_ln266_reg_5007[3:0] <= 4'b0000;
    sub_ln267_reg_5017[3:0] <= 4'b0000;
    xa_reg_5037[1:0] <= 2'b00;
    add_ln270_4_reg_5057[3:0] <= 4'b0000;
    add_ln270_5_reg_5082[1:0] <= 2'b00;
    zext_ln620_5_reg_5311[25:15] <= 11'b00000000000;
    zext_ln620_3_reg_5508[26:15] <= 12'b000000000000;
    sub_ln706_1_reg_5537[1:0] <= 2'b00;
    zext_ln620_2_reg_5632[27:15] <= 13'b0000000000000;
    zext_ln620_1_reg_5715[28:15] <= 14'b00000000000000;
    zext_ln620_reg_5789[29:15] <= 15'b000000000000000;
    zext_ln620_4_reg_5823[30:15] <= 16'b0000000000000000;
    select_ln621_reg_5837[4:2] <= 3'b111;
    sub_ln706_reg_6099[1:0] <= 2'b00;
end

endmodule //adpcm_main_encode
