// Seed: 2359574541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  assign module_1.id_4 = 0;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    output supply0 id_2
    , id_16,
    output wand id_3,
    output wor id_4,
    input wire id_5,
    output wire id_6,
    output logic id_7
    , id_17,
    output supply1 id_8,
    input tri1 id_9,
    output wire id_10,
    input wire id_11,
    output supply1 id_12,
    output tri id_13,
    output wand id_14
);
  logic [1 : 1 'b0 +  -1] id_18;
  xnor primCall (id_4, id_18, id_5, id_9, id_16, id_11, id_17);
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16,
      id_17,
      id_18
  );
  always begin : LABEL_0
    $signed(91);
    ;
    id_7 = 1;
  end
endmodule
