

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_74_3'
================================================================
* Date:           Tue May 10 10:12:16 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.526 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_74_3  |        ?|        ?|        61|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 61


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 1
  Pipeline-0 : II = 1, D = 61, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 64 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sum_V_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %sum_V_reload"   --->   Operation 67 'read' 'sum_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%numOfOutputNeurons_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %numOfOutputNeurons"   --->   Operation 68 'read' 'numOfOutputNeurons_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [HLS_Project/neural_layer.cpp:74]   --->   Operation 71 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.42ns)   --->   "%icmp_ln74 = icmp_eq  i16 %i_1, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:74]   --->   Operation 73 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.07ns)   --->   "%i_2 = add i16 %i_1, i16 1" [HLS_Project/neural_layer.cpp:74]   --->   Operation 74 'add' 'i_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit.exitStub" [HLS_Project/neural_layer.cpp:74]   --->   Operation 75 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i16 %i_1" [HLS_Project/neural_layer.cpp:76]   --->   Operation 76 'zext' 'zext_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%resArray_V_addr = getelementptr i32 %resArray_V, i64 0, i64 %zext_ln76"   --->   Operation 77 'getelementptr' 'resArray_V_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%t = load i7 %resArray_V_addr"   --->   Operation 78 'load' 't' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln74 = store i16 %i_2, i16 %i" [HLS_Project/neural_layer.cpp:74]   --->   Operation 79 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 8.52>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%t = load i7 %resArray_V_addr"   --->   Operation 80 'load' 't' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %t, i24 0"   --->   Operation 81 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1197 = zext i56 %t_1"   --->   Operation 82 'zext' 'zext_ln1197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [60/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 83 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.27>
ST_3 : Operation 84 [59/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 84 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.27>
ST_4 : Operation 85 [58/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 85 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.27>
ST_5 : Operation 86 [57/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 86 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.27>
ST_6 : Operation 87 [56/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 87 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.27>
ST_7 : Operation 88 [55/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 88 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.27>
ST_8 : Operation 89 [54/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 89 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.27>
ST_9 : Operation 90 [53/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 90 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.27>
ST_10 : Operation 91 [52/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 91 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.27>
ST_11 : Operation 92 [51/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 92 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.27>
ST_12 : Operation 93 [50/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 93 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.27>
ST_13 : Operation 94 [49/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 94 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.27>
ST_14 : Operation 95 [48/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 95 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.27>
ST_15 : Operation 96 [47/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 96 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.27>
ST_16 : Operation 97 [46/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 97 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.27>
ST_17 : Operation 98 [45/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 98 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.27>
ST_18 : Operation 99 [44/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 99 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.27>
ST_19 : Operation 100 [43/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 100 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.27>
ST_20 : Operation 101 [42/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 101 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.27>
ST_21 : Operation 102 [41/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 102 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.27>
ST_22 : Operation 103 [40/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 103 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 104 [39/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 104 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.27>
ST_24 : Operation 105 [38/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 105 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.27>
ST_25 : Operation 106 [37/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 106 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.27>
ST_26 : Operation 107 [36/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 107 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.27>
ST_27 : Operation 108 [35/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 108 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.27>
ST_28 : Operation 109 [34/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 109 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.27>
ST_29 : Operation 110 [33/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 110 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.27>
ST_30 : Operation 111 [32/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 111 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.27>
ST_31 : Operation 112 [31/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 112 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.27>
ST_32 : Operation 113 [30/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 113 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.27>
ST_33 : Operation 114 [29/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 114 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.27>
ST_34 : Operation 115 [28/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 115 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.27>
ST_35 : Operation 116 [27/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 116 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.27>
ST_36 : Operation 117 [26/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 117 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.27>
ST_37 : Operation 118 [25/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 118 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.27>
ST_38 : Operation 119 [24/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 119 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.27>
ST_39 : Operation 120 [23/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 120 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.27>
ST_40 : Operation 121 [22/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 121 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.27>
ST_41 : Operation 122 [21/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 122 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.27>
ST_42 : Operation 123 [20/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 123 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.27>
ST_43 : Operation 124 [19/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 124 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.27>
ST_44 : Operation 125 [18/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 125 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.27>
ST_45 : Operation 126 [17/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 126 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.27>
ST_46 : Operation 127 [16/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 127 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.27>
ST_47 : Operation 128 [15/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 128 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.27>
ST_48 : Operation 129 [14/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 129 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.27>
ST_49 : Operation 130 [13/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 130 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.27>
ST_50 : Operation 131 [12/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 131 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.27>
ST_51 : Operation 132 [11/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 132 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.27>
ST_52 : Operation 133 [10/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 133 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.27>
ST_53 : Operation 134 [9/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 134 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.27>
ST_54 : Operation 135 [8/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 135 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.27>
ST_55 : Operation 136 [7/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 136 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.27>
ST_56 : Operation 137 [6/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 137 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.27>
ST_57 : Operation 138 [5/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 138 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.27>
ST_58 : Operation 139 [4/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 139 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.27>
ST_59 : Operation 140 [3/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 140 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.27>
ST_60 : Operation 141 [2/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 141 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 61 <SV = 60> <Delay = 8.52>
ST_61 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [HLS_Project/neural_layer.cpp:74]   --->   Operation 142 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 143 [1/60] (5.27ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_reload_read"   --->   Operation 143 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 59> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln717 = trunc i16 %udiv_ln717"   --->   Operation 144 'trunc' 'trunc_ln717' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 145 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln76" [HLS_Project/neural_layer.cpp:76]   --->   Operation 145 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %trunc_ln717, i7 %output_r_addr" [HLS_Project/neural_layer.cpp:76]   --->   Operation 146 'store' 'store_ln76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_61 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 147 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.02ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', HLS_Project/neural_layer.cpp:74) on local variable 'i' [13]  (0 ns)
	'add' operation ('i', HLS_Project/neural_layer.cpp:74) [16]  (2.08 ns)
	'store' operation ('store_ln74', HLS_Project/neural_layer.cpp:74) of variable 'i', HLS_Project/neural_layer.cpp:74 on local variable 'i' [29]  (1.59 ns)
	blocking operation 0.352 ns on control path)

 <State 2>: 8.53ns
The critical path consists of the following:
	'load' operation ('t') on array 'resArray_V' [22]  (3.25 ns)
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 3>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 4>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 5>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 6>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 7>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 8>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 9>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 10>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 11>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 12>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 13>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 14>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 15>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 16>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 17>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 18>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 19>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 20>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 21>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 22>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 23>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 24>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 25>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 26>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 27>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 28>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 29>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 30>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 31>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 32>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 33>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 34>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 35>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 36>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 37>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 38>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 39>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 40>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 41>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 42>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 43>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 44>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 45>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 46>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 47>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 48>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 49>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 50>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 51>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 52>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 53>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 54>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 55>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 56>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 57>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 58>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 59>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 60>: 5.27ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)

 <State 61>: 8.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [25]  (5.27 ns)
	'store' operation ('store_ln76', HLS_Project/neural_layer.cpp:76) of variable 'trunc_ln717' on array 'output_r' [28]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
