

================================================================
== Vitis HLS Report for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2'
================================================================
* Date:           Thu Sep 21 21:26:34 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        4|     4099|  13.332 ns|  13.662 us|    4|  4099|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1127_2  |        2|     4097|         3|          1|          1|  1 ~ 4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_2 = alloca i32 1"   --->   Operation 6 'alloca' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%div_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %div"   --->   Operation 7 'read' 'div_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1127_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sext_ln1127"   --->   Operation 8 'read' 'sext_ln1127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1127_cast = sext i28 %sext_ln1127_read"   --->   Operation 9 'sext' 'sext_ln1127_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes_plane12, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mm_video, void @empty_0, i32 0, i32 0, void @empty_1, i32 100, i32 2073600, void @empty_2, void @empty_26, void @empty_1, i32 16, i32 4, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes_plane12, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %x_2"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc59"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x = load i12 %x_2" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127]   --->   Operation 15 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.97ns)   --->   "%icmp_ln1127 = icmp_eq  i12 %x, i12 %div_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127]   --->   Operation 16 'icmp' 'icmp_ln1127' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%add_ln1127 = add i12 %x, i12 1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127]   --->   Operation 17 'add' 'add_ln1127' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1127 = br i1 %icmp_ln1127, void %for.inc59.split, void %for.end61.loopexit.exitStub" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127]   --->   Operation 18 'br' 'br_ln1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln1127 = store i12 %add_ln1127, i12 %x_2" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127]   --->   Operation 19 'store' 'store_ln1127' <Predicate = (!icmp_ln1127)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%mm_video_addr = getelementptr i128 %mm_video, i32 %sext_ln1127_cast" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127]   --->   Operation 20 'getelementptr' 'mm_video_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 4096, i64 0"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.21ns)   --->   "%fb_pix = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %bytePlanes_plane12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'fb_pix' <Predicate = (!icmp_ln1127)> <Delay = 1.21> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 480> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln1127)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln1129 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1129]   --->   Operation 23 'specpipeline' 'specpipeline_ln1129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln1127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127]   --->   Operation 24 'specloopname' 'specloopname_ln1127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.43ns)   --->   "%write_ln1133 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %mm_video_addr, i128 %fb_pix, i16 65535" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1133]   --->   Operation 25 'write' 'write_ln1133' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1127 = br void %for.inc59" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127]   --->   Operation 26 'br' 'br_ln1127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mm_video]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln1127]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ div]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytePlanes_plane12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_2                   (alloca           ) [ 0100]
div_read              (read             ) [ 0000]
sext_ln1127_read      (read             ) [ 0000]
sext_ln1127_cast      (sext             ) [ 0110]
specmemcore_ln0       (specmemcore      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
x                     (load             ) [ 0000]
icmp_ln1127           (icmp             ) [ 0110]
add_ln1127            (add              ) [ 0000]
br_ln1127             (br               ) [ 0000]
store_ln1127          (store            ) [ 0000]
mm_video_addr         (getelementptr    ) [ 0101]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
fb_pix                (read             ) [ 0101]
specpipeline_ln1129   (specpipeline     ) [ 0000]
specloopname_ln1127   (specloopname     ) [ 0000]
write_ln1133          (write            ) [ 0000]
br_ln1127             (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mm_video">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_video"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln1127">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1127"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="div">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bytePlanes_plane12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes_plane12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="x_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="div_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="12" slack="0"/>
<pin id="77" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln1127_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="28" slack="0"/>
<pin id="82" dir="0" index="1" bw="28" slack="0"/>
<pin id="83" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1127_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="fb_pix_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="128" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fb_pix/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln1133_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="1"/>
<pin id="95" dir="0" index="2" bw="128" slack="1"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1133/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln1127_cast_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="28" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1127_cast/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln0_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="x_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln1127_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="12" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1127/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln1127_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1127/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln1127_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="12" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1127/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mm_video_addr_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="128" slack="0"/>
<pin id="131" dir="0" index="1" bw="28" slack="1"/>
<pin id="132" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mm_video_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="x_2_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="sext_ln1127_cast_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1127_cast "/>
</bind>
</comp>

<comp id="146" class="1005" name="icmp_ln1127_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1127 "/>
</bind>
</comp>

<comp id="150" class="1005" name="mm_video_addr_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="128" slack="1"/>
<pin id="152" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mm_video_addr "/>
</bind>
</comp>

<comp id="155" class="1005" name="fb_pix_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="128" slack="1"/>
<pin id="157" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="fb_pix "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="58" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="66" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="68" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="103"><net_src comp="80" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="74" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="70" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="140"><net_src comp="134" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="144"><net_src comp="100" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="149"><net_src comp="112" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="129" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="158"><net_src comp="86" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="92" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mm_video | {3 }
 - Input state : 
	Port: Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 : sext_ln1127 | {1 }
	Port: Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 : div | {1 }
	Port: Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 : bytePlanes_plane12 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		x : 1
		icmp_ln1127 : 2
		add_ln1127 : 2
		br_ln1127 : 3
		store_ln1127 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |      add_ln1127_fu_118      |    0    |    19   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln1127_fu_112     |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |     div_read_read_fu_74     |    0    |    0    |
|   read   | sext_ln1127_read_read_fu_80 |    0    |    0    |
|          |      fb_pix_read_fu_86      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln1133_write_fu_92  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |   sext_ln1127_cast_fu_100   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    31   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     fb_pix_reg_155     |   128  |
|   icmp_ln1127_reg_146  |    1   |
|  mm_video_addr_reg_150 |   128  |
|sext_ln1127_cast_reg_141|   32   |
|       x_2_reg_134      |   12   |
+------------------------+--------+
|          Total         |   301  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   31   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   301  |    -   |
+-----------+--------+--------+
|   Total   |   301  |   31   |
+-----------+--------+--------+
