

Implementation tool: Xilinx Vivado v.2025.1
Project:             wGenerator
Solution:            hls
Device target:       xa7s6-cpga196-2I
Report date:         Wed Jul 16 02:51:34 -0400 2025

#=== Post-Implementation Resource usage ===
SLICE:           61
LUT:            176
FF:             142
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      2.597
CP achieved post-implementation: 3.048
Timing met
