---
title: "Paper Title (use style: paper title)"
layout: default-foundation-20210515
date: 2025-08-13
tags: [5nm FinFet CZ]
---

- I. Introduction  
- II. 5nm FinFET Technology Node  
  - Device Structure and Parameters  
  - Minimal Energy Point in Near-Threshold Operation  
- III. Creating Standard Cells  
  - Inverter Sizing  
  - Stack Sizing of FinFET Logic Cells  
  - Combinational and Sequential Logic Cell Sizing  
- IV. Standard Cell Library Characterization  
  - A. Liberty-format Standard Cell Library  
  - B. Library Characterization  
    - Timing Parameters  
    - Power Parameters  
    - Input Capacitance  
- V. Synthesis Results  
  - Combinational Benchmark Results  
  - Sequential Benchmark Results  
  - Energy vs. Delay Analysis  
- VI. Conclusion  
- References
