{
    "vtr/and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "and_latch.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 19.8,
        "techmap_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "vtr/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 77.9,
        "exec_time(ms)": 2661.8,
        "techmap_time(ms)": 2643.7,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 25912,
        "latch": 4692,
        "Adder": 390,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 5491,
        "Average Path": 5,
        "Estimated LUTs": 26612,
        "Total Node": 32187
    },
    "vtr/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 416.3,
        "exec_time(ms)": 12615.4,
        "techmap_time(ms)": 12597.2,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 81481,
        "latch": 5140,
        "Adder": 2511,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 2149,
        "Average Path": 5,
        "Estimated LUTs": 93220,
        "Total Node": 89144
    },
    "vtr/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 41.6,
        "exec_time(ms)": 523.1,
        "techmap_time(ms)": 504.9,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 18245,
        "latch": 552,
        "Adder": 3689,
        "generic logic size": 4,
        "Longest Path": 506,
        "Average Path": 4,
        "Estimated LUTs": 19640,
        "Total Node": 22487
    },
    "vtr/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 434.5,
        "techmap_time(ms)": 416.5,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 193,
        "logic element": 4141,
        "latch": 889,
        "Adder": 136,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 421,
        "Average Path": 4,
        "Estimated LUTs": 4435,
        "Total Node": 5199
    },
    "vtr/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 55.5,
        "techmap_time(ms)": 37.1,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 437,
        "latch": 207,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 3,
        "Estimated LUTs": 462,
        "Total Node": 653
    },
    "vtr/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 58.2,
        "techmap_time(ms)": 40.1,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 551,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 126,
        "Average Path": 4,
        "Estimated LUTs": 561,
        "Total Node": 882
    },
    "vtr/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 46.4,
        "techmap_time(ms)": 28,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 351,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 4,
        "Estimated LUTs": 361,
        "Total Node": 585
    },
    "vtr/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU32PEEng.blif",
        "max_rss(MiB)": 883.2,
        "exec_time(ms)": 44349.3,
        "techmap_time(ms)": 44331,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 182766,
        "latch": 25893,
        "Adder": 13855,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 5215,
        "Average Path": 4,
        "Estimated LUTs": 193532,
        "Total Node": 227798
    },
    "vtr/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU64PEEng.blif",
        "max_rss(MiB)": 1740.9,
        "exec_time(ms)": 89451.2,
        "techmap_time(ms)": 89433.2,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 355588,
        "latch": 49581,
        "Adder": 25948,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 5260,
        "Average Path": 4,
        "Estimated LUTs": 376435,
        "Total Node": 441554
    },
    "vtr/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 241.9,
        "exec_time(ms)": 11104.6,
        "techmap_time(ms)": 11086.3,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 53046,
        "latch": 7877,
        "Adder": 4749,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 5146,
        "Average Path": 4,
        "Estimated LUTs": 56403,
        "Total Node": 67090
    },
    "vtr/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mcml.blif",
        "max_rss(MiB)": 649.3,
        "exec_time(ms)": 32168.3,
        "techmap_time(ms)": 32149.8,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 184107,
        "latch": 51903,
        "Adder": 27358,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 19909,
        "Average Path": 4,
        "Estimated LUTs": 192917,
        "Total Node": 263744
    },
    "vtr/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkDelayWorker32B.blif",
        "max_rss(MiB)": 68.4,
        "exec_time(ms)": 1918.8,
        "techmap_time(ms)": 1900.6,
        "Latch Drivers": 1,
        "Pi": 505,
        "Po": 553,
        "logic element": 13647,
        "latch": 3383,
        "Adder": 768,
        "Memory": 1074,
        "generic logic size": 4,
        "Longest Path": 314,
        "Average Path": 4,
        "Estimated LUTs": 13971,
        "Total Node": 18873
    },
    "vtr/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 211.9,
        "techmap_time(ms)": 193.7,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 515,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 98,
        "Average Path": 4,
        "Estimated LUTs": 515,
        "Total Node": 1512
    },
    "vtr/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 23.4,
        "exec_time(ms)": 515.7,
        "techmap_time(ms)": 497.4,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 5749,
        "latch": 1054,
        "Adder": 344,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 388,
        "Average Path": 4,
        "Estimated LUTs": 5880,
        "Total Node": 7301
    },
    "vtr/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_output_and_latch.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 23.9,
        "techmap_time(ms)": 5.6,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 1,
        "logic element": 3,
        "latch": 3,
        "Adder": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "vtr/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_reader_writer.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 26.8,
        "techmap_time(ms)": 8.7,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 1,
        "logic element": 58,
        "latch": 11,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 58,
        "Total Node": 79
    },
    "vtr/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_separate_and_latch.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 19.8,
        "techmap_time(ms)": 1.8,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 6
    },
    "vtr/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 29.2,
        "exec_time(ms)": 630.6,
        "techmap_time(ms)": 612.4,
        "Latch Drivers": 1,
        "Pi": 384,
        "Po": 394,
        "logic element": 7114,
        "latch": 756,
        "Adder": 562,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1780,
        "Average Path": 5,
        "Estimated LUTs": 7476,
        "Total Node": 8498
    },
    "vtr/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 20.7,
        "exec_time(ms)": 398.5,
        "techmap_time(ms)": 380.3,
        "Latch Drivers": 1,
        "Pi": 235,
        "Po": 305,
        "logic element": 2716,
        "latch": 1053,
        "Adder": 413,
        "Multiplier": 15,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 111,
        "Average Path": 4,
        "Estimated LUTs": 2775,
        "Total Node": 4219
    },
    "vtr/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 151.9,
        "techmap_time(ms)": 133.5,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4838,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2427,
        "Average Path": 4,
        "Estimated LUTs": 5061,
        "Total Node": 6058
    },
    "vtr/single_ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/single_ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "single_ff.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 19.3,
        "techmap_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "vtr/single_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/single_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "single_wire.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 18.1,
        "techmap_time(ms)": 0.2,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "vtr/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 330.1,
        "techmap_time(ms)": 311.9,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 2656,
        "latch": 352,
        "Adder": 62,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 825,
        "Average Path": 4,
        "Estimated LUTs": 2920,
        "Total Node": 3200
    },
    "vtr/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 60.7,
        "exec_time(ms)": 896.2,
        "techmap_time(ms)": 877.9,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 197,
        "logic element": 8981,
        "latch": 12215,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 168,
        "Average Path": 4,
        "Estimated LUTs": 9125,
        "Total Node": 24012
    },
    "vtr/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 88,
        "exec_time(ms)": 1599.4,
        "techmap_time(ms)": 1581,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 11231,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 200,
        "Average Path": 4,
        "Estimated LUTs": 11258,
        "Total Node": 25189
    },
    "vtr/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 107.9,
        "exec_time(ms)": 1640.7,
        "techmap_time(ms)": 1622.3,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10247,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 138,
        "Average Path": 4,
        "Estimated LUTs": 10261,
        "Total Node": 39870
    },
    "vtr/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 95.4,
        "techmap_time(ms)": 77.3,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1140,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 74,
        "Average Path": 4,
        "Estimated LUTs": 1453,
        "Total Node": 1269
    },
    "vtr/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "tpu.16x16.int8.blif",
        "max_rss(MiB)": 194.2,
        "exec_time(ms)": 4012.3,
        "techmap_time(ms)": 3994.2,
        "Latch Drivers": 2,
        "Pi": 353,
        "Po": 289,
        "logic element": 39586,
        "latch": 18936,
        "Adder": 4892,
        "Multiplier": 288,
        "Memory": 256,
        "generic logic size": 4,
        "Longest Path": 1563,
        "Average Path": 4,
        "Estimated LUTs": 40683,
        "Total Node": 63960
    },
    "vtr/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "tpu.32x32.int8.blif",
        "max_rss(MiB)": 689.5,
        "exec_time(ms)": 14784.1,
        "techmap_time(ms)": 14766,
        "Latch Drivers": 2,
        "Pi": 641,
        "Po": 545,
        "logic element": 133596,
        "latch": 70104,
        "Adder": 18245,
        "Multiplier": 1088,
        "Memory": 512,
        "generic logic size": 4,
        "Longest Path": 3981,
        "Average Path": 4,
        "Estimated LUTs": 136646,
        "Total Node": 223547
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
