Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Mon May 30 10:01:22 2022


Cell Usage:
GTP_CLKBUFG                   5 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                     113 uses
GTP_DFF_C                   512 uses
GTP_DFF_CE                  767 uses
GTP_DFF_E                    20 uses
GTP_DFF_P                    24 uses
GTP_DFF_PE                   39 uses
GTP_DFF_R                     3 uses
GTP_DLL                       2 uses
GTP_DRM18K                    4 uses
GTP_GRS                       1 use
GTP_INV                      56 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     26 uses
GTP_LUT2                    211 uses
GTP_LUT3                    391 uses
GTP_LUT4                    272 uses
GTP_LUT5                    427 uses
GTP_LUT5CARRY               772 uses
GTP_LUT5M                   124 uses
GTP_MUX2LUT6                 29 uses
GTP_OSERDES                  54 uses
GTP_PLL_E1                    2 uses
GTP_ROM128X1                 41 uses
GTP_ROM256X1                 44 uses
bmsKEEPBUF                  188 uses

I/O ports: 88
GTP_INBUF                  18 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  18 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 11 uses
GTP_OUTBUFT                36 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 2739 of 17536 (15.62%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 2739
Total Registers: 1478 of 26304 (5.62%)
Total Latches: 0

DRM18K:
Total DRM18K = 4.0 of 48 (8.33%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 91 of 240 (37.92%)


Number of unique control sets : 98
  CLK(sys_clk_g)                                   : 3
  CLK(cmos_pclk_g)                                 : 8
  CLK(video_clk5x)                                 : 38
  CLK(video_clk)                                   : 64
  CLK(axi_clk), CE(u_aq_axi_master.N540)           : 1
  CLK(video_clk), CE(nt_rst_n)                     : 3
  CLK(~sys_clk_g), CE(sd_card_weight_inst.pt_read_m0.N451)     : 8
  CLK(~sys_clk_g), CE(sd_card_weight_inst.pt_read_m0.N475)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn)      : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n)    : 11
  CLK(sys_clk_g), C(~ddr_init_done)                : 17
  CLK(cmos_pclk_g), C(~nt_rst_n)                   : 21
  CLK(cmos_pclk_g), C(frame_read_write_m0.write_fifo_aclr)     : 28
  CLK(video_clk), CP(frame_read_write_m0.read_fifo_aclr)       : 28
      CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr)    : 27
      CLK(video_clk), P(frame_read_write_m0.read_fifo_aclr)    : 1
  CLK(axi_clk), C(~nt_rst_n)                       : 32
  CLK(sys_clk_g), CP(~ddr_init_done)               : 35
      CLK(sys_clk_g), C(~ddr_init_done)            : 28
      CLK(sys_clk_g), P(~ddr_init_done)            : 7
  CLK(axi_clk), C(frame_read_write_m0.read_fifo_aclr)    : 37
  CLK(axi_clk), CP(frame_read_write_m0.write_fifo_aclr)        : 37
      CLK(axi_clk), C(frame_read_write_m0.write_fifo_aclr)     : 36
      CLK(axi_clk), P(frame_read_write_m0.write_fifo_aclr)     : 1
  CLK(~sys_clk_g), CP(~nt_rst_n)                   : 40
      CLK(~sys_clk_g), C(~nt_rst_n)                : 35
      CLK(~sys_clk_g), P(~nt_rst_n)                : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n)         : 52
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n)      : 46
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n)      : 6
  CLK(video_clk), C(~nt_rst_n)                     : 82
  CLK(sys_clk_g), CP(~nt_rst_n)                    : 113
      CLK(sys_clk_g), C(~nt_rst_n)                 : 109
      CLK(sys_clk_g), P(~nt_rst_n)                 : 4
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N507)   : 2
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master._N2)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done)        : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done)     : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244)           : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244)  : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N310)     : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N316)     : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394)          : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394)       : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394)       : 1
  CLK(sys_clk_g), P(~nt_rst_n), CE(u_key_top.N126)       : 3
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_decode.uart_rx_inst.N181)  : 3
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_decode.uart_tx_inst.N163)  : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl.N23)    : 3
  CLK(~sys_clk_g), CP(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N420)        : 3
      CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N420)     : 2
      CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N420)     : 1
  CLK(cmos_pclk_g), C(~nt_rst_n), CE(cmos_write_req_gen_m0.N6)       : 4
  CLK(sys_clk_g), CP(~ddr_init_done), CE(i2c_config_m0.N67)          : 4
      CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.N67)       : 3
      CLK(sys_clk_g), P(~ddr_init_done), CE(i2c_config_m0.N67)       : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_decode.N668)   : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 4
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)    : 3
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)    : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0])  : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403)     : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110)       : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3)   : 5
  CLK(axi_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)        : 6
      CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)     : 5
      CLK(axi_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)     : 1
  CLK(axi_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N512)        : 6
      CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N512)     : 5
      CLK(axi_clk), P(~nt_rst_n), CE(u_aq_axi_master.N512)     : 1
  CLK(sys_clk_g), P(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259)   : 6
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N160)   : 6
  CLK(axi_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)         : 7
      CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)      : 6
      CLK(axi_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)      : 1
  CLK(axi_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N460)        : 7
      CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N460)     : 6
      CLK(axi_clk), P(~nt_rst_n), CE(u_aq_axi_master.N460)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383)    : 7
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N500)   : 8
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N536)   : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_decode.N661)   : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_decode.uart_rx_inst.N60)   : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_decode.uart_tx_inst.N70)   : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos)       : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N359)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N362)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N290)  : 8
  CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N432)  : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N171)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N177)   : 8
  CLK(axi_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull)      : 9
  CLK(axi_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)   : 9
  CLK(sys_clk_g), CP(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)           : 9
      CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)  : 8
      CLK(sys_clk_g), P(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)  : 1
  CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0._N6)     : 10
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N357)   : 10
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N462)  : 10
  CLK(~sys_clk_g), CP(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N230)        : 10
      CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N230)     : 9
      CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N230)     : 1
  CLK(cmos_pclk_g), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)      : 11
  CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)      : 11
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)           : 11
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)  : 10
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)  : 1
  CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty)   : 11
  CLK(video_clk), C(~nt_rst_n), CE(video_timing_data_m0.color_bar_m0.N231)       : 12
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N211)    : 16
  CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)   : 16
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355)     : 16
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N418)  : 16
  CLK(~sys_clk_g), CP(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N454)       : 17
      CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N454)    : 16
      CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N454)    : 1
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N193)    : 18
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N177)   : 18
  CLK(sys_clk_g), CP(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)        : 18
      CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 17
      CLK(sys_clk_g), P(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 1
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N182)    : 20
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)   : 20
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N475)   : 21
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N587)   : 21
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master._N14)   : 29
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master._N23)   : 29
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N444)   : 32
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.ax_debounce_m0.N65)      : 32
  CLK(~sys_clk_g), CP(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N436)        : 32
      CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N436)     : 26
      CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N436)     : 6
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N288)   : 32
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N270)   : 42
  CLK(video_clk5x), R(dvi_encoder_m0.serdes_4b_10to1_m0.N100[4])     : 3


Number of DFF:CE Signals : 79
  u_aq_axi_master.N540(from GTP_LUT2:Z)            : 1
  u_aq_axi_master.N507(from GTP_LUT2:Z)            : 2
  u_aq_axi_master._N2(from GTP_LUT2:Z)             : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104(from GTP_LUT5:Z)     : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done(from GTP_DFF_C:Q)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244(from GTP_LUT2:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N310(from GTP_LUT5:Z)   : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N316(from GTP_LUT5:Z)   : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394(from GTP_LUT2:Z)   : 2
  nt_rst_n(from GTP_INBUF:O)                       : 3
  sd_card_weight_inst.pt_read_m0.N420(from GTP_LUT5M:Z)  : 3
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl.N23(from GTP_LUT5:Z)  : 3
  u_key_top.N126(from GTP_LUT4:Z)                  : 3
  u_uart_decode.uart_rx_inst.N181(from GTP_LUT2:Z)       : 3
  u_uart_decode.uart_tx_inst.N163(from GTP_LUT2:Z)       : 3
  cmos_write_req_gen_m0.N6(from GTP_LUT2:Z)        : 4
  i2c_config_m0.N67(from GTP_LUT5:Z)               : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77(from GTP_LUT5:Z)      : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0](from GTP_LUT3:Z)      : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403(from GTP_LUT3:Z)   : 4
  u_uart_decode.N668(from GTP_LUT5:Z)              : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110(from GTP_LUT5:Z)     : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3(from GTP_LUT4:Z)       : 5
  frame_read_write_m0.frame_fifo_write_m0.N147(from GTP_LUT5:Z)      : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259(from GTP_LUT5:Z)       : 6
  sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N160(from GTP_LUT2:Z)   : 6
  u_aq_axi_master.N512(from GTP_LUT5:Z)            : 6
  frame_read_write_m0.frame_fifo_read_m0.N163(from GTP_LUT4:Z)       : 7
  u_aq_axi_master.N460(from GTP_LUT5:Z)            : 7
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383(from GTP_LUT5:Z)      : 7
  sd_card_weight_inst.pt_read_m0.N359(from GTP_LUT4:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N362(from GTP_LUT4:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N451(from GTP_LUT4:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N475(from GTP_LUT4:Z)   : 8
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N290(from GTP_LUT2:Z)  : 8
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N432(from GTP_LUT5:Z)  : 8
  sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N171(from GTP_LUT5:Z)   : 8
  sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N177(from GTP_LUT4:Z)   : 8
  u_aq_axi_master.N500(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N536(from GTP_LUT5:Z)            : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358(from GTP_LUT4:Z)   : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368(from GTP_LUT5:Z)   : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374(from GTP_LUT5:Z)   : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos(from GTP_LUT2:Z)     : 8
  u_uart_decode.N661(from GTP_LUT4:Z)              : 8
  u_uart_decode.uart_rx_inst.N60(from GTP_LUT2:Z)  : 8
  u_uart_decode.uart_tx_inst.N70(from GTP_LUT2:Z)  : 8
  i2c_config_m0.i2c_master_top_m0.byte_controller.N163(from GTP_LUT5:Z)    : 9
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 9
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 9
  i2c_config_m0._N6(from GTP_LUT2:Z)               : 10
  sd_card_weight_inst.pt_read_m0.N357(from GTP_LUT4:Z)   : 10
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N462(from GTP_LUT2:Z)  : 10
  sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N230(from GTP_LUT5:Z)   : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226(from GTP_LUT4:Z)    : 11
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 11
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 11
  video_timing_data_m0.color_bar_m0.N231(from GTP_LUT5:Z)      : 12
  frame_read_write_m0.frame_fifo_read_m0.N211(from GTP_LUT4:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT5:Z)       : 16
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N418(from GTP_LUT5:Z)  : 16
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355(from GTP_LUT4:Z)   : 16
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N454(from GTP_LUT2:Z)  : 17
  frame_read_write_m0.frame_fifo_read_m0.N193(from GTP_LUT3:Z)       : 18
  frame_read_write_m0.frame_fifo_write_m0.N177(from GTP_LUT3:Z)      : 18
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18
  frame_read_write_m0.frame_fifo_read_m0.N182(from GTP_LUT4:Z)       : 20
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT4:Z)      : 20
  u_aq_axi_master.N475(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N587(from GTP_LUT3:Z)            : 21
  u_aq_axi_master._N14(from GTP_LUT5:Z)            : 29
  u_aq_axi_master._N23(from GTP_LUT5:Z)            : 29
  sd_card_weight_inst.ax_debounce_m0.N65(from GTP_LUT3:Z)      : 32
  sd_card_weight_inst.pt_read_m0.N436(from GTP_LUT5:Z)   : 32
  sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N288(from GTP_LUT2:Z)   : 32
  u_aq_axi_master.N444(from GTP_LUT5:Z)            : 32
  sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N270(from GTP_LUT5M:Z)  : 42

Number of DFF:CLK Signals : 7
  video_clk5x(from GTP_CLKBUFG:CLKOUT)             : 41
  cmos_pclk_g(from GTP_CLKBUFG:CLKOUT)             : 72
  u_ipsl_hmic_h_top.pll_pclk(from GTP_PLL_E1:CLKOUT1)    : 177
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 200
  sys_clk_g(from GTP_CLKBUFG:CLKOUT)               : 279
  ~sys_clk_g(from GTP_INV:Z)                       : 314
  axi_clk(from GTP_PLL_E1:CLKOUT3)                 : 395

Number of DFF:CP Signals : 7
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn(from GTP_INV:Z)  : 10
  ~ddr_init_done(from GTP_INV:Z)                   : 31
  frame_read_write_m0.read_fifo_aclr(from GTP_DFF_C:Q)   : 85
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 85
  ~ddr_init_done(from GTP_INV:Z)                   : 95
  ~u_ipsl_hmic_h_top.global_reset_n(from GTP_INV:Z)      : 137
  ~nt_rst_n(from GTP_INV:Z)                        : 899

Number of DFF:RS Signals : 1
  dvi_encoder_m0.serdes_4b_10to1_m0.N100[4](from GTP_DFF_R:Q)  : 3

Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                    | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                 | 2739     | 1478     | 0                   | 0       | 4       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 91     | 1           | 0           | 2            | 0        | 772           | 29           | 0            | 0            | 0       | 2       | 0        | 0          | 0             | 1         | 0        | 5        
| + video_pll_m0                      | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_aq_axi_master                   | 316      | 172      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 148           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + lut_ov5640_rgb565_1024_768_m0     | 355      | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos_write_req_gen_m0             | 4        | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos_8_16bit_m0                   | 19       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + dvi_encoder_m0                    | 286      | 148      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 87            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serdes_4b_10to1_m0              | 48       | 41       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encr                            | 82       | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encg                            | 77       | 31       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encb                            | 79       | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m0               | 410      | 301      | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 186           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0             | 98       | 56       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 45            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0              | 122      | 75       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 61            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                        | 94       | 85       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128 | 94       | 85       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram               | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl            | 94       | 85       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                       | 96       | 85       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512 | 96       | 85       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram               | 1        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl            | 95       | 85       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + i2c_config_m0                     | 191      | 129      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 40            | 10           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + i2c_master_top_m0               | 175      | 114      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 10           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + byte_controller               | 133      | 97       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bit_controller              | 83       | 72       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + sd_card_weight_inst               | 440      | 314      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 136           | 14           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + pt_read_m0                      | 72       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ax_debounce_m0                  | 45       | 37       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + sd_card_top_m0                  | 323      | 197      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 62            | 14           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + spi_master_m0                 | 59       | 44       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sd_card_sec_read_write_m0     | 69       | 89       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sd_card_cmd_m0                | 195      | 64       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 14           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ipsl_hmic_h_top                 | 404      | 177      | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 54     | 1           | 0           | 2            | 0        | 73            | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll_50_400                    | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_ddrc_top          | 243      | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 1         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrc_reset_ctrl             | 243      | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrc_apb_reset            | 179      | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_phy_top           | 161      | 152      | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54     | 1           | 0           | 2            | 0        | 66            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_phy_io                      | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54     | 1           | 0           | 2            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_update_ctrl          | 96       | 97       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_training_ctrl        | 6        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_reset_ctrl           | 45       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_dll_update_ctrl      | 13       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_top                         | 115      | 59       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_1                         | 53       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_0                         | 53       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_decode                     | 138      | 91       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 36            | 5            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + uart_tx_inst                    | 44       | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 1            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + uart_rx_inst                    | 54       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_timing_data_m0              | 60       | 54       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + color_bar_m0                    | 43       | 31       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               593           2  {sys_clk}
 coms_pclk                10.000       {0 5}          Declared                74           0  {cmos_pclk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          15.384       {0 7.692}      Generated (sys_clk)    202           0  {video_pll_m0/u_pll_e1/CLKOUT0}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          3.076        {0 1.538}      Generated (sys_clk)     57           0  {video_pll_m0/u_pll_e1/CLKOUT1}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    393           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    179           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     133.458 MHz         20.000          7.493         12.507
 coms_pclk                  100.000 MHz     270.709 MHz         10.000          3.694          6.306
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                             65.003 MHz     194.553 MHz         15.384          5.140         10.244
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                            325.098 MHz     495.050 MHz          3.076          2.020          1.056
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     182.349 MHz         10.000          5.484          4.516
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     156.838 MHz         20.000          6.376         13.624
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz     791.139 MHz          2.500          1.264          1.236
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.507       0.000              0            966
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     15.051       0.000              0              1
 coms_pclk              coms_pclk                    6.306       0.000              0            109
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.751       0.000              0             10
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    10.244       0.000              0            236
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.456     -86.130             42             42
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     1.056       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.125     -31.320             28             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     4.516       0.000              0            902
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    12.219       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.911      -8.471             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.624       0.000              0            349
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.300       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.236       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     5.195       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.654       0.000              0            966
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      4.786       0.000              0              1
 coms_pclk              coms_pclk                    0.654       0.000              0            109
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    3.841       0.000              0             10
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.654       0.000              0            236
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.533       0.000              0             42
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.878       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.726       0.000              0             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.617       0.000              0            902
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.733     -37.938             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.475       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.654       0.000              0            349
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     3.274       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.045       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.829     -15.239              9              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     14.978       0.000              0            126
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.904       0.000              0             41
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.004     -72.219             41             41
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.021       0.000              0             89
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.088       0.000              0            147
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      4.864       0.000              0            126
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.671       0.000              0             41
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     1.383       0.000              0             41
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.484       0.000              0             89
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     1.159       0.000              0            147
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.279       0.000              0            593
 coms_pclk                                           4.001       0.000              0             74
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     6.794       0.000              0            202
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.021       0.000              0             57
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                                                   498.293       0.000              0              1
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            393
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.750       0.000              0            179
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                                                   498.483       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/cycle_cnt[12]/CLK (GTP_DFF_C)
Endpoint    : u_uart_decode/uart_rx_inst/cycle_cnt[15]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[12]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_uart_decode/uart_rx_inst/cycle_cnt[12]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         u_uart_decode/uart_rx_inst/cycle_cnt [12]
                                                                                   u_uart_decode/uart_rx_inst/N146_19/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       u_uart_decode/uart_rx_inst/N146_19/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         u_uart_decode/uart_rx_inst/_N6301
                                                                                   u_uart_decode/uart_rx_inst/N146_22/I0 (GTP_LUT5)
                                   td                    0.206       5.369 f       u_uart_decode/uart_rx_inst/N146_22/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       5.922         u_uart_decode/uart_rx_inst/_N5025
                                                                                   u_uart_decode/uart_rx_inst/N146_17/I1 (GTP_LUT2)
                                   td                    0.174       6.096 f       u_uart_decode/uart_rx_inst/N146_17/Z (GTP_LUT2)
                                   net (fanout=9)        0.594       6.690         u_uart_decode/uart_rx_inst/N146
                                                                                   u_uart_decode/uart_rx_inst/N28_8/I3 (GTP_LUT4)
                                   td                    0.174       6.864 f       u_uart_decode/uart_rx_inst/N28_8/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       7.398         u_uart_decode/uart_rx_inst/N28
                                                                                   u_uart_decode/uart_rx_inst/N52_4[0]/I4 (GTP_LUT5)
                                   td                    0.174       7.572 f       u_uart_decode/uart_rx_inst/N52_4[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.942         u_uart_decode/uart_rx_inst/_N2779
                                                                                   u_uart_decode/uart_rx_inst/N52_6[0]/ID (GTP_LUT5M)
                                   td                    0.235       8.177 f       u_uart_decode/uart_rx_inst/N52_6[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       8.547         u_uart_decode/uart_rx_inst/next_state [0]
                                                                                   u_uart_decode/uart_rx_inst/N58.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.228       8.775 f       u_uart_decode/uart_rx_inst/N58.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.775         u_uart_decode/uart_rx_inst/u_uart_decode/uart_rx_inst/N58.co [0]
                                                                                   u_uart_decode/uart_rx_inst/N58.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.991 f       u_uart_decode/uart_rx_inst/N58.eq_1/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.482       9.473         u_uart_decode/uart_rx_inst/N58
                                                                                   u_uart_decode/uart_rx_inst/N109/I2 (GTP_LUT3)
                                   td                    0.174       9.647 f       u_uart_decode/uart_rx_inst/N109/Z (GTP_LUT3)
                                   net (fanout=16)       0.653      10.300         u_uart_decode/uart_rx_inst/N109
                                                                                   u_uart_decode/uart_rx_inst/N112_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228      10.528 f       u_uart_decode/uart_rx_inst/N112_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.528         u_uart_decode/uart_rx_inst/_N1564
                                                                                   u_uart_decode/uart_rx_inst/N112_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.560 r       u_uart_decode/uart_rx_inst/N112_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.560         u_uart_decode/uart_rx_inst/_N1565
                                                                                   u_uart_decode/uart_rx_inst/N112_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.592 r       u_uart_decode/uart_rx_inst/N112_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.592         u_uart_decode/uart_rx_inst/_N1566
                                                                                   u_uart_decode/uart_rx_inst/N112_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.624 r       u_uart_decode/uart_rx_inst/N112_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.624         u_uart_decode/uart_rx_inst/_N1567
                                                                                   u_uart_decode/uart_rx_inst/N112_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.656 r       u_uart_decode/uart_rx_inst/N112_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.656         u_uart_decode/uart_rx_inst/_N1568
                                                                                   u_uart_decode/uart_rx_inst/N112_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.688 r       u_uart_decode/uart_rx_inst/N112_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.688         u_uart_decode/uart_rx_inst/_N1569
                                                                                   u_uart_decode/uart_rx_inst/N112_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.720 r       u_uart_decode/uart_rx_inst/N112_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.720         u_uart_decode/uart_rx_inst/_N1570
                                                                                   u_uart_decode/uart_rx_inst/N112_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.752 r       u_uart_decode/uart_rx_inst/N112_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.752         u_uart_decode/uart_rx_inst/_N1571
                                                                                   u_uart_decode/uart_rx_inst/N112_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.784 r       u_uart_decode/uart_rx_inst/N112_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.784         u_uart_decode/uart_rx_inst/_N1572
                                                                                   u_uart_decode/uart_rx_inst/N112_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.816 r       u_uart_decode/uart_rx_inst/N112_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.816         u_uart_decode/uart_rx_inst/_N1573
                                                                                   u_uart_decode/uart_rx_inst/N112_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.848 r       u_uart_decode/uart_rx_inst/N112_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.848         u_uart_decode/uart_rx_inst/_N1574
                                                                                   u_uart_decode/uart_rx_inst/N112_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.880 r       u_uart_decode/uart_rx_inst/N112_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.880         u_uart_decode/uart_rx_inst/_N1575
                                                                                   u_uart_decode/uart_rx_inst/N112_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.912 r       u_uart_decode/uart_rx_inst/N112_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.912         u_uart_decode/uart_rx_inst/_N1576
                                                                                   u_uart_decode/uart_rx_inst/N112_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.944 r       u_uart_decode/uart_rx_inst/N112_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.944         u_uart_decode/uart_rx_inst/_N1577
                                                                                   u_uart_decode/uart_rx_inst/N112_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.976 r       u_uart_decode/uart_rx_inst/N112_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.976         u_uart_decode/uart_rx_inst/_N1578
                                                                                   u_uart_decode/uart_rx_inst/N112_16/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.192 f       u_uart_decode/uart_rx_inst/N112_16/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.192         u_uart_decode/uart_rx_inst/N184 [15]
                                                                           f       u_uart_decode/uart_rx_inst/cycle_cnt[15]/D (GTP_DFF_C)

 Data arrival time                                                  11.192         Logic Levels: 25 
                                                                                   Logic: 3.059ns(41.193%), Route: 4.367ns(58.807%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[15]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.017      23.699                          

 Data required time                                                 23.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.699                          
 Data arrival time                                                 -11.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/cycle_cnt[12]/CLK (GTP_DFF_C)
Endpoint    : u_uart_decode/uart_rx_inst/cycle_cnt[14]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[12]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_uart_decode/uart_rx_inst/cycle_cnt[12]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         u_uart_decode/uart_rx_inst/cycle_cnt [12]
                                                                                   u_uart_decode/uart_rx_inst/N146_19/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       u_uart_decode/uart_rx_inst/N146_19/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         u_uart_decode/uart_rx_inst/_N6301
                                                                                   u_uart_decode/uart_rx_inst/N146_22/I0 (GTP_LUT5)
                                   td                    0.206       5.369 f       u_uart_decode/uart_rx_inst/N146_22/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       5.922         u_uart_decode/uart_rx_inst/_N5025
                                                                                   u_uart_decode/uart_rx_inst/N146_17/I1 (GTP_LUT2)
                                   td                    0.174       6.096 f       u_uart_decode/uart_rx_inst/N146_17/Z (GTP_LUT2)
                                   net (fanout=9)        0.594       6.690         u_uart_decode/uart_rx_inst/N146
                                                                                   u_uart_decode/uart_rx_inst/N28_8/I3 (GTP_LUT4)
                                   td                    0.174       6.864 f       u_uart_decode/uart_rx_inst/N28_8/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       7.398         u_uart_decode/uart_rx_inst/N28
                                                                                   u_uart_decode/uart_rx_inst/N52_4[0]/I4 (GTP_LUT5)
                                   td                    0.174       7.572 f       u_uart_decode/uart_rx_inst/N52_4[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.942         u_uart_decode/uart_rx_inst/_N2779
                                                                                   u_uart_decode/uart_rx_inst/N52_6[0]/ID (GTP_LUT5M)
                                   td                    0.235       8.177 f       u_uart_decode/uart_rx_inst/N52_6[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       8.547         u_uart_decode/uart_rx_inst/next_state [0]
                                                                                   u_uart_decode/uart_rx_inst/N58.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.228       8.775 f       u_uart_decode/uart_rx_inst/N58.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.775         u_uart_decode/uart_rx_inst/u_uart_decode/uart_rx_inst/N58.co [0]
                                                                                   u_uart_decode/uart_rx_inst/N58.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.991 f       u_uart_decode/uart_rx_inst/N58.eq_1/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.482       9.473         u_uart_decode/uart_rx_inst/N58
                                                                                   u_uart_decode/uart_rx_inst/N109/I2 (GTP_LUT3)
                                   td                    0.174       9.647 f       u_uart_decode/uart_rx_inst/N109/Z (GTP_LUT3)
                                   net (fanout=16)       0.653      10.300         u_uart_decode/uart_rx_inst/N109
                                                                                   u_uart_decode/uart_rx_inst/N112_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228      10.528 f       u_uart_decode/uart_rx_inst/N112_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.528         u_uart_decode/uart_rx_inst/_N1564
                                                                                   u_uart_decode/uart_rx_inst/N112_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.560 r       u_uart_decode/uart_rx_inst/N112_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.560         u_uart_decode/uart_rx_inst/_N1565
                                                                                   u_uart_decode/uart_rx_inst/N112_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.592 r       u_uart_decode/uart_rx_inst/N112_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.592         u_uart_decode/uart_rx_inst/_N1566
                                                                                   u_uart_decode/uart_rx_inst/N112_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.624 r       u_uart_decode/uart_rx_inst/N112_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.624         u_uart_decode/uart_rx_inst/_N1567
                                                                                   u_uart_decode/uart_rx_inst/N112_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.656 r       u_uart_decode/uart_rx_inst/N112_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.656         u_uart_decode/uart_rx_inst/_N1568
                                                                                   u_uart_decode/uart_rx_inst/N112_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.688 r       u_uart_decode/uart_rx_inst/N112_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.688         u_uart_decode/uart_rx_inst/_N1569
                                                                                   u_uart_decode/uart_rx_inst/N112_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.720 r       u_uart_decode/uart_rx_inst/N112_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.720         u_uart_decode/uart_rx_inst/_N1570
                                                                                   u_uart_decode/uart_rx_inst/N112_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.752 r       u_uart_decode/uart_rx_inst/N112_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.752         u_uart_decode/uart_rx_inst/_N1571
                                                                                   u_uart_decode/uart_rx_inst/N112_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.784 r       u_uart_decode/uart_rx_inst/N112_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.784         u_uart_decode/uart_rx_inst/_N1572
                                                                                   u_uart_decode/uart_rx_inst/N112_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.816 r       u_uart_decode/uart_rx_inst/N112_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.816         u_uart_decode/uart_rx_inst/_N1573
                                                                                   u_uart_decode/uart_rx_inst/N112_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.848 r       u_uart_decode/uart_rx_inst/N112_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.848         u_uart_decode/uart_rx_inst/_N1574
                                                                                   u_uart_decode/uart_rx_inst/N112_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.880 r       u_uart_decode/uart_rx_inst/N112_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.880         u_uart_decode/uart_rx_inst/_N1575
                                                                                   u_uart_decode/uart_rx_inst/N112_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.912 r       u_uart_decode/uart_rx_inst/N112_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.912         u_uart_decode/uart_rx_inst/_N1576
                                                                                   u_uart_decode/uart_rx_inst/N112_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.944 r       u_uart_decode/uart_rx_inst/N112_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.944         u_uart_decode/uart_rx_inst/_N1577
                                                                                   u_uart_decode/uart_rx_inst/N112_15/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.160 f       u_uart_decode/uart_rx_inst/N112_15/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.160         u_uart_decode/uart_rx_inst/N184 [14]
                                                                           f       u_uart_decode/uart_rx_inst/cycle_cnt[14]/D (GTP_DFF_C)

 Data arrival time                                                  11.160         Logic Levels: 24 
                                                                                   Logic: 3.027ns(40.939%), Route: 4.367ns(59.061%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[14]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.017      23.699                          

 Data required time                                                 23.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.699                          
 Data arrival time                                                 -11.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/cycle_cnt[12]/CLK (GTP_DFF_C)
Endpoint    : u_uart_decode/uart_rx_inst/cycle_cnt[13]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[12]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_uart_decode/uart_rx_inst/cycle_cnt[12]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         u_uart_decode/uart_rx_inst/cycle_cnt [12]
                                                                                   u_uart_decode/uart_rx_inst/N146_19/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       u_uart_decode/uart_rx_inst/N146_19/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         u_uart_decode/uart_rx_inst/_N6301
                                                                                   u_uart_decode/uart_rx_inst/N146_22/I0 (GTP_LUT5)
                                   td                    0.206       5.369 f       u_uart_decode/uart_rx_inst/N146_22/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       5.922         u_uart_decode/uart_rx_inst/_N5025
                                                                                   u_uart_decode/uart_rx_inst/N146_17/I1 (GTP_LUT2)
                                   td                    0.174       6.096 f       u_uart_decode/uart_rx_inst/N146_17/Z (GTP_LUT2)
                                   net (fanout=9)        0.594       6.690         u_uart_decode/uart_rx_inst/N146
                                                                                   u_uart_decode/uart_rx_inst/N28_8/I3 (GTP_LUT4)
                                   td                    0.174       6.864 f       u_uart_decode/uart_rx_inst/N28_8/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       7.398         u_uart_decode/uart_rx_inst/N28
                                                                                   u_uart_decode/uart_rx_inst/N52_4[0]/I4 (GTP_LUT5)
                                   td                    0.174       7.572 f       u_uart_decode/uart_rx_inst/N52_4[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.942         u_uart_decode/uart_rx_inst/_N2779
                                                                                   u_uart_decode/uart_rx_inst/N52_6[0]/ID (GTP_LUT5M)
                                   td                    0.235       8.177 f       u_uart_decode/uart_rx_inst/N52_6[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       8.547         u_uart_decode/uart_rx_inst/next_state [0]
                                                                                   u_uart_decode/uart_rx_inst/N58.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.228       8.775 f       u_uart_decode/uart_rx_inst/N58.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.775         u_uart_decode/uart_rx_inst/u_uart_decode/uart_rx_inst/N58.co [0]
                                                                                   u_uart_decode/uart_rx_inst/N58.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.991 f       u_uart_decode/uart_rx_inst/N58.eq_1/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.482       9.473         u_uart_decode/uart_rx_inst/N58
                                                                                   u_uart_decode/uart_rx_inst/N109/I2 (GTP_LUT3)
                                   td                    0.174       9.647 f       u_uart_decode/uart_rx_inst/N109/Z (GTP_LUT3)
                                   net (fanout=16)       0.653      10.300         u_uart_decode/uart_rx_inst/N109
                                                                                   u_uart_decode/uart_rx_inst/N112_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228      10.528 f       u_uart_decode/uart_rx_inst/N112_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.528         u_uart_decode/uart_rx_inst/_N1564
                                                                                   u_uart_decode/uart_rx_inst/N112_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.560 r       u_uart_decode/uart_rx_inst/N112_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.560         u_uart_decode/uart_rx_inst/_N1565
                                                                                   u_uart_decode/uart_rx_inst/N112_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.592 r       u_uart_decode/uart_rx_inst/N112_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.592         u_uart_decode/uart_rx_inst/_N1566
                                                                                   u_uart_decode/uart_rx_inst/N112_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.624 r       u_uart_decode/uart_rx_inst/N112_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.624         u_uart_decode/uart_rx_inst/_N1567
                                                                                   u_uart_decode/uart_rx_inst/N112_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.656 r       u_uart_decode/uart_rx_inst/N112_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.656         u_uart_decode/uart_rx_inst/_N1568
                                                                                   u_uart_decode/uart_rx_inst/N112_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.688 r       u_uart_decode/uart_rx_inst/N112_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.688         u_uart_decode/uart_rx_inst/_N1569
                                                                                   u_uart_decode/uart_rx_inst/N112_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.720 r       u_uart_decode/uart_rx_inst/N112_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.720         u_uart_decode/uart_rx_inst/_N1570
                                                                                   u_uart_decode/uart_rx_inst/N112_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.752 r       u_uart_decode/uart_rx_inst/N112_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.752         u_uart_decode/uart_rx_inst/_N1571
                                                                                   u_uart_decode/uart_rx_inst/N112_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.784 r       u_uart_decode/uart_rx_inst/N112_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.784         u_uart_decode/uart_rx_inst/_N1572
                                                                                   u_uart_decode/uart_rx_inst/N112_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.816 r       u_uart_decode/uart_rx_inst/N112_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.816         u_uart_decode/uart_rx_inst/_N1573
                                                                                   u_uart_decode/uart_rx_inst/N112_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.848 r       u_uart_decode/uart_rx_inst/N112_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.848         u_uart_decode/uart_rx_inst/_N1574
                                                                                   u_uart_decode/uart_rx_inst/N112_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.880 r       u_uart_decode/uart_rx_inst/N112_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.880         u_uart_decode/uart_rx_inst/_N1575
                                                                                   u_uart_decode/uart_rx_inst/N112_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.912 r       u_uart_decode/uart_rx_inst/N112_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.912         u_uart_decode/uart_rx_inst/_N1576
                                                                                   u_uart_decode/uart_rx_inst/N112_14/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.128 f       u_uart_decode/uart_rx_inst/N112_14/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.128         u_uart_decode/uart_rx_inst/N184 [13]
                                                                           f       u_uart_decode/uart_rx_inst/cycle_cnt[13]/D (GTP_DFF_C)

 Data arrival time                                                  11.128         Logic Levels: 23 
                                                                                   Logic: 2.995ns(40.682%), Route: 4.367ns(59.318%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[13]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.017      23.699                          

 Data required time                                                 23.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.699                          
 Data arrival time                                                 -11.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.571                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/tx_data[6]/CLK (GTP_DFF_CE)
Endpoint    : u_uart_decode/uart_tx_inst/tx_data_latch[6]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/tx_data[6]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_uart_decode/tx_data[6]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_uart_decode/tx_data [6]
                                                                           f       u_uart_decode/uart_tx_inst/tx_data_latch[6]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_tx_inst/tx_data_latch[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/tx_data[7]/CLK (GTP_DFF_CE)
Endpoint    : u_uart_decode/uart_tx_inst/tx_data_latch[7]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/tx_data[7]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_uart_decode/tx_data[7]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_uart_decode/tx_data [7]
                                                                           f       u_uart_decode/uart_tx_inst/tx_data_latch[7]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_tx_inst/tx_data_latch[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/tx_data[4]/CLK (GTP_DFF_CE)
Endpoint    : u_uart_decode/uart_tx_inst/tx_data_latch[4]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/tx_data[4]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_uart_decode/tx_data[4]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_uart_decode/tx_data [4]
                                                                           f       u_uart_decode/uart_tx_inst/tx_data_latch[4]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_tx_inst/tx_data_latch[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_write_req/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        1.144       8.469         ddr_init_done    
                                                                                   i2c_config_m0/i2c_write_req_ce_mux[0]/I4 (GTP_LUT5)
                                   td                    0.164       8.633 r       i2c_config_m0/i2c_write_req_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.633         i2c_config_m0/_N5859
                                                                           r       i2c_config_m0/i2c_write_req/D (GTP_DFF)

 Data arrival time                                                   8.633         Logic Levels: 1  
                                                                                   Logic: 0.489ns(29.945%), Route: 1.144ns(70.055%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_write_req/CLK (GTP_DFF)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.032      23.684                          

 Data required time                                                 23.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.684                          
 Data arrival time                                                  -8.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.051                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_write_req/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        1.144       8.461         ddr_init_done    
                                                                                   i2c_config_m0/i2c_write_req_ce_mux[0]/I4 (GTP_LUT5)
                                   td                    0.164       8.625 r       i2c_config_m0/i2c_write_req_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.625         i2c_config_m0/_N5859
                                                                           r       i2c_config_m0/i2c_write_req/D (GTP_DFF)

 Data arrival time                                                   8.625         Logic Levels: 1  
                                                                                   Logic: 0.481ns(29.600%), Route: 1.144ns(70.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_write_req/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Hold time                                               0.023       3.839                          

 Data required time                                                  3.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.839                          
 Data arrival time                                                  -8.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.786                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [8]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_2/I2 (GTP_LUT3)
                                   td                    0.225       4.850 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.511       5.361         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_8/I3 (GTP_LUT4)
                                   td                    0.174       5.535 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_8/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       5.976         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [3]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_12/I3 (GTP_LUT4)
                                   td                    0.174       6.150 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.520         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.748 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.748         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.780 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.780         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [4]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.812 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.812         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.844 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       7.214         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/I4 (GTP_LUT5)
                                   td                    0.164       7.378 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.378         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.378         Logic Levels: 8  
                                                                                   Logic: 1.386ns(38.372%), Route: 2.226ns(61.628%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -7.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.306                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.275       4.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1107
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1108
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1109
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1110
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.028 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1111
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.060 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1112
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1113
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.124 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1114
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.340 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.851         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N7_9/I0 (GTP_LUT5)
                                   td                    0.239       6.090 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.090         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                   6.090         Logic Levels: 10 
                                                                                   Logic: 1.279ns(55.034%), Route: 1.045ns(44.966%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.017      13.699                          

 Data required time                                                 13.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.699                          
 Data arrival time                                                  -6.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.609                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.275       4.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1107
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1108
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1109
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1110
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.028 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1111
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.060 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1112
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1113
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.124 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1114
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.156 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.156         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1115
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.372 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.883         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[10]/I2 (GTP_LUT3)
                                   td                    0.164       6.047 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.047         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [10]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                   6.047         Logic Levels: 11 
                                                                                   Logic: 1.236ns(54.187%), Route: 1.045ns(45.813%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -6.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.637                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/CLK (GTP_DFF_C)
Endpoint    : cmos_write_req_gen_m0/write_req/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       7.769         cmos_write_req_ack
                                                                                   cmos_write_req_gen_m0/write_req_ce_mux[0]/I3 (GTP_LUT4)
                                   td                    0.164       7.933 r       cmos_write_req_gen_m0/write_req_ce_mux[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       7.933         cmos_write_req_gen_m0/_N5846
                                                                           r       cmos_write_req_gen_m0/write_req/D (GTP_DFF_C)

 Data arrival time                                                   7.933         Logic Levels: 1  
                                                                                   Logic: 0.489ns(52.581%), Route: 0.441ns(47.419%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/write_req/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -7.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.751                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.698         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.986                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.698         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.986                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.690         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [4]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/D (GTP_DFF_C)

 Data arrival time                                                   7.690         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Hold time                                               0.033       3.849                          

 Data required time                                                  3.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.849                          
 Data arrival time                                                  -7.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.841                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.690         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.690         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Hold time                                               0.033       3.849                          

 Data required time                                                  3.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.849                          
 Data arrival time                                                  -7.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.841                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.690         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.690         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Hold time                                               0.033       3.849                          

 Data required time                                                  3.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.849                          
 Data arrival time                                                  -7.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.841                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.299 r       dvi_encoder_m0/encr/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       7.945         dvi_encoder_m0/encr/cnt [4]
                                                                                   dvi_encoder_m0/encr/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       8.214 r       dvi_encoder_m0/encr/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.584         dvi_encoder_m0/encr/N172
                                                                                   dvi_encoder_m0/encr/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       8.823 f       dvi_encoder_m0/encr/N237_1/Z (GTP_LUT3)
                                   net (fanout=19)       0.670       9.493         dvi_encoder_m0/encr/N228
                                                                                   dvi_encoder_m0/encr/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       9.667 f       dvi_encoder_m0/encr/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.037         dvi_encoder_m0/encr/nb9 [1]
                                                                                   dvi_encoder_m0/encr/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228      10.265 f       dvi_encoder_m0/encr/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.265         dvi_encoder_m0/encr/_N1351
                                                                                   dvi_encoder_m0/encr/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      10.481 f       dvi_encoder_m0/encr/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441      10.922         dvi_encoder_m0/encr/nb6 [2]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.150 f       dvi_encoder_m0/encr/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.150         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [3]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.182 r       dvi_encoder_m0/encr/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.182         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.398 f       dvi_encoder_m0/encr/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      11.768         dvi_encoder_m0/encr/nb5 [4]
                                                                                   dvi_encoder_m0/encr/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      11.932 r       dvi_encoder_m0/encr/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      11.932         dvi_encoder_m0/encr/N243 [4]
                                                                           r       dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  11.932         Logic Levels: 9  
                                                                                   Logic: 2.091ns(42.174%), Route: 2.867ns(57.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.399         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.399 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      19.609         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.130 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      20.607         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      20.607 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751      22.358         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.358                          
 clock uncertainty                                      -0.150      22.208                          

 Setup time                                             -0.032      22.176                          

 Data required time                                                 22.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.176                          
 Data arrival time                                                 -11.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.244                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encb/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encb/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.299 r       dvi_encoder_m0/encb/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=13)       0.632       7.931         dvi_encoder_m0/encb/cnt [4]
                                                                                   dvi_encoder_m0/encb/N172_5/I0 (GTP_LUT5)
                                   td                    0.272       8.203 r       dvi_encoder_m0/encb/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.573         dvi_encoder_m0/encb/N172
                                                                                   dvi_encoder_m0/encb/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       8.812 f       dvi_encoder_m0/encb/N237_1/Z (GTP_LUT3)
                                   net (fanout=19)       0.670       9.482         dvi_encoder_m0/encb/N228
                                                                                   dvi_encoder_m0/encb/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       9.656 f       dvi_encoder_m0/encb/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.026         dvi_encoder_m0/encb/nb9 [1]
                                                                                   dvi_encoder_m0/encb/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228      10.254 f       dvi_encoder_m0/encb/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.254         dvi_encoder_m0/encb/_N1714
                                                                                   dvi_encoder_m0/encb/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      10.470 f       dvi_encoder_m0/encb/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441      10.911         dvi_encoder_m0/encb/nb6 [2]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.139 f       dvi_encoder_m0/encb/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.139         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [3]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.171 r       dvi_encoder_m0/encb/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.171         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.387 f       dvi_encoder_m0/encb/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      11.757         dvi_encoder_m0/encb/nb5 [4]
                                                                                   dvi_encoder_m0/encb/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      11.921 r       dvi_encoder_m0/encb/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      11.921         dvi_encoder_m0/encb/N243 [4]
                                                                           r       dvi_encoder_m0/encb/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  11.921         Logic Levels: 9  
                                                                                   Logic: 2.094ns(42.329%), Route: 2.853ns(57.671%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.399         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.399 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      19.609         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.130 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      20.607         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      20.607 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751      22.358         video_clk        
                                                                           r       dvi_encoder_m0/encb/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.358                          
 clock uncertainty                                      -0.150      22.208                          

 Setup time                                             -0.032      22.176                          

 Data required time                                                 22.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.176                          
 Data arrival time                                                 -11.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.255                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.299 r       dvi_encoder_m0/encg/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       7.945         dvi_encoder_m0/encg/cnt [4]
                                                                                   dvi_encoder_m0/encg/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       8.214 r       dvi_encoder_m0/encg/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.584         dvi_encoder_m0/encg/N172
                                                                                   dvi_encoder_m0/encg/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       8.823 f       dvi_encoder_m0/encg/N237_1/Z (GTP_LUT3)
                                   net (fanout=17)       0.659       9.482         dvi_encoder_m0/encg/N228
                                                                                   dvi_encoder_m0/encg/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       9.656 f       dvi_encoder_m0/encg/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.026         dvi_encoder_m0/encg/nb9 [1]
                                                                                   dvi_encoder_m0/encg/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228      10.254 f       dvi_encoder_m0/encg/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.254         dvi_encoder_m0/encg/_N1739
                                                                                   dvi_encoder_m0/encg/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      10.470 f       dvi_encoder_m0/encg/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441      10.911         dvi_encoder_m0/encg/nb6 [2]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.139 f       dvi_encoder_m0/encg/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.139         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [3]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.171 r       dvi_encoder_m0/encg/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.171         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.387 f       dvi_encoder_m0/encg/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      11.757         dvi_encoder_m0/encg/nb5 [4]
                                                                                   dvi_encoder_m0/encg/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      11.921 r       dvi_encoder_m0/encg/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      11.921         dvi_encoder_m0/encg/N243 [4]
                                                                           r       dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  11.921         Logic Levels: 9  
                                                                                   Logic: 2.091ns(42.268%), Route: 2.856ns(57.732%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.399         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.399 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      19.609         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.130 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      20.607         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      20.607 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751      22.358         video_clk        
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.358                          
 clock uncertainty                                      -0.150      22.208                          

 Setup time                                             -0.032      22.176                          

 Data required time                                                 22.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.176                          
 Data arrival time                                                 -11.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.255                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [4]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/D (GTP_DFF_C)

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.974                          
 clock uncertainty                                       0.000       6.974                          

 Hold time                                               0.033       7.007                          

 Data required time                                                  7.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.007                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [7]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/D (GTP_DFF_C)

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.974                          
 clock uncertainty                                       0.000       6.974                          

 Hold time                                               0.033       7.007                          

 Data required time                                                  7.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.007                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [8]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/D (GTP_DFF_C)

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.974                          
 clock uncertainty                                       0.000       6.974                          

 Hold time                                               0.033       7.007                          

 Data required time                                                  7.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.007                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIB[6] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19034.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19037.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   1.465   19038.468 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/RDATA_1[38] (GTP_DDRC)
                                   net (fanout=1)        0.780   19039.248         rd_burst_data[38]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIB[6] (GTP_DRM18K)

 Data arrival time                                               19039.248         Logic Levels: 0  
                                                                                   Logic: 1.465ns(65.256%), Route: 0.780ns(34.744%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.233         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19034.754 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.231         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.231 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19036.982         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000   19036.982                          
 clock uncertainty                                      -0.150   19036.832                          

 Setup time                                             -0.040   19036.792                          

 Data required time                                              19036.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.792                          
 Data arrival time                                              -19039.248                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.456                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIB[16] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19034.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19037.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   1.460   19038.463 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/RDATA_1[55] (GTP_DDRC)
                                   net (fanout=1)        0.780   19039.243         rd_burst_data[55]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIB[16] (GTP_DRM18K)

 Data arrival time                                               19039.243         Logic Levels: 0  
                                                                                   Logic: 1.460ns(65.179%), Route: 0.780ns(34.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.233         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19034.754 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.231         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.231 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19036.982         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000   19036.982                          
 clock uncertainty                                      -0.150   19036.832                          

 Setup time                                             -0.040   19036.792                          

 Data required time                                              19036.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.792                          
 Data arrival time                                              -19039.243                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIB[3] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19034.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19037.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   1.445   19038.448 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/RDATA_1[43] (GTP_DDRC)
                                   net (fanout=1)        0.780   19039.228         rd_burst_data[43]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIB[3] (GTP_DRM18K)

 Data arrival time                                               19039.228         Logic Levels: 0  
                                                                                   Logic: 1.445ns(64.944%), Route: 0.780ns(35.056%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.233         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19034.754 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.231         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.231 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19036.982         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000   19036.982                          
 clock uncertainty                                      -0.150   19036.832                          

 Setup time                                             -0.040   19036.792                          

 Data required time                                              19036.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.792                          
 Data arrival time                                              -19039.228                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.436                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19234.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19237.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.320 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   19237.690         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [4]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/D (GTP_DFF_C)

 Data arrival time                                               19237.690         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19234.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19236.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19236.974                          
 clock uncertainty                                       0.150   19237.124                          

 Hold time                                               0.033   19237.157                          

 Data required time                                              19237.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19237.157                          
 Data arrival time                                              -19237.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19234.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19237.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.320 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   19237.690         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                               19237.690         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19234.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19236.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19236.974                          
 clock uncertainty                                       0.150   19237.124                          

 Hold time                                               0.033   19237.157                          

 Data required time                                              19237.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19237.157                          
 Data arrival time                                              -19237.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19234.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19237.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.320 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   19237.690         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                               19237.690         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19234.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19236.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19236.974                          
 clock uncertainty                                       0.150   19237.124                          

 Hold time                                               0.033   19237.157                          

 Data required time                                              19237.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19237.157                          
 Data arrival time                                              -19237.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)

                                   tco                   0.325       7.301 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       7.742         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N87/I0 (GTP_LUT1)
                                   td                    0.174       7.916 f       dvi_encoder_m0/serdes_4b_10to1_m0/N87/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       8.786         dvi_encoder_m0/serdes_4b_10to1_m0/N87
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)

 Data arrival time                                                   8.786         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 sys_clk                                                 0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.000       3.076         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       4.287 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       5.091         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.091 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       7.301         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       7.824 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       8.301         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.301 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      10.052         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000      10.052                          
 clock uncertainty                                      -0.150       9.902                          

 Setup time                                             -0.060       9.842                          

 Data required time                                                  9.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.842                          
 Data arrival time                                                  -8.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.056                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)

                                   tco                   0.325       7.301 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       7.742         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N68/I0 (GTP_LUT1)
                                   td                    0.174       7.916 f       dvi_encoder_m0/serdes_4b_10to1_m0/N68/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       8.786         dvi_encoder_m0/serdes_4b_10to1_m0/N68
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)

 Data arrival time                                                   8.786         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 sys_clk                                                 0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.000       3.076         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       4.287 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       5.091         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.091 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       7.301         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       7.824 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       8.301         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.301 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      10.052         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000      10.052                          
 clock uncertainty                                      -0.150       9.902                          

 Setup time                                             -0.060       9.842                          

 Data required time                                                  9.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.842                          
 Data arrival time                                                  -8.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.056                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)

                                   tco                   0.325       7.301 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       7.742         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N86/I0 (GTP_LUT1)
                                   td                    0.174       7.916 f       dvi_encoder_m0/serdes_4b_10to1_m0/N86/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       8.786         dvi_encoder_m0/serdes_4b_10to1_m0/N86
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)

 Data arrival time                                                   8.786         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 sys_clk                                                 0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.000       3.076         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       4.287 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       5.091         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.091 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       7.301         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       7.824 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       8.301         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.301 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      10.052         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000      10.052                          
 clock uncertainty                                      -0.150       9.902                          

 Setup time                                             -0.060       9.842                          

 Data required time                                                  9.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.842                          
 Data arrival time                                                  -8.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.056                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/CLK (GTP_DFF)

                                   tco                   0.317       7.293 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       7.663         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N95[1]/I0 (GTP_LUT3)
                                   td                    0.214       7.877 r       dvi_encoder_m0/serdes_4b_10to1_m0/N95[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       7.877         dvi_encoder_m0/serdes_4b_10to1_m0/N95 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/D (GTP_DFF)

 Data arrival time                                                   7.877         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.976                          
 clock uncertainty                                       0.000       6.976                          

 Hold time                                               0.023       6.999                          

 Data required time                                                  6.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.999                          
 Data arrival time                                                  -7.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/CLK (GTP_DFF)

                                   tco                   0.317       7.293 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       7.663         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [3]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N98[2]/I0 (GTP_LUT3)
                                   td                    0.214       7.877 r       dvi_encoder_m0/serdes_4b_10to1_m0/N98[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       7.877         dvi_encoder_m0/serdes_4b_10to1_m0/N98 [2]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/D (GTP_DFF)

 Data arrival time                                                   7.877         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.976                          
 clock uncertainty                                       0.000       6.976                          

 Hold time                                               0.023       6.999                          

 Data required time                                                  6.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.999                          
 Data arrival time                                                  -7.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/CLK (GTP_DFF)

                                   tco                   0.317       7.293 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       7.663         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N98[1]/I0 (GTP_LUT3)
                                   td                    0.214       7.877 r       dvi_encoder_m0/serdes_4b_10to1_m0/N98[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       7.877         dvi_encoder_m0/serdes_4b_10to1_m0/N98 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/D (GTP_DFF)

 Data arrival time                                                   7.877         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.976                          
 clock uncertainty                                       0.000       6.976                          

 Hold time                                               0.023       6.999                          

 Data required time                                                  6.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.999                          
 Data arrival time                                                  -7.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 sys_clk                                                 0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.912         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.123 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   11816.927         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.927 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   11819.137         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   11819.658 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.135         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.135 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   11821.886         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)

                                   tco                   0.325   11822.211 r       dvi_encoder_m0/encb/dout[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   11822.581         dvi_encoder_m0/blue [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/I1 (GTP_LUT3)
                                   td                    0.254   11822.835 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   11822.835         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)

 Data arrival time                                               11822.835         Logic Levels: 1  
                                                                                   Logic: 0.579ns(61.012%), Route: 0.370ns(38.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 sys_clk                                                 0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.916         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.127 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   11816.931         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.931 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   11819.141         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   11819.664 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.141         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.141 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   11821.892         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000   11821.892                          
 clock uncertainty                                      -0.150   11821.742                          

 Setup time                                             -0.032   11821.710                          

 Data required time                                              11821.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.710                          
 Data arrival time                                              -11822.835                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.125                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 sys_clk                                                 0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.912         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.123 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   11816.927         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.927 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   11819.137         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   11819.658 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.135         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.135 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   11821.886         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.325   11822.211 r       dvi_encoder_m0/encb/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   11822.581         dvi_encoder_m0/blue [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/I1 (GTP_LUT3)
                                   td                    0.254   11822.835 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   11822.835         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)

 Data arrival time                                               11822.835         Logic Levels: 1  
                                                                                   Logic: 0.579ns(61.012%), Route: 0.370ns(38.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 sys_clk                                                 0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.916         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.127 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   11816.931         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.931 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   11819.141         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   11819.664 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.141         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.141 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   11821.892         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000   11821.892                          
 clock uncertainty                                      -0.150   11821.742                          

 Setup time                                             -0.032   11821.710                          

 Data required time                                              11821.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.710                          
 Data arrival time                                              -11822.835                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.125                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 sys_clk                                                 0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.912         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.123 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   11816.927         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.927 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   11819.137         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   11819.658 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.135         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.135 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   11821.886         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)

                                   tco                   0.325   11822.211 r       dvi_encoder_m0/encb/dout[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   11822.581         dvi_encoder_m0/blue [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/I1 (GTP_LUT3)
                                   td                    0.254   11822.835 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   11822.835         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [2]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)

 Data arrival time                                               11822.835         Logic Levels: 1  
                                                                                   Logic: 0.579ns(61.012%), Route: 0.370ns(38.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 sys_clk                                                 0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.916         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.127 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   11816.931         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.931 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   11819.141         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   11819.664 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.141         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.141 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   11821.892         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000   11821.892                          
 clock uncertainty                                      -0.150   11821.742                          

 Setup time                                             -0.032   11821.710                          

 Data required time                                              11821.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.710                          
 Data arrival time                                              -11822.835                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.125                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[8]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encr/dout[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       dvi_encoder_m0/encr/dout[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         dvi_encoder_m0/green [8]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N95[4]/I0 (GTP_LUT2)
                                   td                    0.214       7.875 r       dvi_encoder_m0/serdes_4b_10to1_m0/N95[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.875         dvi_encoder_m0/serdes_4b_10to1_m0/N95 [4]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/D (GTP_DFF)

 Data arrival time                                                   7.875         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.976                          
 clock uncertainty                                       0.150       7.126                          

 Hold time                                               0.023       7.149                          

 Data required time                                                  7.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.149                          
 Data arrival time                                                  -7.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[8]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encg/dout[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       dvi_encoder_m0/encg/dout[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         dvi_encoder_m0/red [8]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N97[4]/I0 (GTP_LUT2)
                                   td                    0.214       7.875 r       dvi_encoder_m0/serdes_4b_10to1_m0/N97[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.875         dvi_encoder_m0/serdes_4b_10to1_m0/N97 [4]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/D (GTP_DFF)

 Data arrival time                                                   7.875         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.976                          
 clock uncertainty                                       0.150       7.126                          

 Hold time                                               0.023       7.149                          

 Data required time                                                  7.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.149                          
 Data arrival time                                                  -7.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encr/dout[9]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       dvi_encoder_m0/encr/dout[9]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         dvi_encoder_m0/green [9]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N96[4]/I0 (GTP_LUT2)
                                   td                    0.214       7.875 r       dvi_encoder_m0/serdes_4b_10to1_m0/N96[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.875         dvi_encoder_m0/serdes_4b_10to1_m0/N96 [4]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/D (GTP_DFF)

 Data arrival time                                                   7.875         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.976                          
 clock uncertainty                                       0.150       7.126                          

 Hold time                                               0.023       7.149                          

 Data required time                                                  7.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.149                          
 Data arrival time                                                  -7.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       7.769         s00_axi_arvalid  
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   7.769         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Setup time                                             -4.568      12.285                          

 Data required time                                                 12.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.285                          
 Data arrival time                                                  -7.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       u_aq_axi_master/reg_awvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       7.769         s00_axi_awvalid  
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWVALID_1 (GTP_DDRC)

 Data arrival time                                                   7.769         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Setup time                                             -4.557      12.296                          

 Data required time                                                 12.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.296                          
 Data arrival time                                                  -7.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   0.968       7.971 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/WREADY_1 (GTP_DDRC)
                                   net (fanout=5)        0.534       8.505         s00_axi_wready   
                                                                                   u_aq_axi_master/N5_5/I2 (GTP_LUT3)
                                   td                    0.174       8.679 f       u_aq_axi_master/N5_5/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       9.120         u_aq_axi_master/N5
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       9.306 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.306         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1118
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.338 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.338         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1119
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.370 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.370         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1120
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.402 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.402         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1121
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.434 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.434         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1122
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.466 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.466         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1123
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.682 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_7/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511      10.193         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[6]/I2 (GTP_LUT3)
                                   td                    0.174      10.367 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[6]/Z (GTP_LUT3)
                                   net (fanout=2)        0.441      10.808         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329      11.137 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.137         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.353 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.353         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  11.353         Logic Levels: 11 
                                                                                   Logic: 2.423ns(55.701%), Route: 1.927ns(44.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Setup time                                             -0.017      16.836                          

 Data required time                                                 16.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.836                          
 Data arrival time                                                 -11.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       7.761         s00_axi_arvalid  
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   7.761         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Hold time                                               0.141       7.144                          

 Data required time                                                  7.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.144                          
 Data arrival time                                                  -7.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[23] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.320 f       u_aq_axi_master/reg_rd_adrs[23]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       7.761         s00_axi_araddr[23]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[23] (GTP_DDRC)

 Data arrival time                                                   7.761         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Hold time                                               0.139       7.142                          

 Data required time                                                  7.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.142                          
 Data arrival time                                                  -7.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[10] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.320 f       u_aq_axi_master/reg_rd_adrs[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       7.761         s00_axi_araddr[10]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[10] (GTP_DDRC)

 Data arrival time                                                   7.761         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Hold time                                               0.136       7.139                          

 Data required time                                                  7.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.139                          
 Data arrival time                                                  -7.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/write_addr_index[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       cmos_write_req_gen_m0/write_addr_index[0]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       4.602         cmos_write_addr_index[0]
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.602         Logic Levels: 0  
                                                                                   Logic: 0.325ns(38.876%), Route: 0.511ns(61.124%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Setup time                                             -0.032      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                  -4.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.219                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[1]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/write_addr_index[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       cmos_write_req_gen_m0/write_addr_index[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         cmos_write_addr_index[1]
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.573         Logic Levels: 0  
                                                                                   Logic: 0.325ns(40.273%), Route: 0.482ns(59.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Setup time                                             -0.032      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                  -4.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.248                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/write_req/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       cmos_write_req_gen_m0/write_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         cmos_write_req   
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/D (GTP_DFF_C)

 Data arrival time                                                   4.532         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Setup time                                             -0.032      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                  -4.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.289                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/read_addr_index[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       cmos_write_req_gen_m0/read_addr_index[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         cmos_read_addr_index[0]
                                                                           f       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.150       7.153                          

 Hold time                                               0.033       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.733                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/read_addr_index[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       cmos_write_req_gen_m0/read_addr_index[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         cmos_read_addr_index[1]
                                                                           f       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.150       7.153                          

 Hold time                                               0.033       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.733                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [9]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.150       7.153                          

 Hold time                                               0.033       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.733                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804     202.007         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.007 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210     204.217         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     204.738 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477     205.215         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     205.215 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751     206.966         video_clk        
                                                                           r       video_timing_data_m0/read_req/CLK (GTP_DFF_C)

                                   tco                   0.325     207.291 r       video_timing_data_m0/read_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441     207.732         read_req         
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)

 Data arrival time                                                 207.732         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 sys_clk                                                 0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804     202.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210     204.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     204.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252     207.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     207.003                          
 clock uncertainty                                      -0.150     206.853                          

 Setup time                                             -0.032     206.821                          

 Data required time                                                206.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.821                          
 Data arrival time                                                -207.732                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.911                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804     202.007         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.007 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210     204.217         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     204.738 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477     205.215         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     205.215 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751     206.966         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.325     207.291 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370     207.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                 207.661         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 sys_clk                                                 0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804     202.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210     204.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     204.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252     207.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     207.003                          
 clock uncertainty                                      -0.150     206.853                          

 Setup time                                             -0.032     206.821                          

 Data required time                                                206.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.821                          
 Data arrival time                                                -207.661                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.840                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804     202.007         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.007 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210     204.217         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     204.738 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477     205.215         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     205.215 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751     206.966         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.325     207.291 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370     207.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                 207.661         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 sys_clk                                                 0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804     202.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210     204.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     204.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252     207.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     207.003                          
 clock uncertainty                                      -0.150     206.853                          

 Setup time                                             -0.032     206.821                          

 Data required time                                                206.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.821                          
 Data arrival time                                                -207.661                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.840                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/D (GTP_DFF_C)

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.150       7.153                          

 Hold time                                               0.033       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.150       7.153                          

 Hold time                                               0.033       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.150       7.153                          

 Hold time                                               0.033       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       8.125         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       8.386 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.897         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5945
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       9.071 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       9.624         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]_3/I3 (GTP_LUT4)
                                   td                    0.174       9.798 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780      10.578         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N4910
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174      10.752 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      11.193         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)

 Data arrival time                                                  11.193         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Setup time                                             -2.033      24.817                          

 Data required time                                                 24.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.817                          
 Data arrival time                                                 -11.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       8.125         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       8.386 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.897         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5945
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       9.071 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       9.624         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]_3/I3 (GTP_LUT4)
                                   td                    0.174       9.798 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780      10.578         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N4910
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174      10.752 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      11.193         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)

 Data arrival time                                                  11.193         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Setup time                                             -2.033      24.817                          

 Data required time                                                 24.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.817                          
 Data arrival time                                                 -11.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       8.125         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       8.386 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.897         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5945
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       9.071 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       9.624         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]_3/I3 (GTP_LUT4)
                                   td                    0.174       9.798 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780      10.578         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N4910
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/I1 (GTP_LUT2)
                                   td                    0.174      10.752 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      11.193         u_ipsl_hmic_h_top/ddrc_paddr [10]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)

 Data arrival time                                                  11.193         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Setup time                                             -2.004      24.846                          

 Data required time                                                 24.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.846                          
 Data arrival time                                                 -11.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.687         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.687         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.000                          
 clock uncertainty                                       0.000       7.000                          

 Hold time                                               0.033       7.033                          

 Data required time                                                  7.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.033                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.687         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/D (GTP_DFF_C)

 Data arrival time                                                   7.687         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.000                          
 clock uncertainty                                       0.000       7.000                          

 Hold time                                               0.033       7.033                          

 Data required time                                                  7.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.033                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.687         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [3]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/D (GTP_DFF_C)

 Data arrival time                                                   7.687         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.000                          
 clock uncertainty                                       0.000       7.000                          

 Hold time                                               0.033       7.033                          

 Data required time                                                  7.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.033                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  8.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      19.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      19.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      20.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      20.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      21.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      21.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      23.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      25.087 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      25.598         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      25.762 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      26.273         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  26.273         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Setup time                                             -0.277      26.573                          

 Data required time                                                 26.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.573                          
 Data arrival time                                                 -26.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  8.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      19.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      19.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      20.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      20.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      21.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      21.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      23.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      25.087 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      25.598         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      25.762 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      26.273         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)

 Data arrival time                                                  26.273         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Setup time                                             -0.277      26.573                          

 Data required time                                                 26.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.573                          
 Data arrival time                                                 -26.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  8.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      19.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      19.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      20.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      20.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      21.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      21.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      23.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      25.087 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      25.598         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      25.762 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      26.273         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  26.273         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Setup time                                             -0.277      26.573                          

 Data required time                                                 26.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.573                          
 Data arrival time                                                 -26.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  8.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      24.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      25.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      25.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      26.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      26.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      28.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      30.087 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.370      30.457         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  30.457         Logic Levels: 0  
                                                                                   Logic: 1.404ns(79.143%), Route: 0.370ns(20.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                       0.150      27.150                          

 Hold time                                               0.033      27.183                          

 Data required time                                                 27.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.183                          
 Data arrival time                                                 -30.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  8.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      24.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      25.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      25.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      26.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      26.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      28.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      30.003 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      30.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/I1 (GTP_LUT2)
                                   td                    0.164      30.608 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      30.608         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)

 Data arrival time                                                  30.608         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                       0.150      27.150                          

 Hold time                                               0.023      27.173                          

 Data required time                                                 27.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.173                          
 Data arrival time                                                 -30.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  8.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      24.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      25.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      25.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      26.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      26.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      28.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      30.003 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      30.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/I4 (GTP_LUT5)
                                   td                    0.164      30.608 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      30.608         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N5890
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)

 Data arrival time                                                  30.608         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                       0.150      27.150                          

 Hold time                                               0.023      27.173                          

 Data required time                                                 27.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.173                          
 Data arrival time                                                 -30.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.174
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.638 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   7.220         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       6.725         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.246 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.687         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.993 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.674         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.674                          
 clock uncertainty                                      -0.150       8.524                          

 Setup time                                             -0.068       8.456                          

 Data required time                                                  8.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.456                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.174
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.638 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   7.220         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       6.725         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.246 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.687         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.993 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.674         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.674                          
 clock uncertainty                                      -0.150       8.524                          

 Setup time                                             -0.068       8.456                          

 Data required time                                                  8.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.456                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.174
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.638 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   7.220         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       6.725         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.246 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.687         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.993 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.674         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.674                          
 clock uncertainty                                      -0.150       8.524                          

 Setup time                                             -0.068       8.456                          

 Data required time                                                  8.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.456                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.174
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.638 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   7.220         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.174                          
 clock uncertainty                                       0.000       6.174                          

 Hold time                                               0.001       6.175                          

 Data required time                                                  6.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.175                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.174
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.638 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   7.220         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.174                          
 clock uncertainty                                       0.000       6.174                          

 Hold time                                               0.001       6.175                          

 Data required time                                                  6.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.175                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.174
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.638 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   7.220         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.174                          
 clock uncertainty                                       0.000       6.174                          

 Hold time                                               0.001       6.175                          

 Data required time                                                  6.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.175                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.683
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.482       7.807         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/I1 (GTP_LUT2)
                                   td                    0.192       7.999 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       8.369         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   8.369         Logic Levels: 1  
                                                                                   Logic: 0.517ns(37.765%), Route: 0.852ns(62.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       9.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       9.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      10.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      10.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      11.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      11.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      13.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      13.683                          
 clock uncertainty                                      -0.150      13.533                          

 Setup time                                              0.031      13.564                          

 Data required time                                                 13.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.564                          
 Data arrival time                                                  -8.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.683
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       7.695         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   7.695         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       9.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       9.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      10.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      10.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      11.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      11.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      13.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      13.683                          
 clock uncertainty                                      -0.150      13.533                          

 Setup time                                             -0.568      12.965                          

 Data required time                                                 12.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.965                          
 Data arrival time                                                  -7.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_PE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.683
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_PE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/Q (GTP_DFF_PE)
                                   net (fanout=1)        0.370       7.695         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   7.695         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       9.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       9.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      10.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      10.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      11.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      11.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      13.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      13.683                          
 clock uncertainty                                      -0.150      13.533                          

 Setup time                                             -0.564      12.969                          

 Data required time                                                 12.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.969                          
 Data arrival time                                                  -7.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.683
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       7.687         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   7.687         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       6.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       8.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       8.683                          
 clock uncertainty                                       0.150       8.833                          

 Hold time                                               0.683       9.516                          

 Data required time                                                  9.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.516                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.683
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       7.687         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   7.687         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       6.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       8.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       8.683                          
 clock uncertainty                                       0.150       8.833                          

 Hold time                                               0.681       9.514                          

 Data required time                                                  9.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.514                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.683
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       7.687         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   7.687         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       6.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       8.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       8.683                          
 clock uncertainty                                       0.150       8.833                          

 Hold time                                               0.674       9.507                          

 Data required time                                                  9.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.507                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/state_3/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.317         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.317 r       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.461         N24_0            
                                                                           r       i2c_config_m0/state_3/C (GTP_DFF_CE)

 Data arrival time                                                   8.461         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.697%), Route: 1.144ns(78.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -8.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/write/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.317         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.317 r       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.461         N24_0            
                                                                           r       i2c_config_m0/i2c_master_top_m0/write/C (GTP_DFF_C)

 Data arrival time                                                   8.461         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.697%), Route: 1.144ns(78.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/write/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -8.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/lut_index[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.317         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.317 r       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.461         N24_0            
                                                                           r       i2c_config_m0/lut_index[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.461         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.697%), Route: 1.144ns(78.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       i2c_config_m0/lut_index[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -8.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/state_3/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.325         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.325 f       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.469         N24_0            
                                                                           f       i2c_config_m0/state_3/C (GTP_DFF_CE)

 Data arrival time                                                   8.469         Logic Levels: 1  
                                                                                   Logic: 0.325ns(22.124%), Route: 1.144ns(77.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/write/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.325         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.325 f       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.469         N24_0            
                                                                           f       i2c_config_m0/i2c_master_top_m0/write/C (GTP_DFF_C)

 Data arrival time                                                   8.469         Logic Levels: 1  
                                                                                   Logic: 0.325ns(22.124%), Route: 1.144ns(77.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/write/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/lut_index[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.325         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.325 f       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.469         N24_0            
                                                                           f       i2c_config_m0/lut_index[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.469         Logic Levels: 1  
                                                                                   Logic: 0.325ns(22.124%), Route: 1.144ns(77.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/lut_index[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.864                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       1.366       8.694         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.694         Logic Levels: 0  
                                                                                   Logic: 0.325ns(19.219%), Route: 1.366ns(80.781%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Recovery time                                          -0.118      13.598                          

 Data required time                                                 13.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.598                          
 Data arrival time                                                  -8.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.904                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       1.366       8.694         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.694         Logic Levels: 0  
                                                                                   Logic: 0.325ns(19.219%), Route: 1.366ns(80.781%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Recovery time                                          -0.118      13.598                          

 Data required time                                                 13.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.598                          
 Data arrival time                                                  -8.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.904                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/C (GTP_DFF_CE)
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.284         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.284         Logic Levels: 0  
                                                                                   Logic: 0.325ns(25.371%), Route: 0.956ns(74.629%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Recovery time                                          -0.277      13.439                          

 Data required time                                                 13.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.439                          
 Data arrival time                                                  -8.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.155                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/C (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.276         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/C (GTP_DFF_C)

 Data arrival time                                                   8.276         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.671                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.276         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.276         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.671                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/C (GTP_DFF_CE)
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.276         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.276         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.671                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19034.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19037.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325   19037.328 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       1.386   19038.714         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                               19038.714         Logic Levels: 0  
                                                                                   Logic: 0.325ns(18.995%), Route: 1.386ns(81.005%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.233         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19034.754 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.231         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.231 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19036.982         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000   19036.982                          
 clock uncertainty                                      -0.150   19036.832                          

 Recovery time                                          -0.122   19036.710                          

 Data required time                                              19036.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.710                          
 Data arrival time                                              -19038.714                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.004                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19034.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19037.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325   19037.328 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       1.386   19038.714         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                               19038.714         Logic Levels: 0  
                                                                                   Logic: 0.325ns(18.995%), Route: 1.386ns(81.005%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.233         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19034.754 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.231         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.231 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19036.982         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000   19036.982                          
 clock uncertainty                                      -0.150   19036.832                          

 Recovery time                                          -0.122   19036.710                          

 Data required time                                              19036.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.710                          
 Data arrival time                                              -19038.714                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.004                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19034.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19037.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325   19037.328 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976   19038.304         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                               19038.304         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.233         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19034.754 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.231         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.231 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19036.982         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000   19036.982                          
 clock uncertainty                                      -0.150   19036.832                          

 Recovery time                                          -0.277   19036.555                          

 Data required time                                              19036.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.555                          
 Data arrival time                                              -19038.304                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.749                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19234.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19237.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.320 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976   19238.296         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)

 Data arrival time                                               19238.296         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.517%), Route: 0.976ns(75.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19234.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19236.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19236.974                          
 clock uncertainty                                       0.150   19237.124                          

 Removal time                                           -0.211   19236.913                          

 Data required time                                              19236.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.913                          
 Data arrival time                                              -19238.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.383                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19234.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19237.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.320 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976   19238.296         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                               19238.296         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.517%), Route: 0.976ns(75.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19234.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19236.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000   19236.974                          
 clock uncertainty                                       0.150   19237.124                          

 Removal time                                           -0.211   19236.913                          

 Data required time                                              19236.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.913                          
 Data arrival time                                              -19238.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.383                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19234.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19237.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.320 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976   19238.296         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                               19238.296         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.517%), Route: 0.976ns(75.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19234.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19236.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000   19236.974                          
 clock uncertainty                                       0.150   19237.124                          

 Removal time                                           -0.211   19236.913                          

 Data required time                                              19236.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.913                          
 Data arrival time                                              -19238.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.383                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       1.386       8.714         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.714         Logic Levels: 0  
                                                                                   Logic: 0.325ns(18.995%), Route: 1.386ns(81.005%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Recovery time                                          -0.118      16.735                          

 Data required time                                                 16.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.735                          
 Data arrival time                                                  -8.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.021                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       1.386       8.714         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.714         Logic Levels: 0  
                                                                                   Logic: 0.325ns(18.995%), Route: 1.386ns(81.005%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Recovery time                                          -0.118      16.735                          

 Data required time                                                 16.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.735                          
 Data arrival time                                                  -8.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.021                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       1.366       8.694         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.694         Logic Levels: 0  
                                                                                   Logic: 0.325ns(19.219%), Route: 1.366ns(80.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Recovery time                                          -0.122      16.731                          

 Data required time                                                 16.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.731                          
 Data arrival time                                                  -8.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.037                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.276         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/C (GTP_DFF_C)

 Data arrival time                                                   8.276         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Removal time                                           -0.211       6.792                          

 Data required time                                                  6.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.792                          
 Data arrival time                                                  -8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.276         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)

 Data arrival time                                                   8.276         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Removal time                                           -0.211       6.792                          

 Data required time                                                  6.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.792                          
 Data arrival time                                                  -8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.276         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/C (GTP_DFF_C)

 Data arrival time                                                   8.276         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Removal time                                           -0.211       6.792                          

 Data required time                                                  6.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.792                          
 Data arrival time                                                  -8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.317         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       7.317 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       8.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)

 Data arrival time                                                   8.485         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Recovery time                                          -0.277      26.573                          

 Data required time                                                 26.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.573                          
 Data arrival time                                                  -8.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.317         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       7.317 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       8.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)

 Data arrival time                                                   8.485         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Recovery time                                          -0.277      26.573                          

 Data required time                                                 26.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.573                          
 Data arrival time                                                  -8.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.317         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       7.317 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       8.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)

 Data arrival time                                                   8.485         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Recovery time                                          -0.277      26.573                          

 Data required time                                                 26.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.573                          
 Data arrival time                                                  -8.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       7.325         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       7.325 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       7.948         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)

 Data arrival time                                                   7.948         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.000                          
 clock uncertainty                                       0.000       7.000                          

 Removal time                                           -0.211       6.789                          

 Data required time                                                  6.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.789                          
 Data arrival time                                                  -7.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       7.325         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       7.325 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       7.948         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)

 Data arrival time                                                   7.948         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.000                          
 clock uncertainty                                       0.000       7.000                          

 Removal time                                           -0.211       6.789                          

 Data required time                                                  6.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.789                          
 Data arrival time                                                  -7.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       7.325         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       7.325 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       7.948         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)

 Data arrival time                                                   7.948         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       7.000                          
 clock uncertainty                                       0.000       7.000                          

 Removal time                                           -0.211       6.789                          

 Data required time                                                  6.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.789                          
 Data arrival time                                                  -7.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.326         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.849 f       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.326         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.326 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.077         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)

                                   tco                   0.682       7.759 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       8.629         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_n [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/I (GTP_OUTBUFT)
                                   td                    2.409      11.038 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      11.038         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            f       tmds_data_n[0] (port)

 Data arrival time                                                  11.038         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr2/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_p[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.326         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.849 f       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.326         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.326 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.077         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr2/RCLK (GTP_OSERDES)

                                   tco                   0.682       7.759 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr2/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       8.629         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_p [1]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/I (GTP_OUTBUFT)
                                   td                    2.409      11.038 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      11.038         nt_tmds_data_p[1]
 tmds_data_p[1]                                                            f       tmds_data_p[1] (port)

 Data arrival time                                                  11.038         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr3/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_p[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.326         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.849 f       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.326         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.326 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.077         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr3/RCLK (GTP_OSERDES)

                                   tco                   0.682       7.759 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr3/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       8.629         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_p [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/I (GTP_OUTBUFT)
                                   td                    2.409      11.038 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      11.038         nt_tmds_data_p[0]
 tmds_data_p[0]                                                            f       tmds_data_p[0] (port)

 Data arrival time                                                  11.038         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : cmos_vsync (port)
Endpoint    : cmos_write_req_gen_m0/cmos_vsync_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos_vsync                                              0.000       0.000 r       cmos_vsync (port)
                                   net (fanout=1)        0.000       0.000         cmos_vsync       
                                                                                   cmos_vsync_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_vsync_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_cmos_vsync    
                                                                           r       cmos_write_req_gen_m0/cmos_vsync_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : cmos_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos_scl                                                0.000       0.000 r       cmos_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_cmos_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N0              
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : cmos_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos_sda                                                0.000       0.000 r       cmos_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_cmos_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N1              
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.279       9.899           0.620           High Pulse Width                          sd_card_weight_inst/pt_read_m0/width[15]/CLK
 9.279       9.899           0.620           Low Pulse Width                           i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/CLK
 9.279       9.899           0.620           High Pulse Width                          sd_card_weight_inst/ax_debounce_m0/q_reg[31]/CLK
====================================================================================================

{coms_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.001       4.899           0.898           Low Pulse Width                           frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
 4.001       4.899           0.898           Low Pulse Width                           frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 4.203       5.101           0.898           High Pulse Width                          frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.794       7.692           0.898           Low Pulse Width                           frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
 6.794       7.692           0.898           Low Pulse Width                           frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 6.794       7.692           0.898           High Pulse Width                          frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.021       1.538           1.517           High Pulse Width                          dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/RCLK
 0.021       1.538           1.517           Low Pulse Width                           dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK
 0.021       1.538           1.517           High Pulse Width                          dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKB
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKB
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/CLKB
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/CLKB
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.750       5.000           3.250           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1
 1.750       5.000           3.250           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1
 4.102       5.000           0.898           High Pulse Width                          frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK
 5.750       10.000          4.250           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK
 5.750       10.000          4.250           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKA
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.820       2.500           1.680           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN
 0.820       2.500           1.680           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN
 1.837       2.500           0.663           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/CORE_DDRC_CORE_CLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/CLKB
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/ICLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/ICLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/ICLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/ICLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/RCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------+
| Type       | File Name                                          
+------------------------------------------------------------------+
| Input      | F:/pds_project/ConvKing/compile/top_comp.adf       
|            | F:/pds_project/ConvKing/ConvKing.fdc               
| Output     | F:/pds_project/ConvKing/synthesize/top_syn.adf     
|            | F:/pds_project/ConvKing/synthesize/top_syn.vm      
|            | F:/pds_project/ConvKing/synthesize/top.snr         
+------------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 251,301,888 bytes
Total CPU  time to synthesize completion : 15.906 sec
Total real time to synthesize completion : 19.000 sec
