Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/02/az9_2/CPU/testbench_isim_beh.exe -prj C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/02/az9_2/CPU/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/02/az9_2/CPU/seq_counter.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/02/az9_2/CPU/dec4_16.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/02/az9_2/CPU/dec3_8.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/02/az9_2/CPU/control_unit.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/02/az9_2/CPU/CPU_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity sequence_counter [sequence_counter_default]
Compiling architecture behavioral of entity decoder4_16 [decoder4_16_default]
Compiling architecture behavioral of entity decoder3_8 [decoder3_8_default]
Compiling architecture behavioral of entity control_unit [control_unit_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/02/az9_2/CPU/testbench_isim_beh.exe
Fuse Memory Usage: 35112 KB
Fuse CPU Usage: 546 ms
