read -sv run_verilog_mid/adder_32b_10_98_672565afeeef72909173539dd9e47a40.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_98_672565afeeef72909173539dd9e47a40_yosys.v
