{
	"DESIGN_NAME": "rom8",
	"VERILOG_FILES": ["dir::cust_rom.v"],
	"USE_SYNLIG": true,
	"VERILOG_DEFINES": ["ROMGEN"],
	"SYNTH_PARAMETERS": ["ADDR_WIDTH=9"],
	"CLOCK_PORT": "clk0",
	"CLOCK_PERIOD": 14.0,
	"MAX_FANOUT_CONSTRAINT": 6,
	"FP_SIZING": "absolute",
	"DIE_AREA": [0, 0, 260, 260],
	"//FALLBACK_SDC_FILE": "dir::cust_rom.sdc",
	"FP_PDN_MULTILAYER": false,
	"RT_MAX_LAYER": "met4",
	"FP_CORE_UTIL": 60
}
