# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../iobuf.vhd" \
"../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/59d4/hdl/vhdl/calcPerceptron_CTRL_BUS_s_axi.vhd" \
"../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/59d4/hdl/vhdl/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1.vhd" \
"../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/59d4/hdl/vhdl/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1.vhd" \
"../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/59d4/hdl/vhdl/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1.vhd" \
"../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/59d4/hdl/vhdl/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1.vhd" \
"../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/59d4/hdl/vhdl/calcPerceptron.vhd" \
"../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/59d4/hdl/ip/calcPerceptron_ap_fadd_3_full_dsp_32.vhd" \
"../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/59d4/hdl/ip/calcPerceptron_ap_fmul_2_max_dsp_32.vhd" \
"../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/59d4/hdl/ip/calcPerceptron_ap_frecip_8_full_dsp_32.vhd" \
"../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/59d4/hdl/ip/calcPerceptron_ap_fexp_7_full_dsp_32.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_calcPerceptron_0_0/sim/design_1_calcPerceptron_0_0.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/sim/design_1_axi_bram_ctrl_1_0.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_2_0/sim/design_1_axi_bram_ctrl_2_0.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_3_0/sim/design_1_axi_bram_ctrl_3_0.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_iobuf_0_2/sim/design_1_iobuf_0_2.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_iobuf_0_3/sim/design_1_iobuf_0_3.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_axi_vdma_0_1/sim/design_1_axi_vdma_0_1.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.vhd" \
"../../../../simple_perceptron.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
