

================================================================
== Vivado HLS Report for 'ipv4_drop_optional_i'
================================================================
* Date:           Mon Mar  1 13:03:25 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     2.777|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%doh_state_load = load i3* @doh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:211]   --->   Operation 3 'load' 'doh_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%length_V_load = load i4* @length_V, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:251]   --->   Operation 4 'load' 'length_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @prevWord_data_V, align 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:276]   --->   Operation 5 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_42 = load i64* @prevWord_keep_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:277]   --->   Operation 6 'load' 'p_Val2_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.75ns)   --->   "switch i3 %doh_state_load, label %"ipv4_drop_optional_ip_header<512>.exit" [
    i3 0, label %0
    i3 1, label %3
    i3 2, label %9
    i3 3, label %12
    i3 -3, label %18
    i3 -4, label %24
    i3 -2, label %25
  ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:211]   --->   Operation 7 'switch' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 8 [1/1] (0.73ns)   --->   "store i3 0, i3* @doh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:330]   --->   Operation 8 'store' <Predicate = (doh_state_load == 6)> <Delay = 0.73>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br label %"ipv4_drop_optional_ip_header<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:331]   --->   Operation 9 'br' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.73ns)   --->   "store i3 0, i3* @doh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:321]   --->   Operation 10 'store' <Predicate = (doh_state_load == 4)> <Delay = 0.73>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br label %"ipv4_drop_optional_ip_header<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:322]   --->   Operation 11 'br' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:294]   --->   Operation 12 'nbreadreq' 'tmp_76' <Predicate = (doh_state_load == 5)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%empty_442 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:296]   --->   Operation 13 'read' 'empty_442' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_V_53 = extractvalue { i512, i64, i1 } %empty_442, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:296]   --->   Operation 14 'extractvalue' 'tmp_data_V_53' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_keep_V_50 = extractvalue { i512, i64, i1 } %empty_442, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:296]   --->   Operation 15 'extractvalue' 'tmp_keep_V_50' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_last_V_38 = extractvalue { i512, i64, i1 } %empty_442, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:296]   --->   Operation 16 'extractvalue' 'tmp_last_V_38' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln647_14 = trunc i512 %tmp_data_V_53 to i160" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:299]   --->   Operation 17 'trunc' 'trunc_ln647_14' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln647_15 = trunc i64 %tmp_keep_V_50 to i20" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:300]   --->   Operation 18 'trunc' 'trunc_ln647_15' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_keep_V_50, i32 20)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:301]   --->   Operation 19 'bitselect' 'tmp_79' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "store i512 %tmp_data_V_53, i512* @prevWord_data_V, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:303]   --->   Operation 20 'store' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.69>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "store i64 %tmp_keep_V_50, i64* @prevWord_keep_V, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:303]   --->   Operation 21 'store' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.69>
ST_1 : Operation 22 [1/1] (0.73ns)   --->   "store i3 0, i3* @doh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:306]   --->   Operation 22 'store' <Predicate = (doh_state_load == 5 & tmp_76 & !tmp_79)> <Delay = 0.73>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_38, label %22, label %._crit_edge144.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:308]   --->   Operation 23 'br' <Predicate = (doh_state_load == 5 & tmp_76 & tmp_79)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.73ns)   --->   "store i3 -2, i3* @doh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:310]   --->   Operation 24 'store' <Predicate = (doh_state_load == 5 & tmp_76 & tmp_79 & tmp_last_V_38)> <Delay = 0.73>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br label %"ipv4_drop_optional_ip_header<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:313]   --->   Operation 25 'br' <Predicate = (doh_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:273]   --->   Operation 26 'nbreadreq' 'tmp_75' <Predicate = (doh_state_load == 3)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 27 [1/1] (1.83ns)   --->   "%empty_441 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:275]   --->   Operation 27 'read' 'empty_441' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V_52 = extractvalue { i512, i64, i1 } %empty_441, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:275]   --->   Operation 28 'extractvalue' 'tmp_data_V_52' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_keep_V_49 = extractvalue { i512, i64, i1 } %empty_441, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:275]   --->   Operation 29 'extractvalue' 'tmp_keep_V_49' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_last_V_37 = extractvalue { i512, i64, i1 } %empty_441, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:275]   --->   Operation 30 'extractvalue' 'tmp_last_V_37' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %tmp_data_V_52 to i32" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:278]   --->   Operation 31 'trunc' 'trunc_ln647' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln647_13 = trunc i64 %tmp_keep_V_49 to i4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:279]   --->   Operation 32 'trunc' 'trunc_ln647_13' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_keep_V_49, i32 4)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:280]   --->   Operation 33 'bitselect' 'tmp_78' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.69ns)   --->   "store i512 %tmp_data_V_52, i512* @prevWord_data_V, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:282]   --->   Operation 34 'store' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.69>
ST_1 : Operation 35 [1/1] (0.69ns)   --->   "store i64 %tmp_keep_V_49, i64* @prevWord_keep_V, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:282]   --->   Operation 35 'store' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.69>
ST_1 : Operation 36 [1/1] (0.73ns)   --->   "store i3 0, i3* @doh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:285]   --->   Operation 36 'store' <Predicate = (doh_state_load == 3 & tmp_75 & !tmp_78)> <Delay = 0.73>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_37, label %16, label %._crit_edge142.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:287]   --->   Operation 37 'br' <Predicate = (doh_state_load == 3 & tmp_75 & tmp_78)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.73ns)   --->   "store i3 -4, i3* @doh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:289]   --->   Operation 38 'store' <Predicate = (doh_state_load == 3 & tmp_75 & tmp_78 & tmp_last_V_37)> <Delay = 0.73>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br label %"ipv4_drop_optional_ip_header<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:292]   --->   Operation 39 'br' <Predicate = (doh_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:262]   --->   Operation 40 'nbreadreq' 'tmp_74' <Predicate = (doh_state_load == 2)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 41 [1/1] (1.83ns)   --->   "%empty_440 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:264]   --->   Operation 41 'read' 'empty_440' <Predicate = (doh_state_load == 2 & tmp_74)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_V_46 = extractvalue { i512, i64, i1 } %empty_440, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:264]   --->   Operation 42 'extractvalue' 'tmp_data_V_46' <Predicate = (doh_state_load == 2 & tmp_74)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_keep_V_43 = extractvalue { i512, i64, i1 } %empty_440, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:264]   --->   Operation 43 'extractvalue' 'tmp_keep_V_43' <Predicate = (doh_state_load == 2 & tmp_74)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty_440, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:264]   --->   Operation 44 'extractvalue' 'tmp_last_V' <Predicate = (doh_state_load == 2 & tmp_74)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.73ns)   --->   "store i3 0, i3* @doh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:268]   --->   Operation 45 'store' <Predicate = (doh_state_load == 2 & tmp_74 & tmp_last_V)> <Delay = 0.73>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br label %"ipv4_drop_optional_ip_header<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:271]   --->   Operation 46 'br' <Predicate = (doh_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:248]   --->   Operation 47 'nbreadreq' 'tmp_73' <Predicate = (doh_state_load == 1)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 48 [1/1] (1.83ns)   --->   "%empty_439 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 48 'read' 'empty_439' <Predicate = (doh_state_load == 1 & tmp_73)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_V_44 = extractvalue { i512, i64, i1 } %empty_439, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 49 'extractvalue' 'tmp_data_V_44' <Predicate = (doh_state_load == 1 & tmp_73)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_keep_V_41 = extractvalue { i512, i64, i1 } %empty_439, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 50 'extractvalue' 'tmp_keep_V_41' <Predicate = (doh_state_load == 1 & tmp_73)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.69ns)   --->   "store i512 %tmp_data_V_44, i512* @prevWord_data_V, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 51 'store' <Predicate = (doh_state_load == 1 & tmp_73)> <Delay = 0.69>
ST_1 : Operation 52 [1/1] (0.69ns)   --->   "store i64 %tmp_keep_V_41, i64* @prevWord_keep_V, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 52 'store' <Predicate = (doh_state_load == 1 & tmp_73)> <Delay = 0.69>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%add_ln701 = add i4 %length_V_load, -2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:251]   --->   Operation 53 'add' 'add_ln701' <Predicate = (doh_state_load == 1 & tmp_73)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.65ns)   --->   "store i4 %add_ln701, i4* @length_V, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:251]   --->   Operation 54 'store' <Predicate = (doh_state_load == 1 & tmp_73)> <Delay = 0.65>
ST_1 : Operation 55 [1/1] (0.72ns)   --->   "%icmp_ln879 = icmp eq i4 %add_ln701, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:252]   --->   Operation 55 'icmp' 'icmp_ln879' <Predicate = (doh_state_load == 1 & tmp_73)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %5, label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:252]   --->   Operation 56 'br' <Predicate = (doh_state_load == 1 & tmp_73)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.72ns)   --->   "%icmp_ln879_8 = icmp eq i4 %add_ln701, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:255]   --->   Operation 57 'icmp' 'icmp_ln879_8' <Predicate = (doh_state_load == 1 & tmp_73 & !icmp_ln879)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_8, label %7, label %._crit_edge138.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:255]   --->   Operation 58 'br' <Predicate = (doh_state_load == 1 & tmp_73 & !icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.73ns)   --->   "store i3 2, i3* @doh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:257]   --->   Operation 59 'store' <Predicate = (doh_state_load == 1 & tmp_73 & !icmp_ln879 & icmp_ln879_8)> <Delay = 0.73>
ST_1 : Operation 60 [1/1] (0.73ns)   --->   "store i3 3, i3* @doh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:254]   --->   Operation 60 'store' <Predicate = (doh_state_load == 1 & tmp_73 & icmp_ln879)> <Delay = 0.73>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "br label %"ipv4_drop_optional_ip_header<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:260]   --->   Operation 61 'br' <Predicate = (doh_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i4P(i4* @rx_process2dropLengt_1, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:214]   --->   Operation 62 'nbreadreq' 'tmp' <Predicate = (doh_state_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge133.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:214]   --->   Operation 63 'br' <Predicate = (doh_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:214]   --->   Operation 64 'nbreadreq' 'tmp_77' <Predicate = (doh_state_load == 0 & tmp)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 65 [1/1] (1.83ns)   --->   "%tmp_V = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* @rx_process2dropLengt_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:216]   --->   Operation 65 'read' 'tmp_V' <Predicate = (doh_state_load == 0 & tmp & tmp_77)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.65ns)   --->   "store i4 %tmp_V, i4* @length_V, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:216]   --->   Operation 66 'store' <Predicate = (doh_state_load == 0 & tmp & tmp_77)> <Delay = 0.65>
ST_1 : Operation 67 [1/1] (0.72ns)   --->   "%icmp_ln879_7 = icmp eq i4 %tmp_V, 5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:235]   --->   Operation 67 'icmp' 'icmp_ln879_7' <Predicate = (doh_state_load == 0 & tmp & tmp_77)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_7, label %._crit_edge136.i, label %._crit_edge135.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:235]   --->   Operation 68 'br' <Predicate = (doh_state_load == 0 & tmp & tmp_77)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:237]   --->   Operation 69 'read' 'empty' <Predicate = (doh_state_load == 0 & tmp & tmp_77 & icmp_ln879_7)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_data_V_51 = extractvalue { i512, i64, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:237]   --->   Operation 70 'extractvalue' 'tmp_data_V_51' <Predicate = (doh_state_load == 0 & tmp & tmp_77 & icmp_ln879_7)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_keep_V_48 = extractvalue { i512, i64, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:237]   --->   Operation 71 'extractvalue' 'tmp_keep_V_48' <Predicate = (doh_state_load == 0 & tmp & tmp_77 & icmp_ln879_7)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln239)   --->   "%tmp_last_V_36 = extractvalue { i512, i64, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:237]   --->   Operation 72 'extractvalue' 'tmp_last_V_36' <Predicate = (doh_state_load == 0 & tmp & tmp_77 & icmp_ln879_7)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.69ns)   --->   "store i512 %tmp_data_V_51, i512* @prevWord_data_V, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:237]   --->   Operation 73 'store' <Predicate = (doh_state_load == 0 & tmp & tmp_77 & icmp_ln879_7)> <Delay = 0.69>
ST_1 : Operation 74 [1/1] (0.69ns)   --->   "store i64 %tmp_keep_V_48, i64* @prevWord_keep_V, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:237]   --->   Operation 74 'store' <Predicate = (doh_state_load == 0 & tmp & tmp_77 & icmp_ln879_7)> <Delay = 0.69>
ST_1 : Operation 75 [1/1] (0.20ns) (out node of the LUT)   --->   "%select_ln239 = select i1 %tmp_last_V_36, i3 -2, i3 -3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:239]   --->   Operation 75 'select' 'select_ln239' <Predicate = (doh_state_load == 0 & tmp & tmp_77 & icmp_ln879_7)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.73ns)   --->   "store i3 %select_ln239, i3* @doh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:238]   --->   Operation 76 'store' <Predicate = (doh_state_load == 0 & tmp & tmp_77 & icmp_ln879_7)> <Delay = 0.73>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "br label %"ipv4_drop_optional_ip_header<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:246]   --->   Operation 77 'br' <Predicate = (doh_state_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_ip2udpFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_ip2udpFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_ip2udpFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_process2dropFifo_1_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_process2dropFifo_2_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_process2dropFifo_s_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* @rx_process2dropLengt_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str213) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:201]   --->   Operation 85 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_106_i = call i352 @_ssdm_op_PartSelect.i352.i512.i32.i32(i512 %p_Val2_s, i32 160, i32 511) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:324]   --->   Operation 86 'partselect' 'p_Result_106_i' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_107_i = call i44 @_ssdm_op_PartSelect.i44.i64.i32.i32(i64 %p_Val2_42, i32 20, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:325]   --->   Operation 87 'partselect' 'p_Result_107_i' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_56 = call i512 @_ssdm_op_BitConcatenate.i512.i160.i352(i160 0, i352 %p_Result_106_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:326]   --->   Operation 88 'bitconcatenate' 'p_Result_56' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_57 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 0, i44 %p_Result_107_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:327]   --->   Operation 89 'bitconcatenate' 'p_Result_57' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ip2udpFifo_V_data, i64* @rx_ip2udpFifo_V_keep, i1* @rx_ip2udpFifo_V_last, i512 %p_Result_56, i64 %p_Result_57, i1 true) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:329]   --->   Operation 90 'write' <Predicate = (doh_state_load == 6)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_i_443 = call i480 @_ssdm_op_PartSelect.i480.i512.i32.i32(i512 %p_Val2_s, i32 32, i32 511) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:315]   --->   Operation 91 'partselect' 'p_Result_i_443' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_103_i = call i60 @_ssdm_op_PartSelect.i60.i64.i32.i32(i64 %p_Val2_42, i32 4, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:316]   --->   Operation 92 'partselect' 'p_Result_103_i' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_54 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i480(i32 0, i480 %p_Result_i_443) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:317]   --->   Operation 93 'bitconcatenate' 'p_Result_54' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_55 = call i64 @_ssdm_op_BitConcatenate.i64.i4.i60(i4 0, i60 %p_Result_103_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:318]   --->   Operation 94 'bitconcatenate' 'p_Result_55' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ip2udpFifo_V_data, i64* @rx_ip2udpFifo_V_keep, i1* @rx_ip2udpFifo_V_last, i512 %p_Result_54, i64 %p_Result_55, i1 true) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:320]   --->   Operation 95 'write' <Predicate = (doh_state_load == 4)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_76, label %19, label %._crit_edge143.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:294]   --->   Operation 96 'br' <Predicate = (doh_state_load == 5)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_115_i = call i352 @_ssdm_op_PartSelect.i352.i512.i32.i32(i512 %p_Val2_s, i32 160, i32 511) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:297]   --->   Operation 97 'partselect' 'p_Result_115_i' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_116_i = call i44 @_ssdm_op_PartSelect.i44.i64.i32.i32(i64 %p_Val2_42, i32 20, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:298]   --->   Operation 98 'partselect' 'p_Result_116_i' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_52 = call i512 @_ssdm_op_BitConcatenate.i512.i160.i352(i160 %trunc_ln647_14, i352 %p_Result_115_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:299]   --->   Operation 99 'bitconcatenate' 'p_Result_52' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_53 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 %trunc_ln647_15, i44 %p_Result_116_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:300]   --->   Operation 100 'bitconcatenate' 'p_Result_53' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.28ns)   --->   "%tmp_last_V_35 = xor i1 %tmp_79, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:301]   --->   Operation 101 'xor' 'tmp_last_V_35' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ip2udpFifo_V_data, i64* @rx_ip2udpFifo_V_keep, i1* @rx_ip2udpFifo_V_last, i512 %p_Result_52, i64 %p_Result_53, i1 %tmp_last_V_35) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:302]   --->   Operation 102 'write' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_79, label %21, label %20" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:304]   --->   Operation 103 'br' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "br label %23" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:307]   --->   Operation 104 'br' <Predicate = (doh_state_load == 5 & tmp_76 & !tmp_79)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "br label %._crit_edge144.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:311]   --->   Operation 105 'br' <Predicate = (doh_state_load == 5 & tmp_76 & tmp_79 & tmp_last_V_38)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "br label %23"   --->   Operation 106 'br' <Predicate = (doh_state_load == 5 & tmp_76 & tmp_79)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "br label %._crit_edge143.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:312]   --->   Operation 107 'br' <Predicate = (doh_state_load == 5 & tmp_76)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_75, label %13, label %._crit_edge141.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:273]   --->   Operation 108 'br' <Predicate = (doh_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_i = call i480 @_ssdm_op_PartSelect.i480.i512.i32.i32(i512 %p_Val2_s, i32 32, i32 511) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:276]   --->   Operation 109 'partselect' 'p_Result_i' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_110_i = call i60 @_ssdm_op_PartSelect.i60.i64.i32.i32(i64 %p_Val2_42, i32 4, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:277]   --->   Operation 110 'partselect' 'p_Result_110_i' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i32.i480(i32 %trunc_ln647, i480 %p_Result_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:278]   --->   Operation 111 'bitconcatenate' 'p_Result_s' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_51 = call i64 @_ssdm_op_BitConcatenate.i64.i4.i60(i4 %trunc_ln647_13, i60 %p_Result_110_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:279]   --->   Operation 112 'bitconcatenate' 'p_Result_51' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.28ns)   --->   "%tmp_last_V_33 = xor i1 %tmp_78, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:280]   --->   Operation 113 'xor' 'tmp_last_V_33' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ip2udpFifo_V_data, i64* @rx_ip2udpFifo_V_keep, i1* @rx_ip2udpFifo_V_last, i512 %p_Result_s, i64 %p_Result_51, i1 %tmp_last_V_33) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 114 'write' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %tmp_78, label %15, label %14" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:283]   --->   Operation 115 'br' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "br label %17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:286]   --->   Operation 116 'br' <Predicate = (doh_state_load == 3 & tmp_75 & !tmp_78)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "br label %._crit_edge142.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:290]   --->   Operation 117 'br' <Predicate = (doh_state_load == 3 & tmp_75 & tmp_78 & tmp_last_V_37)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "br label %17"   --->   Operation 118 'br' <Predicate = (doh_state_load == 3 & tmp_75 & tmp_78)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "br label %._crit_edge141.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:291]   --->   Operation 119 'br' <Predicate = (doh_state_load == 3 & tmp_75)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %tmp_74, label %10, label %._crit_edge139.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:262]   --->   Operation 120 'br' <Predicate = (doh_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ip2udpFifo_V_data, i64* @rx_ip2udpFifo_V_keep, i1* @rx_ip2udpFifo_V_last, i512 %tmp_data_V_46, i64 %tmp_keep_V_43, i1 %tmp_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:265]   --->   Operation 121 'write' <Predicate = (doh_state_load == 2 & tmp_74)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %11, label %._crit_edge140.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:266]   --->   Operation 122 'br' <Predicate = (doh_state_load == 2 & tmp_74)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "br label %._crit_edge140.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:269]   --->   Operation 123 'br' <Predicate = (doh_state_load == 2 & tmp_74 & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "br label %._crit_edge139.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:270]   --->   Operation 124 'br' <Predicate = (doh_state_load == 2 & tmp_74)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_73, label %4, label %._crit_edge137.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:248]   --->   Operation 125 'br' <Predicate = (doh_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "br label %._crit_edge138.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:258]   --->   Operation 126 'br' <Predicate = (doh_state_load == 1 & tmp_73 & !icmp_ln879 & icmp_ln879_8)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 127 'br' <Predicate = (doh_state_load == 1 & tmp_73 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "br label %8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:255]   --->   Operation 128 'br' <Predicate = (doh_state_load == 1 & tmp_73 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge137.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:259]   --->   Operation 129 'br' <Predicate = (doh_state_load == 1 & tmp_73)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %tmp_77, label %2, label %._crit_edge133.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:214]   --->   Operation 130 'br' <Predicate = (doh_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge135.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:243]   --->   Operation 131 'br' <Predicate = (doh_state_load == 0 & tmp & tmp_77 & icmp_ln879_7)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "br label %._crit_edge133.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:245]   --->   Operation 132 'br' <Predicate = (doh_state_load == 0 & tmp & tmp_77)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 133 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	fifo read on port 'rx_process2dropFifo_1_5' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:237) [166]  (1.84 ns)
	'select' operation ('select_ln239', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:239) [172]  (0.208 ns)
	'store' operation ('store_ln238', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:238) of variable 'select_ln239', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:239 on static variable 'doh_state' [173]  (0.731 ns)

 <State 2>: 2.12ns
The critical path consists of the following:
	'xor' operation ('val', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:301) [56]  (0.287 ns)
	fifo write on port 'rx_ip2udpFifo_V_data' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.hpp:302) [57]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
