{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 00:20:51 2009 " "Info: Processing started: Fri Nov 13 00:20:51 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLL_Inst -c PLL_Inst " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PLL_Inst -c PLL_Inst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "clock_enbale PLL_Inst.v(77) " "Warning (10236): Verilog HDL Implicit Net warning at PLL_Inst.v(77): created implicit net for \"clock_enbale\"" {  } { { "RTL/PLL_Inst.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/PLL_Inst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/PLL_Inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Inst " "Info: Found entity 1: PLL_Inst" {  } { { "RTL/PLL_Inst.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "PLL_Inst " "Info: Elaborating entity \"PLL_Inst\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "PLL.v 1 1 " "Warning: Using design file PLL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_U0 " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_U0\"" {  } { { "RTL/PLL_Inst.v" "PLL_U0" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_U0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_U0\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_U0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:PLL_U0\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL.v" 102 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL_Inst.map.smsg " "Info: Generated suppressed messages file D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL_Inst.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Info: Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Allocated 140 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 00:20:54 2009 " "Info: Processing ended: Fri Nov 13 00:20:54 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
