{"vcs1":{"timestamp_begin":1739443543.965347678, "rt":0.26, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739443544.308933890, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739443544.625147261, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739443543.739416905}
{"VCS_COMP_START_TIME": 1739443543.739416905}
{"VCS_COMP_END_TIME": 1739443544.849028792}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265532}}
{"vcselab": {"peak_mem": 150352}}
