<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>EHAL: /Users/hoan/I-SYST/swdev/EHAL/ARM/NXP/include/spi_lpcxx.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../I-SYST_Logo180.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EHAL
   &#160;<span id="projectnumber">0</span>
   </div>
   <div id="projectbrief">Embedded Hardware Abstraction Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d3/d9b/spi__lpcxx_8h_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">spi_lpcxx.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*--------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">File   : spi_lpc11.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">Author : Hoang Nguyen Hoan          Nov. 24, 2011</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">Desc   : Synchronous Serial Port(SSP) implementation on LPC</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">Copyright (c) 2011, I-SYST inc., all rights reserved</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">Permission to use, copy, modify, and distribute this software for any purpose</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">with or without fee is hereby granted, provided that the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">notice and this permission notice appear in all copies, and none of the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">names : I-SYST or its contributors may be used to endorse or</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">promote products derived from this software without specific prior written</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">For info or contributing contact : hnhoan at i-syst dot com</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS&#39;&#39; AND ANY</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">----------------------------------------------------------------------------</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">Modified by         Date            Description</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">Hoan                Feb. 20, 2015   New EHAL</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef __LPCSSP_H__</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define __LPCSSP_H__</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;string.h&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;spi.h&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define LPC_PCLKSEL1_SSP0_MASK  (3 &lt;&lt; 10)   // On PCLKSEL1</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define LPC_PCLKSEL1_SSP0_DIV1  (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define LPC_PCLKSEL1_SSP0_DIV2  (2 &lt;&lt; 10)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define LPC_PCLKSEL1_SSP0_DIV4  (0)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define LPC_PCLKSEL1_SSP0_DIV8  (3 &lt;&lt; 10)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define LPC_PCLKSEL0_SSP1_MASK  (3 &lt;&lt; 20)   // On PCLKSEL0</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define LPC_PCLKSEL0_SSP1_DIV1  (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define LPC_PCLKSEL0_SSP1_DIV2  (2 &lt;&lt; 20)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define LPC_PCLKSEL0_SSP1_DIV4  (0)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define LPC_PCLKSEL0_SSP1_DIV8  (3 &lt;&lt; 20)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// SSP_CR0 register</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define LPCSSP_CR0_FRF_SPI      0</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define LPCSSP_CR0_FRF_TI       0x10</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define LPCSSP_CR0_FRF_MWIRE    0x20</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define LPCSSP_CR0_CPOL_LO      0</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define LPCSSP_CR0_CPOL_HI      0x40</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define LPCSSP_CR0_CPHA_FIRST   0       // Capture data on first clock</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define LPCSSP_CR0_CPHA_SECOND  0x80    // Capture data on second clock</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define LPCSSP_CR0_SCR_MASK     0xff00  // Clock rate mask</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// SSP_CR1 register</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define LPCSSP_CR1_LBM_EN       1       // Enable loop back mode</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define LPCSSP_CR1_SSP_EN       2       // SSP enable</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define LPCSSP_CR1_MS           4       // Master/Slave mode</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define LPCSSP_CR1_MS_MASTER    0</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define LPCSSP_CR1_MS_SLAVE     4</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define LPCSSP_CR1_SOD          8       // Slave output disable</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// SSP DATA register</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define LPCSSP_DR_MASK          0xffff</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// SSP STATUS register</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define LPCSSP_SR_TFE           1       // Transmit FIFO Empty. This bit is 1 the Transmit FIFO is empty</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define LPCSSP_SR_TNF           2       // Transmit FIFO Not Full. This bit is 0 if the Tx FIFO is full</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define LPCSSP_SR_RNE           4       // Receive FIFO Not Empty. This bit is 0 if the Receive FIFO is empty</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define LPCSSP_SR_RFF           8       // Receive FIFO Full. This bit is 1 if the Receive FIFO is full</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define LPCSSP_SR_BSY           0x10    // Busy. This bit is 1 if it is currently sending/receiving a frame</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                        <span class="comment">// and/or the Tx FIFO is not empty</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html">   84</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                        </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#aba23fcb79b38a657f4a52c323be323b2">   85</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#aba23fcb79b38a657f4a52c323be323b2">CR0</a>;              </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a663dc4e9aa10b21cfd7d6700cbc56df6">   86</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a663dc4e9aa10b21cfd7d6700cbc56df6">CR1</a>;              </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a18eeef2e42db89597c94cc2387598c89">   87</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a18eeef2e42db89597c94cc2387598c89">DR</a>;               </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a4247a70df2e31aef9921be2004c575ca">   88</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a4247a70df2e31aef9921be2004c575ca">SR</a>;               </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#ac9ddb52207ae42385b01af1cd22bc2cc">   89</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#ac9ddb52207ae42385b01af1cd22bc2cc">CPSR</a>;             </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a6d59c1545605b425a046926740d96a00">   90</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a6d59c1545605b425a046926740d96a00">IMSC</a>;             </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a488dfb3cf7a81db3ed5212d6e03bac7f">   91</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a488dfb3cf7a81db3ed5212d6e03bac7f">RIS</a>;              </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a21b94ca26ca39336443824f3116baf24">   92</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a21b94ca26ca39336443824f3116baf24">MIS</a>;              </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a6d0a5371463a2292de9735f26ca05c7a">   93</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a6d0a5371463a2292de9735f26ca05c7a">ICR</a>;              </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html">LPCSSPREG</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="../../da/de8/struct_s_s_p_d_e_v.html">   97</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordtype">int</span>         DevNo;          <span class="comment">// SSP device number</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    uint32_t    PClkFreq;       <span class="comment">// Peripheral clock freq in Hz</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html">LPCSSPREG</a>   *pSspReg;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="../../df/dcb/struct_s_p_i_d_e_v.html">SPIDEV</a>      *pSpiDev;       <span class="comment">// Pointer to generic SPI dev. data</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;} <a class="code" href="../../da/de8/struct_s_s_p_d_e_v.html">SSPDEV</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> LpcSSPDisable(<a class="code" href="../../df/dcf/struct____device__intrf.html">DEVINTRF</a> *pDev) {}</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> LpcSSPEnable(<a class="code" href="../../df/dcf/struct____device__intrf.html">DEVINTRF</a> *pDev) {}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// Get current data rate in bits/sec (Hz)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keywordtype">int</span> LpcSSPGetRate(<a class="code" href="../../df/dcf/struct____device__intrf.html">DEVINTRF</a> *pDev);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// Set data rate in bits/sec (Hz)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keywordtype">int</span> LpcSSPSetRate(<a class="code" href="../../df/dcf/struct____device__intrf.html">DEVINTRF</a> *pDev, <span class="keywordtype">int</span> DataRate);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// Initiate receive</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keywordtype">bool</span> LpcSSPStartRx(<a class="code" href="../../df/dcf/struct____device__intrf.html">DEVINTRF</a> *pDev, <span class="keywordtype">int</span> DevAddr);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">// Receive Data only, no Start/Stop condition</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keywordtype">int</span> LpcSSPRxData(<a class="code" href="../../df/dcf/struct____device__intrf.html">DEVINTRF</a> *pDev, uint8_t *pBuff, <span class="keywordtype">int</span> BuffLen);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// Stop receive</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keywordtype">void</span> LpcSSPStopRx(<a class="code" href="../../df/dcf/struct____device__intrf.html">DEVINTRF</a> *pDev);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// Receive stream</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">//int LpcSSPRx(SSPDEV *pDev, int DevAddr, uint8_t *pBuff, int BuffLen);</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// Initiate transmit</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keywordtype">bool</span> LpcSSPStartTx(<a class="code" href="../../df/dcf/struct____device__intrf.html">DEVINTRF</a> *pDev, <span class="keywordtype">int</span> DevAddr);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// Transmit Data only, no Start/Stop condition</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keywordtype">int</span> LpcSSPTxData(<a class="code" href="../../df/dcf/struct____device__intrf.html">DEVINTRF</a> *pDev, uint8_t *pData, <span class="keywordtype">int</span> DataLen);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">// Stop transmit</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keywordtype">void</span> LpcSSPStopTx(<a class="code" href="../../df/dcf/struct____device__intrf.html">DEVINTRF</a> *pDev);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// Transmit stream</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//int LpcSSPTx(SSPDEV *pDev, int DevAddr, uint8_t *pData, int DataLen);</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keywordtype">bool</span> LpcSSPWaitBusy(<a class="code" href="../../da/de8/struct_s_s_p_d_e_v.html">SSPDEV</a> *pDev, <span class="keywordtype">int</span> TimeoutCnt);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keywordtype">bool</span> LpcSSPWaitRxFifo(<a class="code" href="../../da/de8/struct_s_s_p_d_e_v.html">SSPDEV</a> *pDev, <span class="keywordtype">int</span> TimeoutCnt);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="keywordtype">bool</span> LpcSSPWaitTxFifo(<a class="code" href="../../da/de8/struct_s_s_p_d_e_v.html">SSPDEV</a> *pDev, <span class="keywordtype">int</span> TimeoutCnt);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#endif // __cplusplus</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#endif // __LPCSSP_H__</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="ttc" id="struct_l_p_c_s_s_p_r_e_g_html_a6d0a5371463a2292de9735f26ca05c7a"><div class="ttname"><a href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a6d0a5371463a2292de9735f26ca05c7a">LPCSSPREG::ICR</a></div><div class="ttdeci">volatile uint32_t ICR</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9b/spi__lpcxx_8h_source.html#l00093">spi_lpcxx.h:93</a></div></div>
<div class="ttc" id="struct_l_p_c_s_s_p_r_e_g_html"><div class="ttname"><a href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html">LPCSSPREG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9b/spi__lpcxx_8h_source.html#l00084">spi_lpcxx.h:84</a></div></div>
<div class="ttc" id="struct_l_p_c_s_s_p_r_e_g_html_a6d59c1545605b425a046926740d96a00"><div class="ttname"><a href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a6d59c1545605b425a046926740d96a00">LPCSSPREG::IMSC</a></div><div class="ttdeci">volatile uint32_t IMSC</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9b/spi__lpcxx_8h_source.html#l00090">spi_lpcxx.h:90</a></div></div>
<div class="ttc" id="struct____device__intrf_html"><div class="ttname"><a href="../../df/dcf/struct____device__intrf.html">__device_intrf</a></div><div class="ttdoc">Device interface data structure. </div><div class="ttdef"><b>Definition:</b> <a href="../../de/d16/device__intrf_8h_source.html#l00097">device_intrf.h:97</a></div></div>
<div class="ttc" id="struct_l_p_c_s_s_p_r_e_g_html_a488dfb3cf7a81db3ed5212d6e03bac7f"><div class="ttname"><a href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a488dfb3cf7a81db3ed5212d6e03bac7f">LPCSSPREG::RIS</a></div><div class="ttdeci">volatile uint32_t RIS</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9b/spi__lpcxx_8h_source.html#l00091">spi_lpcxx.h:91</a></div></div>
<div class="ttc" id="struct_s_s_p_d_e_v_html"><div class="ttname"><a href="../../da/de8/struct_s_s_p_d_e_v.html">SSPDEV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9b/spi__lpcxx_8h_source.html#l00097">spi_lpcxx.h:97</a></div></div>
<div class="ttc" id="struct_l_p_c_s_s_p_r_e_g_html_a663dc4e9aa10b21cfd7d6700cbc56df6"><div class="ttname"><a href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a663dc4e9aa10b21cfd7d6700cbc56df6">LPCSSPREG::CR1</a></div><div class="ttdeci">volatile uint32_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9b/spi__lpcxx_8h_source.html#l00086">spi_lpcxx.h:86</a></div></div>
<div class="ttc" id="struct_l_p_c_s_s_p_r_e_g_html_ac9ddb52207ae42385b01af1cd22bc2cc"><div class="ttname"><a href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#ac9ddb52207ae42385b01af1cd22bc2cc">LPCSSPREG::CPSR</a></div><div class="ttdeci">volatile uint32_t CPSR</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9b/spi__lpcxx_8h_source.html#l00089">spi_lpcxx.h:89</a></div></div>
<div class="ttc" id="struct_s_p_i_d_e_v_html"><div class="ttname"><a href="../../df/dcb/struct_s_p_i_d_e_v.html">SPIDEV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d87/spi_8h_source.html#l00111">spi.h:111</a></div></div>
<div class="ttc" id="struct_l_p_c_s_s_p_r_e_g_html_a21b94ca26ca39336443824f3116baf24"><div class="ttname"><a href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a21b94ca26ca39336443824f3116baf24">LPCSSPREG::MIS</a></div><div class="ttdeci">volatile uint32_t MIS</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9b/spi__lpcxx_8h_source.html#l00092">spi_lpcxx.h:92</a></div></div>
<div class="ttc" id="struct_l_p_c_s_s_p_r_e_g_html_aba23fcb79b38a657f4a52c323be323b2"><div class="ttname"><a href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#aba23fcb79b38a657f4a52c323be323b2">LPCSSPREG::CR0</a></div><div class="ttdeci">volatile uint32_t CR0</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9b/spi__lpcxx_8h_source.html#l00085">spi_lpcxx.h:85</a></div></div>
<div class="ttc" id="struct_l_p_c_s_s_p_r_e_g_html_a18eeef2e42db89597c94cc2387598c89"><div class="ttname"><a href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a18eeef2e42db89597c94cc2387598c89">LPCSSPREG::DR</a></div><div class="ttdeci">volatile uint32_t DR</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9b/spi__lpcxx_8h_source.html#l00087">spi_lpcxx.h:87</a></div></div>
<div class="ttc" id="struct_l_p_c_s_s_p_r_e_g_html_a4247a70df2e31aef9921be2004c575ca"><div class="ttname"><a href="../../d9/d78/struct_l_p_c_s_s_p_r_e_g.html#a4247a70df2e31aef9921be2004c575ca">LPCSSPREG::SR</a></div><div class="ttdeci">volatile uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9b/spi__lpcxx_8h_source.html#l00088">spi_lpcxx.h:88</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_a257c1611ce2cc498c92d530b3878049.html">ARM</a></li><li class="navelem"><a class="el" href="../../dir_02825ef91e65fcdff755263e149faa75.html">NXP</a></li><li class="navelem"><a class="el" href="../../dir_d2c5031a07ea52a57dc06cd368175ecc.html">include</a></li><li class="navelem"><b>spi_lpcxx.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
