0.6
2019.1
May 24 2019
14:51:52
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/WishboneInterconnect/wb_intercon.sv,1751622511,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/WishboneInterconnect/wishbone_controller.sv,,wb_intercon,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v,1751544158,verilog,,,,wb_mux,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/WishboneInterconnect/wishbone_controller.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/testbench/rv32i_soc_tb.sv,,wishbone_controller,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alignment_units.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alu.sv,,load_aligner;store_aligner,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alu.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alu_control.sv,,alu;n_bit_add_sub,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alu_control.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/branch_controller.sv,,alu_control,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/branch_controller.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/busy_registers.sv,,branch_controller,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/control_unit.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/core_dbg_fsm.sv,,control_unit,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/core_dbg_fsm.sv,1751693499,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/data_mem.sv,,core_dbg_fsm,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/data_mem.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/data_path.sv,,data_mem,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/data_path.sv,1752061755,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/debug_pkg.sv,,data_path,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/forwarding_unit.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/block_sqrt/fp_sqrt_Multicycle.sv,,forwarding_unit,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/block_sqrt/Register.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/testbench/SimJTAG.sv,,Register,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/block_sqrt/fp_sqrt_Multicycle.sv,1752062147,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fpu.sv,,fp_sqrt_Multicycle,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/FP_add_sub_top.sv,1752061880,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/FP_busy_registers.sv,,FP_add_sub,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/add_sub_FP.sv,1752061677,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alignment_units.sv,,add_sub_FP,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/extract_align_FP.sv,1752079689,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/fdiv.sv,,extract_align_FP,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/normalize_FP.sv,1752089122,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/pipeline_controller.sv,,normalize_FP,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/round_FP.sv,1752088652,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/rv32i_soc.sv,,round_FP,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/FP_converter.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/FP_final_multiplier.sv,,FP_converter,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/float2int.sv,1752062113,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/float2ints.sv,,float2int,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/float2ints.sv,1752061677,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/forwarding_unit.sv,,float2ints,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/int2float.sv,1752061677,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/int2floats.sv,,int2float,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/int2floats.sv,1752061677,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/int_units/int_div_rem.sv,,int2floats,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fpu.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/gpio/gpio_top.sv,,fpu,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/FP_busy_registers.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/FP_converter.sv,,FP_busy_registers,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/busy_registers.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/clear_units_decoder.sv,,busy_registers;d_flip_flop_wclr;n_bits_decoder,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/clear_units_decoder.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/control_unit.sv,,clear_units_decoder,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/n_bit_delayer.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/normalize_FP.sv,,n_bit_delayer;n_bit_delayer_pipeline_signals,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/value_capture.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/WishboneInterconnect/wb_intercon.sv,,value_capture,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/hazard_controller.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/imm_gen.sv,,hazard_handler,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/imm_gen.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/int2float.sv,,imm_gen,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/lib.sv,1751544158,systemVerilog,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/WishboneInterconnect/wb_intercon.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/WishboneInterconnect/wishbone_controller.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alignment_units.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alu.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alu_control.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/branch_controller.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/control_unit.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/core_dbg_fsm.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/data_mem.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/data_path.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/forwarding_unit.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/block_sqrt/Register.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/block_sqrt/fp_sqrt_Multicycle.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/FP_add_sub_top.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/add_sub_FP.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/extract_align_FP.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/normalize_FP.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/round_FP.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/FP_converter.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/float2int.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/float2ints.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/int2float.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/int2floats.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fpu.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/FP_busy_registers.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/busy_registers.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/clear_units_decoder.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/n_bit_delayer.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/value_capture.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/hazard_controller.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/imm_gen.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/linearization.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/main_control.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/pipeline_controller.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/program_counter.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/FP_final_multiplier.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/R4_unit.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/fdiv.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/int_units/int_div_rem.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/int_units/int_mul.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/P_Decoder.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/priority_controller.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/priority_mux.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/reg_file.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/rv32i_top.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/io_mux.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/rom/rom.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/rv32i_soc.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/debug_top.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/dm.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/dtm.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/gpio/gpio_top.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/spi/simple_spi.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/testbench/SimJTAG.sv;/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/testbench/rv32i_soc_tb.sv,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/FP_add_sub_top.sv,,$unit_lib_sv;mux2x1;mux3x1;mux4x1;n_bit_dec;n_bit_dec_with_en;n_bit_reg;n_bit_reg_wclr;one_hot_mux2x1;one_hot_mux3x1;one_hot_mux4x1;riscv_types,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/linearization.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/main_control.sv,,linearization,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/main_control.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/n_bit_delayer.sv,,decode_control,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/pipeline_controller.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/priority_controller.sv,,pipeline_controller,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/program_counter.sv,1751693250,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/reg_file.sv,,program_counter,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/FP_final_multiplier.sv,1752062046,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/P_Decoder.sv,,FP_final_Multiplier,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/R4_unit.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/block_sqrt/Register.sv,,R4_Unit,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/fdiv.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/float2int.sv,,fdiv,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/int_units/int_div_rem.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/int_units/int_mul.sv,,int_div_rem,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/int_units/int_mul.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/io_mux.sv,,int_mul,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/P_Decoder.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/R4_unit.sv,,P_Decoder,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/priority_controller.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/priority_mux.sv,,priority_controller,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/priority_mux.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/program_counter.sv,,priority_mux,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/reg_file.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/rom/rom.sv,,reg_file,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/rv32i_top.sv,1751616992,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/spi/simple_spi.sv,,rv32i,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/io_mux.sv,1751614748,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/linearization.sv,,io_mux,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/rom/rom.sv,1751692665,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/round_FP.sv,,rom,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/rv32i_soc.sv,1752061755,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/rv32i_top.sv,,rv32i_soc,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/debug_pkg.sv,1751544158,systemVerilog,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/lib.sv,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/debug_top.sv,,common_pkg;debug_pkg,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/debug_top.sv,1751614693,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/dm.sv,,debug_top;dmi_to_dm_sync,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/dm.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/dtm.sv,,dm,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/dtm.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/extract_align_FP.sv,,dtm,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/gpio/gpio_top.sv,1751692462,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/hazard_controller.sv,,gpio_top,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/rtl/i2c_master_bit_ctrl.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/rtl/i2c_master_byte_ctrl.v,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/rtl/i2c_master_defines.v,i2c_master_bit_ctrl,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/rtl/i2c_master_byte_ctrl.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/rtl/i2c_master_top.v,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/rtl/i2c_master_defines.v,i2c_master_byte_ctrl,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/rtl/i2c_master_defines.v,1751613985,verilog,,,,,,,,,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/rtl/i2c_master_top.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/ptc/ptc_top.v,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/rtl/i2c_master_defines.v,i2c_master_top,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/ptc/ptc_defines.v,1751613985,verilog,,,,,,,,,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/ptc/ptc_top.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/raminfr.v,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/ptc/ptc_defines.v,ptc_top,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/spi/fifo4.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/rtl/i2c_master_bit_ctrl.v,,fifo4,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/spi/simple_spi.sv,1751613985,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/value_capture.sv,,simple_spi,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/raminfr.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_receiver.v,,raminfr,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_defines.v,1751613985,verilog,,,,,,,,,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_receiver.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_regs.v,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_defines.v,uart_receiver,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_regs.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_rfifo.v,,uart_regs,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_rfifo.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_sync_flops.v,,uart_rfifo,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_sync_flops.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_tfifo.v,,uart_sync_flops,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_tfifo.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_top.v,,uart_tfifo,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_top.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_transmitter.v,,uart_top,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_transmitter.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_wb.v,,uart_transmitter,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/uart/uart_wb.v,1751613985,verilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v,,uart_wb,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/testbench/SimJTAG.sv,1751544158,systemVerilog,,/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/add_sub_FP.sv,,SimJTAG,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/testbench/rv32i_soc_tb.sv,1751692462,systemVerilog,,,,rv32i_soc_tb,,,../../../../../src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/i2c/software/include;../../../../../src/RV32_SoC/testbench,VIVADO_SIM=,,,,
/home/it/rv32imf/jtag_pd_verif/vivado_proj/vivado_proj.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
