$comment
	File created using the following command:
		vcd file DSDAssingnment4.msim.vcd -direction
$end
$date
	Mon Oct 06 10:20:56 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module lfsr_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 1 " L $end
$var reg 3 # R [0:2] $end
$var wire 1 $ Q [0] $end
$var wire 1 % Q [1] $end
$var wire 1 & Q [2] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 / ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 0 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 1 Q[2]~output_o $end
$var wire 1 2 Q[1]~output_o $end
$var wire 1 3 Q[0]~output_o $end
$var wire 1 4 Clock~input_o $end
$var wire 1 5 Clock~inputclkctrl_outclk $end
$var wire 1 6 L~input_o $end
$var wire 1 7 R[2]~input_o $end
$var wire 1 8 Q~0_combout $end
$var wire 1 9 Q[2]~reg0_q $end
$var wire 1 : R[1]~input_o $end
$var wire 1 ; Q~1_combout $end
$var wire 1 < Q[1]~reg0_q $end
$var wire 1 = R[0]~input_o $end
$var wire 1 > Q~2_combout $end
$var wire 1 ? Q[0]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b1 #
0&
0%
0$
0'
1(
x)
1*
1+
1,
0-
z.
z/
z0
01
02
03
04
05
16
17
18
09
0:
0;
0<
0=
0>
0?
$end
#5000
1!
14
15
19
11
1&
#10000
0"
0!
04
06
05
1>
08
#15000
1!
14
15
1?
09
01
13
1$
0&
0>
#20000
0!
04
05
#25000
1!
14
15
0?
03
0$
#30000
0!
04
05
#35000
1!
14
15
#40000
0!
04
05
#45000
1!
14
15
#50000
0!
04
05
#55000
1!
14
15
#60000
0!
04
05
#65000
1!
14
15
#70000
0!
04
05
#75000
1!
14
15
#80000
0!
04
05
#85000
1!
14
15
#90000
0!
04
05
#95000
1!
14
15
#100000
