$date
	Wed May 28 15:25:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_interface $end
$var reg 1 ! clk $end
$var reg 16 " counter [15:0] $end
$var reg 16 # data_in [15:0] $end
$var reg 1 $ rst $end
$scope module interface $end
$var wire 1 ! clk $end
$var wire 16 % data [15:0] $end
$var wire 1 $ rst $end
$var reg 10 & buffer0 [9:0] $end
$var reg 10 ' buffer1 [9:0] $end
$var reg 10 ( buffer_aux [9:0] $end
$var reg 3 ) counter [2:0] $end
$var reg 1 * valid_data0 $end
$var reg 1 + valid_data1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
bx )
bx (
bx '
bx &
b0 %
1$
b0 #
b0 "
0!
$end
#2
b0 )
0+
0*
b0 (
b0 '
b0 &
b1 "
b1111111111111111 #
b1111111111111111 %
0$
1!
#4
0!
#6
b10 "
b1 )
1*
b111111 '
b1111111111 &
1!
#8
0!
#10
b10 )
1+
b11 (
b1111111111 '
b11 "
1!
#12
0!
#14
b100 "
b11 )
0+
0*
b11111111 &
1!
#16
0!
#18
b100 )
1+
1*
b1111 (
b1111111111 &
b101 "
1!
#20
0!
#22
b110 "
b0 )
b1111111111 &
1!
#24
0!
#26
b1 )
0+
b111111 '
b111 "
1!
#28
0!
#30
b1000 "
b10 )
1+
b11 (
b1111111111 '
1!
#32
0!
#34
b11 )
0+
0*
b11111111 &
b1001 "
1!
