$date
	Sat Jan 07 19:51:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module signal_generator_tb $end
$var wire 1 ! reg_write $end
$var wire 1 " reg_read $end
$var wire 1 # push_s $end
$var wire 1 $ pop_s $end
$var wire 1 % pc_write $end
$var wire 1 & pc_read $end
$var wire 1 ' mem_write $end
$var wire 1 ( mem_read $end
$var wire 1 ) instruction_end $end
$var wire 1 * fetch $end
$var wire 1 + decode $end
$var wire 1 , alu_control $end
$var reg 1 - alu $end
$var reg 1 . be $end
$var reg 1 / halted $end
$var reg 1 0 jump $end
$var reg 1 1 ld $end
$var reg 1 2 pop $end
$var reg 1 3 push $end
$var reg 1 4 st $end
$var reg 3 5 state [2:0] $end
$scope module generator $end
$var wire 1 - alu $end
$var wire 1 , alu_control $end
$var wire 1 . be $end
$var wire 1 + decode $end
$var wire 1 * fetch $end
$var wire 1 / halted $end
$var wire 1 ) instruction_end $end
$var wire 1 0 jump $end
$var wire 1 1 ld $end
$var wire 1 ( mem_read $end
$var wire 1 ' mem_write $end
$var wire 1 & pc_read $end
$var wire 1 % pc_write $end
$var wire 1 2 pop $end
$var wire 1 $ pop_s $end
$var wire 1 3 push $end
$var wire 1 # push_s $end
$var wire 1 " reg_read $end
$var wire 1 ! reg_write $end
$var wire 1 6 s0 $end
$var wire 1 7 s1 $end
$var wire 1 8 s2 $end
$var wire 1 4 st $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
08
07
06
b0 5
04
03
02
01
00
1/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2
1*
0/
#4
1-
#6
11
0-
#8
14
01
#10
13
04
#12
12
03
#14
10
02
#16
1.
00
#18
0*
16
1/
0.
b1 5
#20
1+
0/
#22
1-
#24
11
0-
#26
14
01
#28
13
04
#30
12
03
#32
10
02
#34
1.
00
#36
0+
17
06
1/
0.
b10 5
#38
0/
#40
1"
1-
#42
0"
1(
11
0-
#44
1"
0(
14
01
#46
13
04
#48
0"
1(
1$
12
03
#50
0(
1&
0$
10
02
#52
1"
0&
1.
00
#54
0"
16
1/
0.
b11 5
#56
1,
0/
#58
1-
#60
11
0-
#62
14
01
#64
13
04
#66
12
03
#68
10
02
#70
1.
00
#72
0,
18
07
06
1/
0.
b100 5
#74
1)
0/
#76
1!
1-
#78
11
0-
#80
0!
1'
14
01
#82
1#
13
04
#84
1!
0'
0#
12
03
#86
1%
0!
10
02
#88
1.
00
#90
0%
0)
16
b101 5
