$date
	Thu Jan  9 12:55:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! sum [7:0] $end
$var wire 1 " carry_out $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % carry_in $end
$scope module uut $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 1 % carry_in $end
$var wire 8 ( sum [7:0] $end
$var wire 1 " carry_out $end
$var wire 9 ) carry [8:0] $end
$scope begin fa_loop[0] $end
$var wire 1 * t1 $end
$var wire 1 + t2 $end
$var wire 1 , t3 $end
$upscope $end
$scope begin fa_loop[1] $end
$var wire 1 - t1 $end
$var wire 1 . t2 $end
$var wire 1 / t3 $end
$upscope $end
$scope begin fa_loop[2] $end
$var wire 1 0 t1 $end
$var wire 1 1 t2 $end
$var wire 1 2 t3 $end
$upscope $end
$scope begin fa_loop[3] $end
$var wire 1 3 t1 $end
$var wire 1 4 t2 $end
$var wire 1 5 t3 $end
$upscope $end
$scope begin fa_loop[4] $end
$var wire 1 6 t1 $end
$var wire 1 7 t2 $end
$var wire 1 8 t3 $end
$upscope $end
$scope begin fa_loop[5] $end
$var wire 1 9 t1 $end
$var wire 1 : t2 $end
$var wire 1 ; t3 $end
$upscope $end
$scope begin fa_loop[6] $end
$var wire 1 < t1 $end
$var wire 1 = t2 $end
$var wire 1 > t3 $end
$upscope $end
$scope begin fa_loop[7] $end
$var wire 1 ? t1 $end
$var wire 1 @ t2 $end
$var wire 1 A t3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b11111111 !
b11111111 (
1*
10
16
1<
1-
13
19
1?
b1010101 $
b1010101 '
b10101010 #
b10101010 &
#20
1"
1A
1>
1;
18
15
12
1/
b0 !
b0 (
b111111110 )
0*
1+
b1 $
b1 '
b11111111 #
b11111111 &
#30
0"
0A
0>
0;
08
05
02
0/
b11111111 !
b11111111 (
b0 )
1*
0+
b1111 $
b1111 '
b11110000 #
b11110000 &
#40
b1 !
b1 (
0*
0-
00
03
06
09
0<
0?
b1 )
1%
b0 $
b0 '
b0 #
b0 &
#50
b11111111 !
b11111111 (
1"
b111111111 )
1+
1.
11
14
17
1:
1=
1@
b11111111 $
b11111111 '
b11111111 #
b11111111 &
#60
