{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638758051229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638758051252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 21:34:10 2021 " "Processing started: Sun Dec 05 21:34:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638758051252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638758051252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638758051252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638758052389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-arch " "Found design unit 1: processor-arch" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638758073399 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638758073399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638758073399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638758073481 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inst_out processor.vhd(10) " "VHDL Signal Declaration warning at processor.vhd(10): used implicit default value for signal \"inst_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638758073485 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_reg1_out processor.vhd(11) " "VHDL Signal Declaration warning at processor.vhd(11): used implicit default value for signal \"read_reg1_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638758073485 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_reg2_out processor.vhd(12) " "VHDL Signal Declaration warning at processor.vhd(12): used implicit default value for signal \"read_reg2_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638758073486 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_reg_out processor.vhd(13) " "VHDL Signal Declaration warning at processor.vhd(13): used implicit default value for signal \"write_reg_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638758073486 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_data1_out processor.vhd(14) " "VHDL Signal Declaration warning at processor.vhd(14): used implicit default value for signal \"read_data1_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638758073486 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_data2_out processor.vhd(15) " "VHDL Signal Declaration warning at processor.vhd(15): used implicit default value for signal \"read_data2_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638758073487 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_data_out processor.vhd(16) " "VHDL Signal Declaration warning at processor.vhd(16): used implicit default value for signal \"write_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638758073487 "|processor"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pc0 pc " "Node instance \"pc0\" instantiates undefined entity \"pc\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "processor.vhd" "pc0" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 38 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1638758073548 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5007 " "Peak virtual memory: 5007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638758073738 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 05 21:34:33 2021 " "Processing ended: Sun Dec 05 21:34:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638758073738 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638758073738 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638758073738 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638758073738 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638758074492 ""}
