{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592818879097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592818879098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 17:41:18 2020 " "Processing started: Mon Jun 22 17:41:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592818879098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592818879098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off num_switch -c num_switch " "Command: quartus_map --read_settings_files=on --write_settings_files=off num_switch -c num_switch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592818879098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1592818879462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_switch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file num_switch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 num_switch " "Found entity 1: num_switch" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592818879519 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "num_switch " "Elaborating entity \"num_switch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592818879546 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "y1\[3..0\] y " "Bus \"y1\[3..0\]\" found using same base name as \"y\", which might lead to a name conflict." {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 120 328 464 344 "inst8" "" } { 120 328 464 344 "inst8" "" } { 120 328 464 344 "inst8" "" } { 120 328 464 344 "inst8" "" } { 120 328 464 344 "inst8" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592818879547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "y2\[3..0\] y " "Bus \"y2\[3..0\]\" found using same base name as \"y\", which might lead to a name conflict." {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 120 328 464 344 "inst8" "" } { 120 328 464 344 "inst8" "" } { 120 328 464 344 "inst8" "" } { 120 328 464 344 "inst8" "" } { 120 328 464 344 "inst8" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592818879547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "y3\[3..0\] y " "Bus \"y3\[3..0\]\" found using same base name as \"y\", which might lead to a name conflict." {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 120 328 464 344 "inst8" "" } { 120 328 464 344 "inst8" "" } { 120 328 464 344 "inst8" "" } { 120 328 464 344 "inst8" "" } { 120 328 464 344 "inst8" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592818879547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y " "Converted elements in bus name \"y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y\[3..0\] y3..0 " "Converted element name(s) from \"y\[3..0\]\" to \"y3..0\"" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 120 328 464 344 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879547 ""}  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 120 328 464 344 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592818879547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y1 " "Converted elements in bus name \"y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y1\[3..0\] y13..0 " "Converted element name(s) from \"y1\[3..0\]\" to \"y13..0\"" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 120 328 464 344 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879547 ""}  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 120 328 464 344 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592818879547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y2 " "Converted elements in bus name \"y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y2\[3..0\] y23..0 " "Converted element name(s) from \"y2\[3..0\]\" to \"y23..0\"" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 120 328 464 344 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879547 ""}  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 120 328 464 344 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592818879547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y3 " "Converted elements in bus name \"y3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y3\[3..0\] y33..0 " "Converted element name(s) from \"y3\[3..0\]\" to \"y33..0\"" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 120 328 464 344 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879547 ""}  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 120 328 464 344 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592818879547 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "clk_gen inst4 " "Block or symbol \"clk_gen\" of instance \"inst4\" overlaps another block or symbol" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 24 128 248 152 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1592818879548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_num_compare.vhd 2 1 " "Using design file bus_num_compare.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_num_compare-bruh " "Found design unit 1: bus_num_compare-bruh" {  } { { "bus_num_compare.vhd" "" { Text "C:/altera/13.1/number_switch/bus_num_compare.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879891 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_num_compare " "Found entity 1: bus_num_compare" {  } { { "bus_num_compare.vhd" "" { Text "C:/altera/13.1/number_switch/bus_num_compare.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818879891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_num_compare bus_num_compare:inst " "Elaborating entity \"bus_num_compare\" for hierarchy \"bus_num_compare:inst\"" {  } { { "num_switch.bdf" "inst" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 104 560 744 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879895 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp bus_num_compare.vhd(27) " "VHDL Process Statement warning at bus_num_compare.vhd(27): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bus_num_compare.vhd" "" { Text "C:/altera/13.1/number_switch/bus_num_compare.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592818879897 "|num_switch|bus_num_compare:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "C:/altera/13.1/number_switch/clk_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818879908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst4 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst4\"" {  } { { "num_switch.bdf" "inst4" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 24 128 248 152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879909 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/13.1/number_switch/div10_t.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818879918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst4\|div10_t:inst3 " "Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst4\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "C:/altera/13.1/number_switch/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switchnum.bdf 1 1 " "Using design file switchnum.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchNum " "Found entity 1: SwitchNum" {  } { { "switchnum.bdf" "" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818879934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchNum SwitchNum:inst8 " "Elaborating entity \"SwitchNum\" for hierarchy \"SwitchNum:inst8\"" {  } { { "num_switch.bdf" "inst8" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 120 328 464 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879935 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "y1\[3..0\] y " "Bus \"y1\[3..0\]\" found using same base name as \"y\", which might lead to a name conflict." {  } { { "switchnum.bdf" "" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 144 1016 1192 160 "y1\[3..0\]" "" } { 144 1016 1192 160 "y1\[3..0\]" "" } { 144 1016 1192 160 "y1\[3..0\]" "" } { 144 1016 1192 160 "y1\[3..0\]" "" } { 144 1016 1192 160 "y1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592818879937 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "y2\[3..0\] y " "Bus \"y2\[3..0\]\" found using same base name as \"y\", which might lead to a name conflict." {  } { { "switchnum.bdf" "" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 224 1016 1192 240 "y2\[3..0\]" "" } { 224 1016 1192 240 "y2\[3..0\]" "" } { 224 1016 1192 240 "y2\[3..0\]" "" } { 224 1016 1192 240 "y2\[3..0\]" "" } { 224 1016 1192 240 "y2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592818879937 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "y3\[3..0\] y " "Bus \"y3\[3..0\]\" found using same base name as \"y\", which might lead to a name conflict." {  } { { "switchnum.bdf" "" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 304 1016 1192 320 "y3\[3..0\]" "" } { 304 1016 1192 320 "y3\[3..0\]" "" } { 304 1016 1192 320 "y3\[3..0\]" "" } { 304 1016 1192 320 "y3\[3..0\]" "" } { 304 1016 1192 320 "y3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592818879937 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y " "Converted elements in bus name \"y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y\[3..0\] y3..0 " "Converted element name(s) from \"y\[3..0\]\" to \"y3..0\"" {  } { { "switchnum.bdf" "" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 64 1016 1192 80 "y\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879937 ""}  } { { "switchnum.bdf" "" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 64 1016 1192 80 "y\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592818879937 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y1 " "Converted elements in bus name \"y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y1\[3..0\] y13..0 " "Converted element name(s) from \"y1\[3..0\]\" to \"y13..0\"" {  } { { "switchnum.bdf" "" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 144 1016 1192 160 "y1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879937 ""}  } { { "switchnum.bdf" "" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 144 1016 1192 160 "y1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592818879937 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y2 " "Converted elements in bus name \"y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y2\[3..0\] y23..0 " "Converted element name(s) from \"y2\[3..0\]\" to \"y23..0\"" {  } { { "switchnum.bdf" "" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 224 1016 1192 240 "y2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879937 ""}  } { { "switchnum.bdf" "" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 224 1016 1192 240 "y2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592818879937 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y3 " "Converted elements in bus name \"y3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y3\[3..0\] y33..0 " "Converted element name(s) from \"y3\[3..0\]\" to \"y33..0\"" {  } { { "switchnum.bdf" "" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 304 1016 1192 320 "y3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879938 ""}  } { { "switchnum.bdf" "" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 304 1016 1192 320 "y3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592818879938 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debug.vhd 2 1 " "Using design file debug.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debug-bruh " "Found design unit 1: Debug-bruh" {  } { { "debug.vhd" "" { Text "C:/altera/13.1/number_switch/debug.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879946 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debug " "Found entity 1: Debug" {  } { { "debug.vhd" "" { Text "C:/altera/13.1/number_switch/debug.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818879946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debug SwitchNum:inst8\|Debug:inst12 " "Elaborating entity \"Debug\" for hierarchy \"SwitchNum:inst8\|Debug:inst12\"" {  } { { "switchnum.bdf" "inst12" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 40 856 1016 120 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879947 ""}
{ "Warning" "WSGN_SEARCH_FILE" "change.vhd 2 1 " "Using design file change.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Change-bruh " "Found design unit 1: Change-bruh" {  } { { "change.vhd" "" { Text "C:/altera/13.1/number_switch/change.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879956 ""} { "Info" "ISGN_ENTITY_NAME" "1 Change " "Found entity 1: Change" {  } { { "change.vhd" "" { Text "C:/altera/13.1/number_switch/change.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879956 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818879956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Change SwitchNum:inst8\|Change:inst1 " "Elaborating entity \"Change\" for hierarchy \"SwitchNum:inst8\|Change:inst1\"" {  } { { "switchnum.bdf" "inst1" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 40 696 856 120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879957 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y2 change.vhd(9) " "VHDL Signal Declaration warning at change.vhd(9): used implicit default value for signal \"y2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "change.vhd" "" { Text "C:/altera/13.1/number_switch/change.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1592818879957 "|num_switch|SwitchNum:inst8|Change:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "onoff.vhd 2 1 " "Using design file onoff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnOff-bruh " "Found design unit 1: OnOff-bruh" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879965 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnOff " "Found entity 1: OnOff" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818879965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOff SwitchNum:inst8\|OnOff:inst " "Elaborating entity \"OnOff\" for hierarchy \"SwitchNum:inst8\|OnOff:inst\"" {  } { { "switchnum.bdf" "inst" { Schematic "C:/altera/13.1/number_switch/switchnum.bdf" { { 48 344 488 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879966 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y1 onoff.vhd(16) " "VHDL Process Statement warning at onoff.vhd(16): inferring latch(es) for signal or variable \"y1\", which holds its previous value in one or more paths through the process" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1592818879967 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y2 onoff.vhd(16) " "VHDL Process Statement warning at onoff.vhd(16): inferring latch(es) for signal or variable \"y2\", which holds its previous value in one or more paths through the process" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1592818879967 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y3 onoff.vhd(16) " "VHDL Process Statement warning at onoff.vhd(16): inferring latch(es) for signal or variable \"y3\", which holds its previous value in one or more paths through the process" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1592818879967 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y4 onoff.vhd(16) " "VHDL Process Statement warning at onoff.vhd(16): inferring latch(es) for signal or variable \"y4\", which holds its previous value in one or more paths through the process" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y5 onoff.vhd(16) " "VHDL Process Statement warning at onoff.vhd(16): inferring latch(es) for signal or variable \"y5\", which holds its previous value in one or more paths through the process" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y6 onoff.vhd(16) " "VHDL Process Statement warning at onoff.vhd(16): inferring latch(es) for signal or variable \"y6\", which holds its previous value in one or more paths through the process" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y7 onoff.vhd(16) " "VHDL Process Statement warning at onoff.vhd(16): inferring latch(es) for signal or variable \"y7\", which holds its previous value in one or more paths through the process" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y8 onoff.vhd(16) " "VHDL Process Statement warning at onoff.vhd(16): inferring latch(es) for signal or variable \"y8\", which holds its previous value in one or more paths through the process" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y8 onoff.vhd(16) " "Inferred latch for \"y8\" at onoff.vhd(16)" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y7 onoff.vhd(16) " "Inferred latch for \"y7\" at onoff.vhd(16)" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y6 onoff.vhd(16) " "Inferred latch for \"y6\" at onoff.vhd(16)" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y5 onoff.vhd(16) " "Inferred latch for \"y5\" at onoff.vhd(16)" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4 onoff.vhd(16) " "Inferred latch for \"y4\" at onoff.vhd(16)" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3 onoff.vhd(16) " "Inferred latch for \"y3\" at onoff.vhd(16)" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2 onoff.vhd(16) " "Inferred latch for \"y2\" at onoff.vhd(16)" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1 onoff.vhd(16) " "Inferred latch for \"y1\" at onoff.vhd(16)" {  } { { "onoff.vhd" "" { Text "C:/altera/13.1/number_switch/onoff.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592818879968 "|num_switch|SwitchNum:inst8|OnOff:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "phantomdestriersdisplay.bdf 1 1 " "Using design file phantomdestriersdisplay.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PhantomDestriersDisplay " "Found entity 1: PhantomDestriersDisplay" {  } { { "phantomdestriersdisplay.bdf" "" { Schematic "C:/altera/13.1/number_switch/phantomdestriersdisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818879985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhantomDestriersDisplay PhantomDestriersDisplay:inst9 " "Elaborating entity \"PhantomDestriersDisplay\" for hierarchy \"PhantomDestriersDisplay:inst9\"" {  } { { "num_switch.bdf" "inst9" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 248 560 728 440 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879985 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.vhd 2 1 " "Using design file display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-rtl " "Found design unit 1: Display-rtl" {  } { { "display.vhd" "" { Text "C:/altera/13.1/number_switch/display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879995 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "display.vhd" "" { Text "C:/altera/13.1/number_switch/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818879995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818879995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display PhantomDestriersDisplay:inst9\|Display:inst " "Elaborating entity \"Display\" for hierarchy \"PhantomDestriersDisplay:inst9\|Display:inst\"" {  } { { "phantomdestriersdisplay.bdf" "inst" { Schematic "C:/altera/13.1/number_switch/phantomdestriersdisplay.bdf" { { 72 592 792 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818879996 ""}
{ "Warning" "WSGN_SEARCH_FILE" "judgeorder.vhd 2 1 " "Using design file judgeorder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JudgeOrder-bruh " "Found design unit 1: JudgeOrder-bruh" {  } { { "judgeorder.vhd" "" { Text "C:/altera/13.1/number_switch/judgeorder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818880006 ""} { "Info" "ISGN_ENTITY_NAME" "1 JudgeOrder " "Found entity 1: JudgeOrder" {  } { { "judgeorder.vhd" "" { Text "C:/altera/13.1/number_switch/judgeorder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818880006 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818880006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JudgeOrder PhantomDestriersDisplay:inst9\|JudgeOrder:inst1 " "Elaborating entity \"JudgeOrder\" for hierarchy \"PhantomDestriersDisplay:inst9\|JudgeOrder:inst1\"" {  } { { "phantomdestriersdisplay.bdf" "inst1" { Schematic "C:/altera/13.1/number_switch/phantomdestriersdisplay.bdf" { { 64 392 568 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818880006 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-bruh " "Found design unit 1: Counter-bruh" {  } { { "counter.vhd" "" { Text "C:/altera/13.1/number_switch/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818880016 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "counter.vhd" "" { Text "C:/altera/13.1/number_switch/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818880016 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818880016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter PhantomDestriersDisplay:inst9\|Counter:inst2 " "Elaborating entity \"Counter\" for hierarchy \"PhantomDestriersDisplay:inst9\|Counter:inst2\"" {  } { { "phantomdestriersdisplay.bdf" "inst2" { Schematic "C:/altera/13.1/number_switch/phantomdestriersdisplay.bdf" { { 16 176 328 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818880016 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp counter.vhd(40) " "VHDL Process Statement warning at counter.vhd(40): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/altera/13.1/number_switch/counter.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592818880017 "|num_switch|PhantomDestriersDisplay:inst9|Counter:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "88led.bdf 1 1 " "Using design file 88led.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 88LED " "Found entity 1: 88LED" {  } { { "88led.bdf" "" { Schematic "C:/altera/13.1/number_switch/88led.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818880026 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818880026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "88LED 88LED:inst5 " "Elaborating entity \"88LED\" for hierarchy \"88LED:inst5\"" {  } { { "num_switch.bdf" "inst5" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 216 1008 1160 440 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818880027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rrrrrrr.vhd 2 1 " "Using design file rrrrrrr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RRRRRRR-rewq " "Found design unit 1: RRRRRRR-rewq" {  } { { "rrrrrrr.vhd" "" { Text "C:/altera/13.1/number_switch/rrrrrrr.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818880036 ""} { "Info" "ISGN_ENTITY_NAME" "1 RRRRRRR " "Found entity 1: RRRRRRR" {  } { { "rrrrrrr.vhd" "" { Text "C:/altera/13.1/number_switch/rrrrrrr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818880036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818880036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RRRRRRR 88LED:inst5\|RRRRRRR:inst1 " "Elaborating entity \"RRRRRRR\" for hierarchy \"88LED:inst5\|RRRRRRR:inst1\"" {  } { { "88led.bdf" "inst1" { Schematic "C:/altera/13.1/number_switch/88led.bdf" { { 224 672 824 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818880037 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dd.vhd 2 1 " "Using design file dd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DD-a " "Found design unit 1: DD-a" {  } { { "dd.vhd" "" { Text "C:/altera/13.1/number_switch/dd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818880046 ""} { "Info" "ISGN_ENTITY_NAME" "1 DD " "Found entity 1: DD" {  } { { "dd.vhd" "" { Text "C:/altera/13.1/number_switch/dd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818880046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818880046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DD 88LED:inst5\|DD:inst10 " "Elaborating entity \"DD\" for hierarchy \"88LED:inst5\|DD:inst10\"" {  } { { "88led.bdf" "inst10" { Schematic "C:/altera/13.1/number_switch/88led.bdf" { { 224 528 664 304 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818880047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qweeer.vhd 2 1 " "Using design file qweeer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qweeer-rewq " "Found design unit 1: qweeer-rewq" {  } { { "qweeer.vhd" "" { Text "C:/altera/13.1/number_switch/qweeer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818880056 ""} { "Info" "ISGN_ENTITY_NAME" "1 qweeer " "Found entity 1: qweeer" {  } { { "qweeer.vhd" "" { Text "C:/altera/13.1/number_switch/qweeer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592818880056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592818880056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qweeer 88LED:inst5\|qweeer:inst2 " "Elaborating entity \"qweeer\" for hierarchy \"88LED:inst5\|qweeer:inst2\"" {  } { { "88led.bdf" "inst2" { Schematic "C:/altera/13.1/number_switch/88led.bdf" { { 136 680 832 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592818880056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result GND " "Pin \"result\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 128 888 1064 144 "result" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|result"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE1 GND " "Pin \"DE1\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 776 768 944 792 "DE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|DE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE2 GND " "Pin \"DE2\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 816 768 944 832 "DE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|DE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE3 GND " "Pin \"DE3\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 856 768 944 872 "DE3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|DE3"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2 GND " "Pin \"pin_name2\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 840 1072 1248 856 "pin_name2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|pin_name2"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name3 GND " "Pin \"pin_name3\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 864 1072 1248 880 "pin_name3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|pin_name3"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name4 GND " "Pin \"pin_name4\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 888 1072 1248 904 "pin_name4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|pin_name4"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name5 GND " "Pin \"pin_name5\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 912 1072 1248 928 "pin_name5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|pin_name5"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name6 GND " "Pin \"pin_name6\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 936 1072 1248 952 "pin_name6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|pin_name6"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name7 GND " "Pin \"pin_name7\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 960 1072 1248 976 "pin_name7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|pin_name7"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name8 GND " "Pin \"pin_name8\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 984 1072 1248 1000 "pin_name8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|pin_name8"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name9 GND " "Pin \"pin_name9\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 1008 1072 1248 1024 "pin_name9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|pin_name9"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name10 VCC " "Pin \"pin_name10\" is stuck at VCC" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 1128 1176 1352 1144 "pin_name10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|pin_name10"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name18 GND " "Pin \"pin_name18\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 816 1072 1248 832 "pin_name18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|pin_name18"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name19 GND " "Pin \"pin_name19\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 792 1072 1248 808 "pin_name19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|pin_name19"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name20 GND " "Pin \"pin_name20\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 768 1072 1248 784 "pin_name20" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|pin_name20"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1 GND " "Pin \"r1\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 256 1160 1336 272 "r1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|r1"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2 GND " "Pin \"r2\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 272 1160 1336 288 "r2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|r2"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3 GND " "Pin \"r3\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 288 1160 1336 304 "r3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|r3"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4 GND " "Pin \"r4\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 304 1160 1336 320 "r4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|r4"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5 GND " "Pin \"r5\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 320 1160 1336 336 "r5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|r5"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6 GND " "Pin \"r6\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 336 1160 1336 352 "r6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|r6"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7 GND " "Pin \"r7\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 352 1160 1336 368 "r7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|r7"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8 GND " "Pin \"r8\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 368 1160 1336 384 "r8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|r8"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] GND " "Pin \"G\[7\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 384 1160 1336 400 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[6\] GND " "Pin \"G\[6\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 384 1160 1336 400 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[5\] GND " "Pin \"G\[5\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 384 1160 1336 400 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[4\] GND " "Pin \"G\[4\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 384 1160 1336 400 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 384 1160 1336 400 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 384 1160 1336 400 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 384 1160 1336 400 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 384 1160 1336 400 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result_y\[6\] GND " "Pin \"result_y\[6\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 288 728 904 304 "result_y\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|result_y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result_y\[5\] VCC " "Pin \"result_y\[5\]\" is stuck at VCC" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 288 728 904 304 "result_y\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|result_y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result_y\[4\] VCC " "Pin \"result_y\[4\]\" is stuck at VCC" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 288 728 904 304 "result_y\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|result_y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result_y\[3\] GND " "Pin \"result_y\[3\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 288 728 904 304 "result_y\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|result_y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result_y\[2\] GND " "Pin \"result_y\[2\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 288 728 904 304 "result_y\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|result_y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result_y\[1\] GND " "Pin \"result_y\[1\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 288 728 904 304 "result_y\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|result_y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result_y\[0\] GND " "Pin \"result_y\[0\]\" is stuck at GND" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 288 728 904 304 "result_y\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592818880831 "|num_switch|result_y[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1592818880831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592818881000 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1592818881183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592818881305 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592818881305 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x " "No output dependent on input pin \"x\"" {  } { { "num_switch.bdf" "" { Schematic "C:/altera/13.1/number_switch/num_switch.bdf" { { 144 56 224 160 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592818881341 "|num_switch|x"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1592818881341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592818881342 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592818881342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592818881342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592818881342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592818881362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 17:41:21 2020 " "Processing ended: Mon Jun 22 17:41:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592818881362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592818881362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592818881362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592818881362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592818883041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592818883041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 17:41:22 2020 " "Processing started: Mon Jun 22 17:41:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592818883041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592818883041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off num_switch -c num_switch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off num_switch -c num_switch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592818883041 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1592818883111 ""}
{ "Info" "0" "" "Project  = num_switch" {  } {  } 0 0 "Project  = num_switch" 0 0 "Fitter" 0 0 1592818883111 ""}
{ "Info" "0" "" "Revision = num_switch" {  } {  } 0 0 "Revision = num_switch" 0 0 "Fitter" 0 0 1592818883112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1592818883248 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "num_switch 5CEFA2F23C8 " "Selected device 5CEFA2F23C8 for design \"num_switch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592818883253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592818883312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592818883312 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592818883454 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592818883480 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592818883840 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1592818888209 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3 global CLKCTRL_G6 " "clk~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1592818888291 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1592818888291 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592818888399 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "num_switch.sdc " "Synopsys Design Constraints File file not found: 'num_switch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1592818889115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1592818889115 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1592818889117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1592818889117 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1592818889118 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592818889123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592818889123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592818889124 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592818889124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592818889125 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592818889125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592818889125 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1592818889126 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592818889126 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name1 " "Node \"pin_name1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1592818889230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name11 " "Node \"pin_name11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1592818889230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name12 " "Node \"pin_name12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1592818889230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name13 " "Node \"pin_name13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1592818889230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name14 " "Node \"pin_name14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1592818889230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name15 " "Node \"pin_name15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1592818889230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name16 " "Node \"pin_name16\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1592818889230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name17 " "Node \"pin_name17\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1592818889230 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1592818889230 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592818889231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592818891942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592818892183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592818892193 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592818893176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592818893176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592818894636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y0 X54_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10" {  } { { "loc" "" { Generic "C:/altera/13.1/number_switch/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10"} 44 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1592818897912 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592818897912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592818899315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1592818899315 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592818899315 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.06 " "Total time spent on timing analysis during the Fitter is 1.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1592818901002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592818901099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592818901648 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592818901726 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592818902898 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592818906471 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1592818907022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/number_switch/output_files/num_switch.fit.smsg " "Generated suppressed messages file C:/altera/13.1/number_switch/output_files/num_switch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592818907077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1672 " "Peak virtual memory: 1672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592818907558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 17:41:47 2020 " "Processing ended: Mon Jun 22 17:41:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592818907558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592818907558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592818907558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592818907558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592818909133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592818909133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 17:41:49 2020 " "Processing started: Mon Jun 22 17:41:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592818909133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592818909133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off num_switch -c num_switch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off num_switch -c num_switch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592818909134 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592818912933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592818913942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 17:41:53 2020 " "Processing ended: Mon Jun 22 17:41:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592818913942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592818913942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592818913942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592818913942 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592818914601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592818915585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592818915585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 17:41:55 2020 " "Processing started: Mon Jun 22 17:41:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592818915585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592818915585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta num_switch -c num_switch " "Command: quartus_sta num_switch -c num_switch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592818915586 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1592818915657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1592818916300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592818916361 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592818916361 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "num_switch.sdc " "Synopsys Design Constraints File file not found: 'num_switch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1592818917357 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1592818917358 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst4\|div10_t:inst3\|2 clk_gen:inst4\|div10_t:inst3\|2 " "create_clock -period 1.000 -name clk_gen:inst4\|div10_t:inst3\|2 clk_gen:inst4\|div10_t:inst3\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst4\|div10_t:inst2\|2 clk_gen:inst4\|div10_t:inst2\|2 " "create_clock -period 1.000 -name clk_gen:inst4\|div10_t:inst2\|2 clk_gen:inst4\|div10_t:inst2\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst4\|div10_t:inst1\|2 clk_gen:inst4\|div10_t:inst1\|2 " "create_clock -period 1.000 -name clk_gen:inst4\|div10_t:inst1\|2 clk_gen:inst4\|div10_t:inst1\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst4\|div10_t:inst\|2 clk_gen:inst4\|div10_t:inst\|2 " "create_clock -period 1.000 -name clk_gen:inst4\|div10_t:inst\|2 clk_gen:inst4\|div10_t:inst\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917359 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917359 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1592818917360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917362 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1592818917362 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1592818917370 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592818917383 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592818917383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.564 " "Worst-case setup slack is -1.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564              -5.830 clk_gen:inst4\|div10_t:inst3\|2  " "   -1.564              -5.830 clk_gen:inst4\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.540              -6.713 clk_gen:inst4\|div10_t:inst\|2  " "   -1.540              -6.713 clk_gen:inst4\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.347              -7.817 clk_gen:inst4\|div10_t:inst1\|2  " "   -1.347              -7.817 clk_gen:inst4\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.336              -5.719 clk_gen:inst4\|div10_t:inst2\|2  " "   -1.336              -5.719 clk_gen:inst4\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.228              -3.775 clk  " "   -1.228              -3.775 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592818917384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.760 " "Worst-case hold slack is -1.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760              -3.467 clk  " "   -1.760              -3.467 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.998              -1.980 clk_gen:inst4\|div10_t:inst1\|2  " "   -0.998              -1.980 clk_gen:inst4\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797              -1.536 clk_gen:inst4\|div10_t:inst2\|2  " "   -0.797              -1.536 clk_gen:inst4\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.746              -1.441 clk_gen:inst4\|div10_t:inst\|2  " "   -0.746              -1.441 clk_gen:inst4\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758               0.000 clk_gen:inst4\|div10_t:inst3\|2  " "    0.758               0.000 clk_gen:inst4\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592818917388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592818917390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592818917392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -6.783 clk_gen:inst4\|div10_t:inst1\|2  " "   -0.724              -6.783 clk_gen:inst4\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.604 clk_gen:inst4\|div10_t:inst\|2  " "   -0.724              -5.604 clk_gen:inst4\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.603 clk_gen:inst4\|div10_t:inst2\|2  " "   -0.724              -5.603 clk_gen:inst4\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.570 clk  " "   -0.724              -5.570 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.417 clk_gen:inst4\|div10_t:inst3\|2  " "   -0.724              -4.417 clk_gen:inst4\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818917393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592818917393 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1592818917415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1592818917461 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1592818919124 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919225 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592818919232 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592818919232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.642 " "Worst-case setup slack is -1.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.642              -6.093 clk_gen:inst4\|div10_t:inst3\|2  " "   -1.642              -6.093 clk_gen:inst4\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.615              -6.845 clk_gen:inst4\|div10_t:inst\|2  " "   -1.615              -6.845 clk_gen:inst4\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.465              -4.271 clk  " "   -1.465              -4.271 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.421              -7.985 clk_gen:inst4\|div10_t:inst1\|2  " "   -1.421              -7.985 clk_gen:inst4\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.374              -5.696 clk_gen:inst4\|div10_t:inst2\|2  " "   -1.374              -5.696 clk_gen:inst4\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592818919233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.887 " "Worst-case hold slack is -1.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.887              -3.679 clk  " "   -1.887              -3.679 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.930              -1.850 clk_gen:inst4\|div10_t:inst1\|2  " "   -0.930              -1.850 clk_gen:inst4\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598              -1.146 clk_gen:inst4\|div10_t:inst2\|2  " "   -0.598              -1.146 clk_gen:inst4\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.558              -1.071 clk_gen:inst4\|div10_t:inst\|2  " "   -0.558              -1.071 clk_gen:inst4\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 clk_gen:inst4\|div10_t:inst3\|2  " "    0.747               0.000 clk_gen:inst4\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592818919237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592818919240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592818919244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -6.765 clk_gen:inst4\|div10_t:inst1\|2  " "   -0.724              -6.765 clk_gen:inst4\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.583 clk_gen:inst4\|div10_t:inst\|2  " "   -0.724              -5.583 clk_gen:inst4\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.577 clk_gen:inst4\|div10_t:inst2\|2  " "   -0.724              -5.577 clk_gen:inst4\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.545 clk  " "   -0.724              -5.545 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.420 clk_gen:inst4\|div10_t:inst3\|2  " "   -0.724              -4.420 clk_gen:inst4\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818919246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592818919246 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1592818919267 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1592818919468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1592818920358 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592818920411 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592818920411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.698 " "Worst-case setup slack is -0.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698              -1.173 clk  " "   -0.698              -1.173 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293              -1.031 clk_gen:inst4\|div10_t:inst3\|2  " "   -0.293              -1.031 clk_gen:inst4\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287              -1.158 clk_gen:inst4\|div10_t:inst\|2  " "   -0.287              -1.158 clk_gen:inst4\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248              -1.220 clk_gen:inst4\|div10_t:inst1\|2  " "   -0.248              -1.220 clk_gen:inst4\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -0.722 clk_gen:inst4\|div10_t:inst2\|2  " "   -0.201              -0.722 clk_gen:inst4\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592818920412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.919 " "Worst-case hold slack is -0.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.919              -1.604 clk  " "   -0.919              -1.604 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.591              -1.166 clk_gen:inst4\|div10_t:inst1\|2  " "   -0.591              -1.166 clk_gen:inst4\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.560              -1.049 clk_gen:inst4\|div10_t:inst2\|2  " "   -0.560              -1.049 clk_gen:inst4\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531              -0.990 clk_gen:inst4\|div10_t:inst\|2  " "   -0.531              -0.990 clk_gen:inst4\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 clk_gen:inst4\|div10_t:inst3\|2  " "    0.277               0.000 clk_gen:inst4\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592818920416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592818920420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592818920423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.261 " "Worst-case minimum pulse width slack is -0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261              -0.624 clk  " "   -0.261              -0.624 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clk_gen:inst4\|div10_t:inst\|2  " "    0.141               0.000 clk_gen:inst4\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk_gen:inst4\|div10_t:inst3\|2  " "    0.145               0.000 clk_gen:inst4\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clk_gen:inst4\|div10_t:inst2\|2  " "    0.146               0.000 clk_gen:inst4\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk_gen:inst4\|div10_t:inst1\|2  " "    0.147               0.000 clk_gen:inst4\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592818920425 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1592818920446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920926 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592818920928 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592818920928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.602 " "Worst-case setup slack is -0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602              -0.952 clk  " "   -0.602              -0.952 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251              -0.869 clk_gen:inst4\|div10_t:inst3\|2  " "   -0.251              -0.869 clk_gen:inst4\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247              -0.937 clk_gen:inst4\|div10_t:inst\|2  " "   -0.247              -0.937 clk_gen:inst4\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.986 clk_gen:inst4\|div10_t:inst1\|2  " "   -0.195              -0.986 clk_gen:inst4\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -0.530 clk_gen:inst4\|div10_t:inst2\|2  " "   -0.180              -0.530 clk_gen:inst4\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592818920935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.927 " "Worst-case hold slack is -0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.927              -1.623 clk  " "   -0.927              -1.623 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.561              -1.107 clk_gen:inst4\|div10_t:inst1\|2  " "   -0.561              -1.107 clk_gen:inst4\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.962 clk_gen:inst4\|div10_t:inst2\|2  " "   -0.511              -0.962 clk_gen:inst4\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -0.908 clk_gen:inst4\|div10_t:inst\|2  " "   -0.484              -0.908 clk_gen:inst4\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 clk_gen:inst4\|div10_t:inst3\|2  " "    0.251               0.000 clk_gen:inst4\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592818920939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592818920942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592818920945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.268 " "Worst-case minimum pulse width slack is -0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -0.647 clk  " "   -0.268              -0.647 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clk_gen:inst4\|div10_t:inst3\|2  " "    0.141               0.000 clk_gen:inst4\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_gen:inst4\|div10_t:inst\|2  " "    0.143               0.000 clk_gen:inst4\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_gen:inst4\|div10_t:inst1\|2  " "    0.148               0.000 clk_gen:inst4\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clk_gen:inst4\|div10_t:inst2\|2  " "    0.150               0.000 clk_gen:inst4\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592818920947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592818920947 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1592818922525 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1592818922525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "821 " "Peak virtual memory: 821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592818922583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 17:42:02 2020 " "Processing ended: Mon Jun 22 17:42:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592818922583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592818922583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592818922583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592818922583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592818924113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592818924113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 17:42:04 2020 " "Processing started: Mon Jun 22 17:42:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592818924113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592818924113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off num_switch -c num_switch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off num_switch -c num_switch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592818924114 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1592818924954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592818925001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 17:42:05 2020 " "Processing ended: Mon Jun 22 17:42:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592818925001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592818925001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592818925001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592818925001 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 110 s " "Quartus II Full Compilation was successful. 0 errors, 110 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592818925610 ""}
