{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685181125032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685181125033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 17:52:04 2023 " "Processing started: Sat May 27 17:52:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685181125033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685181125033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test2 -c test2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test2 -c test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685181125033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1685181125253 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(28) " "VHDL syntax error at test2.vhd(28) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(29) " "VHDL syntax error at test2.vhd(29) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(30) " "VHDL syntax error at test2.vhd(30) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(31) " "VHDL syntax error at test2.vhd(31) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(32) " "VHDL syntax error at test2.vhd(32) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(33) " "VHDL syntax error at test2.vhd(33) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(34) " "VHDL syntax error at test2.vhd(34) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(35) " "VHDL syntax error at test2.vhd(35) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(36) " "VHDL syntax error at test2.vhd(36) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(37) " "VHDL syntax error at test2.vhd(37) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(38) " "VHDL syntax error at test2.vhd(38) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(39) " "VHDL syntax error at test2.vhd(39) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(40) " "VHDL syntax error at test2.vhd(40) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125562 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(41) " "VHDL syntax error at test2.vhd(41) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125562 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(42) " "VHDL syntax error at test2.vhd(42) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125562 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement test2.vhd(43) " "VHDL syntax error at test2.vhd(43) near text \"-\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "test2.vhd" "" { Text "D:/Quartus_document/4/testfinal/test2/test2.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685181125562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file test2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685181125562 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685181125622 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 27 17:52:05 2023 " "Processing ended: Sat May 27 17:52:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685181125622 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685181125622 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685181125622 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685181125622 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 0 s " "Quartus II Full Compilation was unsuccessful. 18 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685181126173 ""}
